// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vcore_v_mcu__Syms.h"


void Vcore_v_mcu::traceInitSub2(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+19841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 FMATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA2MATHB_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 TPRAM_MATHB_OPER_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_OPER_defPin", false,-1, 1,0);
        tracep->declBit(c+16430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_OPER_SEL", false,-1);
        tracep->declBus(c+20212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 TPRAM_MATHB_COEF_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_COEF_defPin", false,-1, 1,0);
        tracep->declBit(c+16431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_COEF_SEL", false,-1);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_TC_defPin", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_ACC_SAT", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_ACC_RND", false,-1);
        tracep->declBus(c+16438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 EFPGA_MATHB_DATAOUT_SEL", false,-1, 1,0);
        tracep->declBit(c+16430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 OPER_SEL_OUT", false,-1);
        tracep->declBit(c+16431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 COEF_SEL_OUT", false,-1);
        tracep->declBit(c+24658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 sel_clk_type", false,-1);
        tracep->declBit(c+24659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_ACC_CLK", false,-1);
        tracep->declBus(c+11481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MUX3_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MUX2_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MUX1_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MUX0_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+20116,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20246,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+19909,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19910,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19911,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MAC_TC", false,-1);
        tracep->declBus(c+19912,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 MATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 acc_ff_rstn", false,-1);
        tracep->declBus(c+19909,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19910,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19911,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBus(c+20116,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20246,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_RND", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY acc_ff_rstn", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT TC", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19909,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20116,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20246,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declArray(c+1431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT mux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+11414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT fmux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+17691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT is_rounded_value", false,-1, 79,0);
        tracep->declArray(c+11462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT feedback_acc_data", false,-1, 79,0);
        tracep->declBit(c+19913,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT is_not_saturation", false,-1);
        tracep->declBus(c+11417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT acc_data_out_sel", false,-1, 31,0);
        tracep->declArray(c+10553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT DWMAC_out", false,-1, 79,0);
        tracep->declBus(c+17809,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT oper_sign", false,-1, 7,0);
        tracep->declBus(c+17835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT coef_sign", false,-1, 7,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declQuad(c+20117,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A", false,-1, 39,0);
        tracep->declQuad(c+20247,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B", false,-1, 39,0);
        tracep->declArray(c+11462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac C", false,-1, 79,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac TC", false,-1);
        tracep->declArray(c+10553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac MAC", false,-1, 79,0);
        tracep->declArray(c+10927,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac Z", false,-1, 79,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declQuad(c+20117,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_i", false,-1, 39,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declQuad(c+20247,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_i", false,-1, 39,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declArray(c+10927,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw z_o", false,-1, 79,0);
        tracep->declQuad(c+1434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw partial_result", false,-1, 39,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19910,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20119,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20249,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+1436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17694,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19914,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17836,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20250,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10930,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20250,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10930,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+21961+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1438+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1459+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+1480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19911,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20121,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20251,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+1481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17696,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19915,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17837,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20252,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20252,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+21981+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1483+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1504+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+1525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20253,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11426,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17698,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19916,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17836,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20254,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20254,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22001+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1527+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1540+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+1553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20125,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20255,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1554,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17699,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19917,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17812,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20256,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20256,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22013+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1555+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1568+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+1581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20127,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20257,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19918,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17837,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20258,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20258,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22025+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1583+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1596+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+1609,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20129,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20259,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17701,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19919,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17839,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20260,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20260,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22037+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1611+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1624+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+1637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20131,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20261,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17702,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19920,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17840,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20262,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10938,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20262,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10938,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22049+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1639+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1650+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20263,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17703,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19921,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20264,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20264,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22059+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1663+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1674+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1685,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20135,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1686,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17704,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19922,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17816,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17842,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20266,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10940,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20266,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10940,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22069+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1687+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1698+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20267,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17705,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19923,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17843,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22079+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1711+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1722+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20269,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17706,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19924,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17818,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17844,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20140,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10942,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20140,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10942,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22089+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1735+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1746+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1757,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20141,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20271,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1758,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19925,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17845,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20142,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20142,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22099+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1759+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1770+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20143,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17708,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19926,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17820,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17846,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20144,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10944,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20144,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10944,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22109+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1783+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1794+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20145,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19927,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17821,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17847,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20146,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10945,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20146,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10945,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22119+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1807+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+1818+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+1829,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBit(c+16447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 reset", false,-1);
        tracep->declBus(c+19773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 FMATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA2MATHB_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 TPRAM_MATHB_OPER_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_OPER_defPin", false,-1, 1,0);
        tracep->declBit(c+16442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_OPER_SEL", false,-1);
        tracep->declBus(c+20212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 TPRAM_MATHB_COEF_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_COEF_defPin", false,-1, 1,0);
        tracep->declBit(c+16443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_COEF_SEL", false,-1);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_TC_defPin", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_ACC_SAT", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_ACC_RND", false,-1);
        tracep->declBus(c+16450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 EFPGA_MATHB_DATAOUT_SEL", false,-1, 1,0);
        tracep->declBit(c+16442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 OPER_SEL_OUT", false,-1);
        tracep->declBit(c+16443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 COEF_SEL_OUT", false,-1);
        tracep->declBit(c+24663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 sel_clk_type", false,-1);
        tracep->declBit(c+24664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_ACC_CLK", false,-1);
        tracep->declBus(c+11313,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MUX3_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11314,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MUX2_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MUX1_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MUX0_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+20181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+19932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MAC_TC", false,-1);
        tracep->declBus(c+19935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 MATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 acc_ff_rstn", false,-1);
        tracep->declBus(c+19932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBus(c+20181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_RND", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY acc_ff_rstn", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT TC", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11245,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declArray(c+1830,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT mux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+11246,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT fmux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+17710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT is_rounded_value", false,-1, 79,0);
        tracep->declArray(c+11294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT feedback_acc_data", false,-1, 79,0);
        tracep->declBit(c+19936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT is_not_saturation", false,-1);
        tracep->declBus(c+11249,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT acc_data_out_sel", false,-1, 31,0);
        tracep->declArray(c+10515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT DWMAC_out", false,-1, 79,0);
        tracep->declBus(c+17822,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT oper_sign", false,-1, 7,0);
        tracep->declBus(c+17848,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT coef_sign", false,-1, 7,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declQuad(c+20182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A", false,-1, 39,0);
        tracep->declQuad(c+20278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B", false,-1, 39,0);
        tracep->declArray(c+11294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac C", false,-1, 79,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac TC", false,-1);
        tracep->declArray(c+10515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac MAC", false,-1, 79,0);
        tracep->declArray(c+10946,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac Z", false,-1, 79,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declQuad(c+20182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_i", false,-1, 39,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declQuad(c+20278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_i", false,-1, 39,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declArray(c+10946,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw z_o", false,-1, 79,0);
        tracep->declQuad(c+1833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw partial_result", false,-1, 39,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11250,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+1835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11251,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11253,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17849,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10949,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10949,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+22129+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1837+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1858+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+1879,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11254,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+1880,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11255,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17715,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19938,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11257,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17824,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17850,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+22149+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1882+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+1903+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+1924,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20188,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11258,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1925,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11259,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17717,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11260,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17849,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20285,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20285,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22169+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1926+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1939+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+1952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20190,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11261,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11262,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19940,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11263,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17825,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17851,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20191,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20191,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22181+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1954+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1967+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+1980,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20192,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11264,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+1981,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11266,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17824,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17850,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20193,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20289,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20193,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20289,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22193+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1982+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+1995+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2008,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20194,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11267,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2009,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11304,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19942,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11269,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17826,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17852,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20291,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11304,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10956,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20291,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10956,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22205+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2010+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2023+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20292,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2037,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11271,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17827,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17853,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22217+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2038+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2049+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2060,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2061,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19944,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17828,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17854,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20199,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20295,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20199,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20295,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22227+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2062+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2073+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2084,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20200,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20296,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2085,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17723,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19945,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17829,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17855,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20201,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10959,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20201,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10959,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22237+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2086+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2097+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2108,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20202,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20298,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2109,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17724,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19946,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17830,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17856,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20203,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20203,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22247+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2110+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2121+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20204,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20300,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17725,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11309,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19947,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17831,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17857,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11309,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22257+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2134+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2145+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20206,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11285,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11310,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19948,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17858,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20207,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11310,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10962,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20207,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10962,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22267+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2158+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2169+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20208,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20304,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11289,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17727,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11311,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19949,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17859,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20209,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11311,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10963,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20209,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10963,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22277+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2182+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2193+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2204,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20210,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11291,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11292,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11312,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19950,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17860,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11312,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10964,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10964,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22287+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2206+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2217+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 DWORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 WORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 BYTE_MODE", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 RESV_MODE", false,-1, 1,0);
        tracep->declBus(c+16478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_R_MODE", false,-1, 1,0);
        tracep->declBus(c+16479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_W_MODE", false,-1, 1,0);
        tracep->declBit(c+16477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_WDSEL", false,-1);
        tracep->declBit(c+16476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_WE", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_R_CLK", false,-1);
        tracep->declBus(c+16481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_R_ADDR", false,-1, 11,0);
        tracep->declBus(c+24146,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 TPRAM_MATHB_R_DATA", false,-1, 31,0);
        tracep->declBus(c+20082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 TPRAM_EFPGA_R_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_W_CLK", false,-1);
        tracep->declBus(c+16482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_W_ADDR", false,-1, 11,0);
        tracep->declBus(c+16480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBus(c+19841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 MATHB_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 EFPGA_TPRAM_POWERDN", false,-1);
        tracep->declQuad(c+17729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_bit_write", false,-1, 63,0);
        tracep->declBus(c+20082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 efpga_r_data", false,-1, 31,0);
        tracep->declBus(c+17731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 efpga_w_data", false,-1, 31,0);
        tracep->declBus(c+24147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_dataout_sel", false,-1, 2,0);
        tracep->declQuad(c+19928,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_w_data", false,-1, 63,0);
        tracep->declQuad(c+11662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_r_data", false,-1, 63,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_r_cen", false,-1);
        tracep->declBit(c+17732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_w_cen", false,-1);
        tracep->declBus(c+17733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_r_addr", false,-1, 8,0);
        tracep->declBus(c+17734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 tpram_w_addr", false,-1, 8,0);
        tracep->declBit(c+17735,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 r_addr_ff_rstn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 clkA", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 clkB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 cenA", false,-1);
        tracep->declBit(c+17732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 cenB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 deepsleep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 powergate", false,-1);
        tracep->declBus(c+17733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 aA", false,-1, 8,0);
        tracep->declBus(c+17734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 aB", false,-1, 8,0);
        tracep->declQuad(c+19928,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 d", false,-1, 63,0);
        tracep->declQuad(c+17729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 bw", false,-1, 63,0);
        tracep->declQuad(c+11662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 q", false,-1, 63,0);
        tracep->declQuad(c+11662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_0 U_TPRAM_512X64 out", false,-1, 63,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 DWORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 WORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 BYTE_MODE", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 RESV_MODE", false,-1, 1,0);
        tracep->declBus(c+16485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_R_MODE", false,-1, 1,0);
        tracep->declBus(c+16486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_W_MODE", false,-1, 1,0);
        tracep->declBit(c+16484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_WDSEL", false,-1);
        tracep->declBit(c+16483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_WE", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_R_CLK", false,-1);
        tracep->declBus(c+16488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_R_ADDR", false,-1, 11,0);
        tracep->declBus(c+24148,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 TPRAM_MATHB_R_DATA", false,-1, 31,0);
        tracep->declBus(c+20147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 TPRAM_EFPGA_R_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_W_CLK", false,-1);
        tracep->declBus(c+16489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_W_ADDR", false,-1, 11,0);
        tracep->declBus(c+16487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBus(c+19773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 MATHB_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 EFPGA_TPRAM_POWERDN", false,-1);
        tracep->declQuad(c+17736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_bit_write", false,-1, 63,0);
        tracep->declBus(c+20147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 efpga_r_data", false,-1, 31,0);
        tracep->declBus(c+17738,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 efpga_w_data", false,-1, 31,0);
        tracep->declBus(c+24149,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_dataout_sel", false,-1, 2,0);
        tracep->declQuad(c+19951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_w_data", false,-1, 63,0);
        tracep->declQuad(c+11664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_r_data", false,-1, 63,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_r_cen", false,-1);
        tracep->declBit(c+17739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_w_cen", false,-1);
        tracep->declBus(c+17740,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_r_addr", false,-1, 8,0);
        tracep->declBus(c+17741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 tpram_w_addr", false,-1, 8,0);
        tracep->declBit(c+17742,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 r_addr_ff_rstn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 clkA", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 clkB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 cenA", false,-1);
        tracep->declBit(c+17739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 cenB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 deepsleep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 powergate", false,-1);
        tracep->declBus(c+17740,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 aA", false,-1, 8,0);
        tracep->declBus(c+17741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 aB", false,-1, 8,0);
        tracep->declQuad(c+19951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 d", false,-1, 63,0);
        tracep->declQuad(c+17736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 bw", false,-1, 63,0);
        tracep->declQuad(c+11664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 q", false,-1, 63,0);
        tracep->declQuad(c+11664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_OPER_1 U_TPRAM_512X64 out", false,-1, 63,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF DWORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF WORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF BYTE_MODE", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF RESV_MODE", false,-1, 1,0);
        tracep->declBus(c+16492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_R_MODE", false,-1, 1,0);
        tracep->declBus(c+16493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_W_MODE", false,-1, 1,0);
        tracep->declBit(c+16491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_WDSEL", false,-1);
        tracep->declBit(c+16490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_WE", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_R_CLK", false,-1);
        tracep->declBus(c+16495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_R_ADDR", false,-1, 11,0);
        tracep->declBus(c+24150,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF TPRAM_MATHB_R_DATA", false,-1, 31,0);
        tracep->declBus(c+20212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF TPRAM_EFPGA_R_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_W_CLK", false,-1);
        tracep->declBus(c+16496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_W_ADDR", false,-1, 11,0);
        tracep->declBus(c+16494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBus(c+19841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF MATHB_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF EFPGA_TPRAM_POWERDN", false,-1);
        tracep->declQuad(c+17743,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_bit_write", false,-1, 63,0);
        tracep->declBus(c+20212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF efpga_r_data", false,-1, 31,0);
        tracep->declBus(c+17745,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF efpga_w_data", false,-1, 31,0);
        tracep->declBus(c+24151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_dataout_sel", false,-1, 2,0);
        tracep->declQuad(c+19930,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_w_data", false,-1, 63,0);
        tracep->declQuad(c+11666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_r_data", false,-1, 63,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_r_cen", false,-1);
        tracep->declBit(c+17746,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_w_cen", false,-1);
        tracep->declBus(c+17747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_r_addr", false,-1, 8,0);
        tracep->declBus(c+17748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF tpram_w_addr", false,-1, 8,0);
        tracep->declBit(c+17749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF r_addr_ff_rstn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 clkA", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 clkB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 cenA", false,-1);
        tracep->declBit(c+17746,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 cenB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 deepsleep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 powergate", false,-1);
        tracep->declBus(c+17747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 aA", false,-1, 8,0);
        tracep->declBus(c+17748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 aB", false,-1, 8,0);
        tracep->declQuad(c+19930,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 d", false,-1, 63,0);
        tracep->declQuad(c+17743,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 bw", false,-1, 63,0);
        tracep->declQuad(c+11666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 q", false,-1, 63,0);
        tracep->declQuad(c+11666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_TPRAM_COEF U_TPRAM_512X64 out", false,-1, 63,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_clk", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_clken", false,-1);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_tc", false,-1);
        tracep->declBit(c+16454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_osel", false,-1);
        tracep->declBit(c+16455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_csel", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_clr", false,-1);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_rnd", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_sat", false,-1);
        tracep->declBit(c+16459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_reset", false,-1);
        tracep->declBus(c+16460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_oper_in", false,-1, 31,0);
        tracep->declBus(c+16461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_coef_in", false,-1, 31,0);
        tracep->declBus(c+16462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_mode", false,-1, 1,0);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_outsel", false,-1, 5,0);
        tracep->declBus(c+19875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m0_dataout", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_clk", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_clken", false,-1);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_tc", false,-1);
        tracep->declBit(c+16466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_osel", false,-1);
        tracep->declBit(c+16467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_csel", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_clr", false,-1);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_rnd", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_sat", false,-1);
        tracep->declBit(c+16471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_reset", false,-1);
        tracep->declBus(c+16472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_oper_in", false,-1, 31,0);
        tracep->declBus(c+16473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_coef_in", false,-1, 31,0);
        tracep->declBus(c+16474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_mode", false,-1, 1,0);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_outsel", false,-1, 5,0);
        tracep->declBus(c+19807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 m1_dataout", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_pwrdn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_wclk", false,-1);
        tracep->declBit(c+16497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_we", false,-1);
        tracep->declBit(c+16498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_wdsel", false,-1);
        tracep->declBus(c+16499,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_rmode", false,-1, 1,0);
        tracep->declBus(c+16500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_wmode", false,-1, 1,0);
        tracep->declBus(c+20308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+16501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+16502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+16503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper0_waddr", false,-1, 11,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_pwrdn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_wclk", false,-1);
        tracep->declBit(c+16504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_we", false,-1);
        tracep->declBit(c+16505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_wdsel", false,-1);
        tracep->declBus(c+16506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_rmode", false,-1, 1,0);
        tracep->declBus(c+16507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_wmode", false,-1, 1,0);
        tracep->declBus(c+20373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_rdata", false,-1, 31,0);
        tracep->declBus(c+16508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+16509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+16510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 oper1_waddr", false,-1, 11,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_pwrdn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_wclk", false,-1);
        tracep->declBit(c+16511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_we", false,-1);
        tracep->declBit(c+16512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_wdsel", false,-1);
        tracep->declBus(c+16513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_rmode", false,-1, 1,0);
        tracep->declBus(c+16514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_wmode", false,-1, 1,0);
        tracep->declBus(c+20438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_rdata", false,-1, 31,0);
        tracep->declBus(c+16515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_wdata", false,-1, 31,0);
        tracep->declBus(c+16516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_raddr", false,-1, 11,0);
        tracep->declBus(c+16517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 coef_waddr", false,-1, 11,0);
        tracep->declBit(c+16459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 reset", false,-1);
        tracep->declBus(c+19875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 FMATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA2MATHB_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 TPRAM_MATHB_OPER_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_OPER_defPin", false,-1, 1,0);
        tracep->declBit(c+16454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_OPER_SEL", false,-1);
        tracep->declBus(c+20438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 TPRAM_MATHB_COEF_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_COEF_defPin", false,-1, 1,0);
        tracep->declBit(c+16455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_COEF_SEL", false,-1);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_TC_defPin", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_ACC_SAT", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_MAC_ACC_RND", false,-1);
        tracep->declBus(c+16462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 EFPGA_MATHB_DATAOUT_SEL", false,-1, 1,0);
        tracep->declBit(c+16454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 OPER_SEL_OUT", false,-1);
        tracep->declBit(c+16455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 COEF_SEL_OUT", false,-1);
        tracep->declBit(c+24665,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 sel_clk_type", false,-1);
        tracep->declBit(c+24666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_ACC_CLK", false,-1);
        tracep->declBus(c+11565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MUX3_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MUX2_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MUX1_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MUX0_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+20342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+19953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MAC_TC", false,-1);
        tracep->declBus(c+19956,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 MATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 acc_ff_rstn", false,-1);
        tracep->declBus(c+19953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBus(c+20342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_RND", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY acc_ff_rstn", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT TC", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declArray(c+2229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT mux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+11498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT fmux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+17750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT is_rounded_value", false,-1, 79,0);
        tracep->declArray(c+11546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT feedback_acc_data", false,-1, 79,0);
        tracep->declBit(c+19957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT is_not_saturation", false,-1);
        tracep->declBus(c+11501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT acc_data_out_sel", false,-1, 31,0);
        tracep->declArray(c+10572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT DWMAC_out", false,-1, 79,0);
        tracep->declBus(c+17861,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT oper_sign", false,-1, 7,0);
        tracep->declBus(c+17887,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT coef_sign", false,-1, 7,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declQuad(c+20343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A", false,-1, 39,0);
        tracep->declQuad(c+20473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B", false,-1, 39,0);
        tracep->declArray(c+11546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac C", false,-1, 79,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac TC", false,-1);
        tracep->declArray(c+10572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac MAC", false,-1, 79,0);
        tracep->declArray(c+10965,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac Z", false,-1, 79,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declQuad(c+20343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_i", false,-1, 39,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declQuad(c+20473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_i", false,-1, 39,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declArray(c+10965,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw z_o", false,-1, 79,0);
        tracep->declQuad(c+2232,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw partial_result", false,-1, 39,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+2234,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17862,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17888,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+22297+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2236+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2257+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+2278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+2279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19959,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17863,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17889,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+22317+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2281+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2302+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+2323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17757,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17862,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17888,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22337+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2325+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2338+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17758,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11554,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17864,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17890,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11554,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10973,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10973,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22349+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2353+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2366+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2379,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20353,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2380,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17759,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19962,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17863,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17889,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20354,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20354,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22361+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2381+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2394+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20355,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17760,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19963,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17865,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17891,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20356,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10975,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20356,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10975,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22373+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2409+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2422+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20357,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17761,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19964,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17892,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20358,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20358,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22385+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2437+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2448+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20359,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17762,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19965,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17867,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17893,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20360,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10977,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20360,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10977,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22395+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2461+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2472+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20361,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17763,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19966,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17868,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17894,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20362,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20362,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22405+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2485+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2496+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20363,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19967,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17895,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20364,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10979,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20364,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10979,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22415+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2509+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2520+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20365,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17765,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17870,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17896,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20366,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10980,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20366,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10980,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22425+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2533+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2544+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20367,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17766,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19969,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17871,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17897,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20368,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10981,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20368,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10981,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22435+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2557+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2568+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20369,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20499,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17767,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17872,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17898,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20370,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10982,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20370,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10982,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22445+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2581+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2592+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2603,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20371,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2604,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17768,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19971,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17873,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17899,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20372,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10983,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20372,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10983,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22455+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2605+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2616+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_0 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBit(c+16471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 reset", false,-1);
        tracep->declBus(c+19807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 FMATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA2MATHB_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 TPRAM_MATHB_OPER_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_OPER_defPin", false,-1, 1,0);
        tracep->declBit(c+16466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_OPER_SEL", false,-1);
        tracep->declBus(c+20438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 TPRAM_MATHB_COEF_R_DATA", false,-1, 31,0);
        tracep->declBus(c+16473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_COEF_defPin", false,-1, 1,0);
        tracep->declBit(c+16467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_COEF_SEL", false,-1);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_TC_defPin", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_ACC_SAT", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_MAC_ACC_RND", false,-1);
        tracep->declBus(c+16474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 EFPGA_MATHB_DATAOUT_SEL", false,-1, 1,0);
        tracep->declBit(c+16466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 OPER_SEL_OUT", false,-1);
        tracep->declBit(c+16467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 COEF_SEL_OUT", false,-1);
        tracep->declBit(c+24667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 sel_clk_type", false,-1);
        tracep->declBit(c+24668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_ACC_CLK", false,-1);
        tracep->declBus(c+11397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MUX3_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MUX2_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MUX1_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+11400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MUX0_MATHB_DATAOUT", false,-1, 7,0);
        tracep->declBus(c+20407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBus(c+19976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19977,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MAC_TC", false,-1);
        tracep->declBus(c+19979,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 MATHB_EFPGA_MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 acc_ff_rstn", false,-1);
        tracep->declBus(c+19976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC0_OUT", false,-1, 31,0);
        tracep->declBus(c+19977,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC1_OUT", false,-1, 15,0);
        tracep->declBus(c+19978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC2_OUT", false,-1, 15,0);
        tracep->declBus(c+11401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC3_OUT", false,-1, 7,0);
        tracep->declBus(c+11402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC4_OUT", false,-1, 7,0);
        tracep->declBus(c+11403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC5_OUT", false,-1, 7,0);
        tracep->declBus(c+11404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC6_OUT", false,-1, 7,0);
        tracep->declBus(c+11405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_0_OUT", false,-1, 3,0);
        tracep->declBus(c+11406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_1_OUT", false,-1, 3,0);
        tracep->declBus(c+11407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_2_OUT", false,-1, 3,0);
        tracep->declBus(c+11408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_3_OUT", false,-1, 3,0);
        tracep->declBus(c+11409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_4_OUT", false,-1, 3,0);
        tracep->declBus(c+11410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_5_OUT", false,-1, 3,0);
        tracep->declBus(c+11411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_6_OUT", false,-1, 3,0);
        tracep->declBus(c+11412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_4_7_OUT", false,-1, 3,0);
        tracep->declBus(c+20407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_RND", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY acc_ff_rstn", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT TC", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_OUT", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_OPER_DATA", false,-1, 31,0);
        tracep->declBus(c+20503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_COEF_DATA", false,-1, 31,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declArray(c+2628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT mux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+11330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT fmux_acc_idata", false,-1, 79,0);
        tracep->declArray(c+17769,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT is_rounded_value", false,-1, 79,0);
        tracep->declArray(c+11378,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT feedback_acc_data", false,-1, 79,0);
        tracep->declBit(c+19980,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT is_not_saturation", false,-1);
        tracep->declBus(c+11333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT acc_data_out_sel", false,-1, 31,0);
        tracep->declArray(c+10534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT DWMAC_out", false,-1, 79,0);
        tracep->declBus(c+17874,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT oper_sign", false,-1, 7,0);
        tracep->declBus(c+17900,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT coef_sign", false,-1, 7,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declQuad(c+20408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac A", false,-1, 39,0);
        tracep->declQuad(c+20504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac B", false,-1, 39,0);
        tracep->declArray(c+11378,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac C", false,-1, 79,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac TC", false,-1);
        tracep->declArray(c+10534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac MAC", false,-1, 79,0);
        tracep->declArray(c+10984,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac Z", false,-1, 79,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declQuad(c+20408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_i", false,-1, 39,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declQuad(c+20504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_i", false,-1, 39,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declArray(c+10984,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw z_o", false,-1, 79,0);
        tracep->declQuad(c+2631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U_MAC_32BIT U_DW02_mac i_bw partial_result", false,-1, 39,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19977,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11334,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+2633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17772,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11381,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19981,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17901,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11381,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10987,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10987,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+22465+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2635+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2656+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+2677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT", false,-1, 15,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_OPER_DATA", false,-1, 15,0);
        tracep->declBus(c+20508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_COEF_DATA", false,-1, 15,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11338,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declQuad(c+2678,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT mux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+11339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT fmux_acc_idata", false,-1, 39,0);
        tracep->declQuad(c+17774,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT is_rounded_value", false,-1, 39,0);
        tracep->declQuad(c+11383,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT feedback_acc_data", false,-1, 39,0);
        tracep->declBit(c+19982,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT is_not_saturation", false,-1);
        tracep->declBus(c+11341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT acc_data_out_sel", false,-1, 15,0);
        tracep->declQuad(c+10539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT DWMAC_out", false,-1, 39,0);
        tracep->declBus(c+17876,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17902,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac A", false,-1, 19,0);
        tracep->declBus(c+20509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac B", false,-1, 19,0);
        tracep->declQuad(c+11383,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac C", false,-1, 39,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac TC", false,-1);
        tracep->declQuad(c+10539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac MAC", false,-1, 39,0);
        tracep->declQuad(c+10989,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac Z", false,-1, 39,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_i", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_i", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declQuad(c+10989,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw z_o", false,-1, 39,0);
        {int i; for (i=0; i<20; i++) {
                tracep->declBus(c+22485+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw row_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2680+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 19,0);}}
        {int i; for (i=0; i<21; i++) {
                tracep->declBus(c+2701+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 19,0);}}
        tracep->declBus(c+2722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_16BIT U_DW02_mac i_bw partial_result", false,-1, 19,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2723,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17776,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11385,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19983,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11344,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17901,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11385,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10991,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10991,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22505+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2724+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2737+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17777,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19984,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17877,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17903,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10992,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10992,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22517+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2752+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2765+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19985,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17876,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17902,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10993,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10993,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22529+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2780+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2793+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT TC", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT", false,-1, 7,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_OPER_DATA", false,-1, 7,0);
        tracep->declBus(c+20516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_COEF_DATA", false,-1, 7,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT mux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+11352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT fmux_acc_idata", false,-1, 23,0);
        tracep->declBus(c+17779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT is_rounded_value", false,-1, 23,0);
        tracep->declBus(c+11388,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT feedback_acc_data", false,-1, 23,0);
        tracep->declBit(c+19986,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT is_not_saturation", false,-1);
        tracep->declBus(c+11353,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT acc_data_out_sel", false,-1, 7,0);
        tracep->declBus(c+10544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT DWMAC_OUT", false,-1, 23,0);
        tracep->declBus(c+17878,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT oper_sign", false,-1, 3,0);
        tracep->declBus(c+17904,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT coef_sign", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac A", false,-1, 11,0);
        tracep->declBus(c+20517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac B", false,-1, 11,0);
        tracep->declBus(c+11388,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac C", false,-1, 23,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac MAC", false,-1, 23,0);
        tracep->declBus(c+10994,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac Z", false,-1, 23,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_i", false,-1, 11,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10994,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw z_o", false,-1, 23,0);
        {int i; for (i=0; i<12; i++) {
                tracep->declBus(c+22541+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw row_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2808+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 11,0);}}
        {int i; for (i=0; i<13; i++) {
                tracep->declBus(c+2821+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 11,0);}}
        tracep->declBus(c+2834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_8BIT U_DW02_mac i_bw partial_result", false,-1, 11,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11354,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11355,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19987,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11356,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17879,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17905,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10995,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10995,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22553+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2836+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2847+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2858,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U0_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20424,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11357,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2859,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11358,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19988,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11359,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17880,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17906,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10996,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10996,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22563+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2860+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2871+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2882,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U1_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20426,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11360,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2883,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11361,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11391,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19989,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11362,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17881,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17907,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11391,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10997,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10997,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22573+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2884+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2895+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2906,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U2_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11363,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2907,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11364,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17783,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11392,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19990,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11365,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17882,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17908,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11392,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10998,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10998,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22583+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2908+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2919+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2930,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U3_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11366,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2931,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11367,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17784,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19991,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11368,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17883,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17909,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+10999,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+10999,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22593+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2932+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2943+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U4_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11369,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11370,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17785,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11394,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19992,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11371,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17884,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17910,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11394,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+11000,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+11000,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22603+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2956+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2967+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+2978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U5_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11372,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+2979,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17786,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19993,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11374,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17885,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17911,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+11001,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+11001,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22613+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2980+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+2991+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+3002,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U6_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MULTI_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT TC", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT PAD_ZERO", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT DATAIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT ACC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT", false,-1, 3,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLK", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT EFPGA_MATHB_CLK_EN", false,-1);
        tracep->declBus(c+20436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_OPER_DATA", false,-1, 3,0);
        tracep->declBus(c+20532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_COEF_DATA", false,-1, 3,0);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_RND", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_CLEAR", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_ACC_SAT", false,-1);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_OUT_SEL", false,-1, 5,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT MAC_TC", false,-1);
        tracep->declBit(c+21936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT acc_ff_rstn", false,-1);
        tracep->declBus(c+11375,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT fMAC_OUT_SEL", false,-1, 5,0);
        tracep->declBus(c+3003,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT mux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+11376,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT fmux_acc_idata", false,-1, 19,0);
        tracep->declBus(c+17787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT is_rounded_value", false,-1, 19,0);
        tracep->declBus(c+11396,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT feedback_acc_data", false,-1, 19,0);
        tracep->declBit(c+19994,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT is_not_saturation", false,-1);
        tracep->declBus(c+11377,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT acc_data_out_sel", false,-1, 3,0);
        tracep->declBus(c+10552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT DWMAC_out", false,-1, 19,0);
        tracep->declBus(c+17886,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT oper_sign", false,-1, 5,0);
        tracep->declBus(c+17912,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT coef_sign", false,-1, 5,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A_width", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B_width", false,-1, 31,0);
        tracep->declBus(c+20437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac A", false,-1, 9,0);
        tracep->declBus(c+20533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac B", false,-1, 9,0);
        tracep->declBus(c+11396,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac C", false,-1, 19,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac TC", false,-1);
        tracep->declBus(c+10552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac MAC", false,-1, 19,0);
        tracep->declBus(c+11002,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac Z", false,-1, 19,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsA", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw NBitsB", false,-1, 31,0);
        tracep->declBus(c+20437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw a_is_signed_i", false,-1);
        tracep->declBus(c+20533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_i", false,-1, 9,0);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw b_is_signed_i", false,-1);
        tracep->declBus(c+11002,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw z_o", false,-1, 19,0);
        {int i; for (i=0; i<10; i++) {
                tracep->declBus(c+22623+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw row_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+3004+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw carry_inputs", true,(i+0), 9,0);}}
        {int i; for (i=0; i<11; i++) {
                tracep->declBus(c+3015+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw sum_inputs", true,(i+0), 9,0);}}
        tracep->declBus(c+3026,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_MATH_BLOCK_1 U_MAC_ARRAY U7_MAC_4BIT U_DW02_mac i_bw partial_result", false,-1, 9,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 DWORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 WORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 BYTE_MODE", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 RESV_MODE", false,-1, 1,0);
        tracep->declBus(c+16499,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_R_MODE", false,-1, 1,0);
        tracep->declBus(c+16500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_W_MODE", false,-1, 1,0);
        tracep->declBit(c+16498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_WDSEL", false,-1);
        tracep->declBit(c+16497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_WE", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_R_CLK", false,-1);
        tracep->declBus(c+16502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_R_ADDR", false,-1, 11,0);
        tracep->declBus(c+24152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 TPRAM_MATHB_R_DATA", false,-1, 31,0);
        tracep->declBus(c+20308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 TPRAM_EFPGA_R_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_W_CLK", false,-1);
        tracep->declBus(c+16503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_W_ADDR", false,-1, 11,0);
        tracep->declBus(c+16501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBus(c+19875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 MATHB_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 EFPGA_TPRAM_POWERDN", false,-1);
        tracep->declQuad(c+17788,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_bit_write", false,-1, 63,0);
        tracep->declBus(c+20308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 efpga_r_data", false,-1, 31,0);
        tracep->declBus(c+17790,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 efpga_w_data", false,-1, 31,0);
        tracep->declBus(c+24153,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_dataout_sel", false,-1, 2,0);
        tracep->declQuad(c+19972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_w_data", false,-1, 63,0);
        tracep->declQuad(c+11668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_r_data", false,-1, 63,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_r_cen", false,-1);
        tracep->declBit(c+17791,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_w_cen", false,-1);
        tracep->declBus(c+17792,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_r_addr", false,-1, 8,0);
        tracep->declBus(c+17793,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 tpram_w_addr", false,-1, 8,0);
        tracep->declBit(c+17794,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 r_addr_ff_rstn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 clkA", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 clkB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 cenA", false,-1);
        tracep->declBit(c+17791,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 cenB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 deepsleep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 powergate", false,-1);
        tracep->declBus(c+17792,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 aA", false,-1, 8,0);
        tracep->declBus(c+17793,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 aB", false,-1, 8,0);
        tracep->declQuad(c+19972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 d", false,-1, 63,0);
        tracep->declQuad(c+17788,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 bw", false,-1, 63,0);
        tracep->declQuad(c+11668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 q", false,-1, 63,0);
        tracep->declQuad(c+11668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_0 U_TPRAM_512X64 out", false,-1, 63,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 DWORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 WORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 BYTE_MODE", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 RESV_MODE", false,-1, 1,0);
        tracep->declBus(c+16506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_R_MODE", false,-1, 1,0);
        tracep->declBus(c+16507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_W_MODE", false,-1, 1,0);
        tracep->declBit(c+16505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_WDSEL", false,-1);
        tracep->declBit(c+16504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_WE", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_R_CLK", false,-1);
        tracep->declBus(c+16509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_R_ADDR", false,-1, 11,0);
        tracep->declBus(c+24154,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 TPRAM_MATHB_R_DATA", false,-1, 31,0);
        tracep->declBus(c+20373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 TPRAM_EFPGA_R_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_W_CLK", false,-1);
        tracep->declBus(c+16510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_W_ADDR", false,-1, 11,0);
        tracep->declBus(c+16508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBus(c+19807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 MATHB_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 EFPGA_TPRAM_POWERDN", false,-1);
        tracep->declQuad(c+17795,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_bit_write", false,-1, 63,0);
        tracep->declBus(c+20373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 efpga_r_data", false,-1, 31,0);
        tracep->declBus(c+17797,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 efpga_w_data", false,-1, 31,0);
        tracep->declBus(c+24155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_dataout_sel", false,-1, 2,0);
        tracep->declQuad(c+19995,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_w_data", false,-1, 63,0);
        tracep->declQuad(c+11670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_r_data", false,-1, 63,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_r_cen", false,-1);
        tracep->declBit(c+17798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_w_cen", false,-1);
        tracep->declBus(c+17799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_r_addr", false,-1, 8,0);
        tracep->declBus(c+17800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 tpram_w_addr", false,-1, 8,0);
        tracep->declBit(c+17801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 r_addr_ff_rstn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 clkA", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 clkB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 cenA", false,-1);
        tracep->declBit(c+17798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 cenB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 deepsleep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 powergate", false,-1);
        tracep->declBus(c+17799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 aA", false,-1, 8,0);
        tracep->declBus(c+17800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 aB", false,-1, 8,0);
        tracep->declQuad(c+19995,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 d", false,-1, 63,0);
        tracep->declQuad(c+17795,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 bw", false,-1, 63,0);
        tracep->declQuad(c+11670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 q", false,-1, 63,0);
        tracep->declQuad(c+11670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_OPER_1 U_TPRAM_512X64 out", false,-1, 63,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF DWORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF WORD_MODE", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF BYTE_MODE", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF RESV_MODE", false,-1, 1,0);
        tracep->declBus(c+16513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_R_MODE", false,-1, 1,0);
        tracep->declBus(c+16514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_W_MODE", false,-1, 1,0);
        tracep->declBit(c+16512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_WDSEL", false,-1);
        tracep->declBit(c+16511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_WE", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_R_CLK", false,-1);
        tracep->declBus(c+16516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_R_ADDR", false,-1, 11,0);
        tracep->declBus(c+24156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF TPRAM_MATHB_R_DATA", false,-1, 31,0);
        tracep->declBus(c+20438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF TPRAM_EFPGA_R_DATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_W_CLK", false,-1);
        tracep->declBus(c+16517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_W_ADDR", false,-1, 11,0);
        tracep->declBus(c+16515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBus(c+19875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF MATHB_TPRAM_W_DATA", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF EFPGA_TPRAM_POWERDN", false,-1);
        tracep->declQuad(c+17802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_bit_write", false,-1, 63,0);
        tracep->declBus(c+20438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF efpga_r_data", false,-1, 31,0);
        tracep->declBus(c+17804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF efpga_w_data", false,-1, 31,0);
        tracep->declBus(c+24157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_dataout_sel", false,-1, 2,0);
        tracep->declQuad(c+19974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_w_data", false,-1, 63,0);
        tracep->declQuad(c+11672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_r_data", false,-1, 63,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_r_cen", false,-1);
        tracep->declBit(c+17805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_w_cen", false,-1);
        tracep->declBus(c+17806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_r_addr", false,-1, 8,0);
        tracep->declBus(c+17807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF tpram_w_addr", false,-1, 8,0);
        tracep->declBit(c+17808,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF r_addr_ff_rstn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 clkA", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 clkB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 cenA", false,-1);
        tracep->declBit(c+17805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 cenB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 deepsleep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 powergate", false,-1);
        tracep->declBus(c+17806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 aA", false,-1, 8,0);
        tracep->declBus(c+17807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 aB", false,-1, 8,0);
        tracep->declQuad(c+19974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 d", false,-1, 63,0);
        tracep->declQuad(c+17802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 bw", false,-1, 63,0);
        tracep->declQuad(c+11672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 q", false,-1, 63,0);
        tracep->declQuad(c+11672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M1 U_TPRAM_COEF U_TPRAM_512X64 out", false,-1, 63,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_rst", false,-1);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_clk", false,-1);
        tracep->declBit(c+23592,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_req", false,-1);
        tracep->declBit(c+23194,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_gnt", false,-1);
        tracep->declBit(c+21764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_fmo", false,-1);
        tracep->declBit(c+23195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_valid", false,-1);
        tracep->declQuad(c+21937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_req_data", false,-1, 56,0);
        tracep->declQuad(c+23230,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm soc_req_data", false,-1, 56,0);
        tracep->declBus(c+24158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm efpga_rdata", false,-1, 31,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm soc_rst", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm soc_clk", false,-1);
        tracep->declBit(c+23150,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm soc_req", false,-1);
        tracep->declBit(c+3028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm soc_gnt", false,-1);
        tracep->declBit(c+3029,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm soc_valid", false,-1);
        tracep->declBus(c+3030,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm soc_rdata", false,-1, 31,0);
        tracep->declBit(c+23593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_push", false,-1);
        tracep->declBit(c+23151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_empty", false,-1);
        tracep->declBit(c+23196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_full", false,-1);
        tracep->declBit(c+23197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_empty", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo A_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+23230,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo rdata", false,-1, 56,0);
        tracep->declQuad(c+21937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo wdata", false,-1, 56,0);
        tracep->declBit(c+23151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo empty", false,-1);
        tracep->declBit(c+15520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo almost_empty", false,-1);
        tracep->declBit(c+23196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo full", false,-1);
        tracep->declBit(c+21764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo rclk", false,-1);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo wclk", false,-1);
        tracep->declBit(c+3028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo pop", false,-1);
        tracep->declBit(c+23593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo push", false,-1);
        tracep->declBus(c+15521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+24159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo pop_int", false,-1);
        tracep->declBit(c+24160,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+15520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+23196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+21764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+24159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+3028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+23593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+15522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+15523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+21765,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+21766,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+21767,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+23152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+21764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+21767,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+23593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+21766,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+24161,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+24162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+21788,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+21768,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+23594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+21769,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+23199,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+23200,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+23201,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+23202,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+23203,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+23204,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+23206,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+21767,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23207,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+23208,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+24163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23209,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+23208,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+23210,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+23211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+15520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+15521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+23152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+3028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+15523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+15524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+15525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+15526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+15616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+15617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+15618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+15619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+15620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+15621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+15521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+15527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23153,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+23152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23154,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+15528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+24159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+3031,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+10831,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+3032,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+15529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+15528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+15622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+15623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+24159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+24160,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram wen", false,-1);
        tracep->declQuad(c+21937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram wdata", false,-1, 56,0);
        tracep->declQuad(c+23230,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram rdata", false,-1, 56,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+21789,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram data_ram", false,-1, 227,0);
        tracep->declBus(c+11712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm req_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo rdata", false,-1, 31,0);
        tracep->declBus(c+3030,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo wdata", false,-1, 31,0);
        tracep->declBit(c+23197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo empty", false,-1);
        tracep->declBit(c+21770,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo almost_empty", false,-1);
        tracep->declBit(c+15530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo full", false,-1);
        tracep->declBit(c+15531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fflush", false,-1);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo wclk", false,-1);
        tracep->declBit(c+23195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo pop", false,-1);
        tracep->declBit(c+3029,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo push", false,-1);
        tracep->declBus(c+23212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+23213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo pop_int", false,-1);
        tracep->declBit(c+10823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+21770,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+15530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+15531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+23213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+23195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+3029,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+21771,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+21772,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+15532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+15533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+23157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+21773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+15530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+15531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+23157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+3029,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+15533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+10832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+10833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+11713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+15534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+3033,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+15535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+15624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+15625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+15626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+15627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+15628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+15629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+15536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+23157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+15537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+10824,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23160,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+15537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+15630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+15631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+21770,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+23212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+21773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+23195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+21772,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+21774,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+21775,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+21776,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+21779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+21780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+21781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+21782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+21783,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+21784,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+23212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+21777,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23214,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+21773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+21778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+23213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+23216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+21785,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+23217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23218,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+23219,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+21778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+21786,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+21787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+23213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+10823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram wen", false,-1);
        tracep->declBus(c+3030,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram wdata", false,-1, 31,0);
        tracep->declBus(c+24158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram rdata", false,-1, 31,0);
        tracep->declBit(c+3027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+11714,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram data_ram", false,-1, 127,0);
        tracep->declBus(c+21797,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[0] efpga_tcdm resp_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_rst", false,-1);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_clk", false,-1);
        tracep->declBit(c+23595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_req", false,-1);
        tracep->declBit(c+23401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_gnt", false,-1);
        tracep->declBit(c+21798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_fmo", false,-1);
        tracep->declBit(c+23402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_valid", false,-1);
        tracep->declQuad(c+21939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_req_data", false,-1, 56,0);
        tracep->declQuad(c+23427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm soc_req_data", false,-1, 56,0);
        tracep->declBus(c+24164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm efpga_rdata", false,-1, 31,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm soc_rst", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm soc_clk", false,-1);
        tracep->declBit(c+23161,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm soc_req", false,-1);
        tracep->declBit(c+3035,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm soc_gnt", false,-1);
        tracep->declBit(c+3036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm soc_valid", false,-1);
        tracep->declBus(c+3037,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm soc_rdata", false,-1, 31,0);
        tracep->declBit(c+23596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_push", false,-1);
        tracep->declBit(c+23162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_empty", false,-1);
        tracep->declBit(c+23403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_full", false,-1);
        tracep->declBit(c+23404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_empty", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo A_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+23427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo rdata", false,-1, 56,0);
        tracep->declQuad(c+21939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo wdata", false,-1, 56,0);
        tracep->declBit(c+23162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo empty", false,-1);
        tracep->declBit(c+15538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo almost_empty", false,-1);
        tracep->declBit(c+23403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo full", false,-1);
        tracep->declBit(c+21798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo rclk", false,-1);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo wclk", false,-1);
        tracep->declBit(c+3035,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo pop", false,-1);
        tracep->declBit(c+23596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo push", false,-1);
        tracep->declBus(c+15539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+24165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo pop_int", false,-1);
        tracep->declBit(c+24166,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+15538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+23403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+21798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+24165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+3035,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+23596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+15540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+15541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+21799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+21800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+21801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+23163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+21798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+21801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+23596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+21800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+24167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+24168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+21822,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+21802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+23597,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+21803,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+23406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+23407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+23408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+23409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+23410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+23411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+23413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+21801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+23415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+24169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+23415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+23417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+23418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+15538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+15539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+23163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+3035,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+15541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+15542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+15543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+15544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+15632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+15633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+15634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+15635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+15636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+15637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+15539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+15545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+23163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+15546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+24165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+3038,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+10834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+3039,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23166,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+15547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+15546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+15638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+15639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+24165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+24166,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram wen", false,-1);
        tracep->declQuad(c+21939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram wdata", false,-1, 56,0);
        tracep->declQuad(c+23427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram rdata", false,-1, 56,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+21823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram data_ram", false,-1, 227,0);
        tracep->declBus(c+11718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm req_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo rdata", false,-1, 31,0);
        tracep->declBus(c+3037,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo wdata", false,-1, 31,0);
        tracep->declBit(c+23404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo empty", false,-1);
        tracep->declBit(c+21804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo almost_empty", false,-1);
        tracep->declBit(c+15548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo full", false,-1);
        tracep->declBit(c+15549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fflush", false,-1);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo wclk", false,-1);
        tracep->declBit(c+23402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo pop", false,-1);
        tracep->declBit(c+3036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo push", false,-1);
        tracep->declBus(c+23419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+23420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo pop_int", false,-1);
        tracep->declBit(c+10825,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+21804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+15548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+15549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+23420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+23402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+3036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+21805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+21806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+15550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+15551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+23168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+21807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+15548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+15549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+23168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+3036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+15551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+10835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+10836,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+11719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+15552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+3040,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+15553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+15640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+15641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+15642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+15643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+15644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+15645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+15554,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+23168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+15555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+10826,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+15555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+15646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+15647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+21804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+23419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+21807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+23402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+21806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+21808,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+21809,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+21810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+21813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+21814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+21815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+21816,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+21817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+21818,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+23419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+21811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+21807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+21812,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+23420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+23423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+21819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+23424,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+23426,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+21812,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+21820,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+21821,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+23420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+10825,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram wen", false,-1);
        tracep->declBus(c+3037,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram wdata", false,-1, 31,0);
        tracep->declBus(c+24164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram rdata", false,-1, 31,0);
        tracep->declBit(c+3034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+11720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram data_ram", false,-1, 127,0);
        tracep->declBus(c+21831,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[1] efpga_tcdm resp_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_rst", false,-1);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_clk", false,-1);
        tracep->declBit(c+23598,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_req", false,-1);
        tracep->declBit(c+23458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_gnt", false,-1);
        tracep->declBit(c+21832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_fmo", false,-1);
        tracep->declBit(c+23459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_valid", false,-1);
        tracep->declQuad(c+21941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_req_data", false,-1, 56,0);
        tracep->declQuad(c+23484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm soc_req_data", false,-1, 56,0);
        tracep->declBus(c+24170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm efpga_rdata", false,-1, 31,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm soc_rst", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm soc_clk", false,-1);
        tracep->declBit(c+23172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm soc_req", false,-1);
        tracep->declBit(c+3042,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm soc_gnt", false,-1);
        tracep->declBit(c+3043,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm soc_valid", false,-1);
        tracep->declBus(c+3044,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm soc_rdata", false,-1, 31,0);
        tracep->declBit(c+23599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_push", false,-1);
        tracep->declBit(c+23173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_empty", false,-1);
        tracep->declBit(c+23460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_full", false,-1);
        tracep->declBit(c+23461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_empty", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo A_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+23484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo rdata", false,-1, 56,0);
        tracep->declQuad(c+21941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo wdata", false,-1, 56,0);
        tracep->declBit(c+23173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo empty", false,-1);
        tracep->declBit(c+15556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo almost_empty", false,-1);
        tracep->declBit(c+23460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo full", false,-1);
        tracep->declBit(c+21832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo rclk", false,-1);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo wclk", false,-1);
        tracep->declBit(c+3042,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo pop", false,-1);
        tracep->declBit(c+23599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo push", false,-1);
        tracep->declBus(c+15557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+24171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo pop_int", false,-1);
        tracep->declBit(c+24172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+15556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+23460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+21832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+24171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+3042,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+23599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+15558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+15559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+21833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+21834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+21835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+23174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+21832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+21835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+23599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+21834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+24173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+24174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+21856,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+21836,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+23600,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+21837,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+23463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+23464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+23465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+23466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+23467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+23468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+23470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+21835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+23472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+24175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+23472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+23474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+23475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+15556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+15557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+23174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+3042,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+15559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+15560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+15561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+15562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+15648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+15649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+15650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+15651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+15652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+15653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+15557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+15563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+23174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+15564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+24171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+3045,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+10837,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+3046,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+15565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+15564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+15654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+15655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+24171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+24172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram wen", false,-1);
        tracep->declQuad(c+21941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram wdata", false,-1, 56,0);
        tracep->declQuad(c+23484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram rdata", false,-1, 56,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+21857,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram data_ram", false,-1, 227,0);
        tracep->declBus(c+11724,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm req_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo rdata", false,-1, 31,0);
        tracep->declBus(c+3044,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo wdata", false,-1, 31,0);
        tracep->declBit(c+23461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo empty", false,-1);
        tracep->declBit(c+21838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo almost_empty", false,-1);
        tracep->declBit(c+15566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo full", false,-1);
        tracep->declBit(c+15567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fflush", false,-1);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo wclk", false,-1);
        tracep->declBit(c+23459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo pop", false,-1);
        tracep->declBit(c+3043,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo push", false,-1);
        tracep->declBus(c+23476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+23477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo pop_int", false,-1);
        tracep->declBit(c+10827,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+21838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+15566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+15567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+23477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+23459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+3043,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+21839,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+21840,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+15568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+15569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+23179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+21841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+15566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+15567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+23179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+3043,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+15569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+10838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+10839,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+11725,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+15570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+3047,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+15571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+15656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+15657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+15658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+15659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+15660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+15661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+15572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+23179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+15573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+10828,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+15573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+15662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+15663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+21838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+23476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+21841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+23459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+21840,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+21842,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+21843,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+21844,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+21847,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+21848,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+21849,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+21850,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+21851,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+21852,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+23476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+21845,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+21841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+21846,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+23477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+23480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+21853,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+23481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+23483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+21846,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+21854,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+21855,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+23477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+10827,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram wen", false,-1);
        tracep->declBus(c+3044,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram wdata", false,-1, 31,0);
        tracep->declBus(c+24170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram rdata", false,-1, 31,0);
        tracep->declBit(c+3041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+11726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram data_ram", false,-1, 127,0);
        tracep->declBus(c+21865,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[2] efpga_tcdm resp_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_rst", false,-1);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_clk", false,-1);
        tracep->declBit(c+23601,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_req", false,-1);
        tracep->declBit(c+23515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_gnt", false,-1);
        tracep->declBit(c+21866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_fmo", false,-1);
        tracep->declBit(c+23516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_valid", false,-1);
        tracep->declQuad(c+21943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_req_data", false,-1, 56,0);
        tracep->declQuad(c+23541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm soc_req_data", false,-1, 56,0);
        tracep->declBus(c+24176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm efpga_rdata", false,-1, 31,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm soc_rst", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm soc_clk", false,-1);
        tracep->declBit(c+23183,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm soc_req", false,-1);
        tracep->declBit(c+3049,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm soc_gnt", false,-1);
        tracep->declBit(c+3050,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm soc_valid", false,-1);
        tracep->declBus(c+3051,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm soc_rdata", false,-1, 31,0);
        tracep->declBit(c+23602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_push", false,-1);
        tracep->declBit(c+23184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_empty", false,-1);
        tracep->declBit(c+23517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_full", false,-1);
        tracep->declBit(c+23518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_empty", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo A_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+23541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo rdata", false,-1, 56,0);
        tracep->declQuad(c+21943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo wdata", false,-1, 56,0);
        tracep->declBit(c+23184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo empty", false,-1);
        tracep->declBit(c+15574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo almost_empty", false,-1);
        tracep->declBit(c+23517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo full", false,-1);
        tracep->declBit(c+21866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo rclk", false,-1);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo wclk", false,-1);
        tracep->declBit(c+3049,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo pop", false,-1);
        tracep->declBit(c+23602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo push", false,-1);
        tracep->declBus(c+15575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+24177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo pop_int", false,-1);
        tracep->declBit(c+24178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+15574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+23517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+21866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+24177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+3049,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+23602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+15576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+15577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+21867,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+21868,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+21869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+23185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+21866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+21869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+23602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+21868,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+24179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+24180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+21890,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+21870,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+23603,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+21871,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+23520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+23521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+23522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+23523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+23524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+23525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+23527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+21869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+23529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+24181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+23529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+23531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+23532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+15574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+15575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+23185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+3049,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+15577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+15578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+15579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+15580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+15664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+15665,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+15666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+15667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+15668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+15669,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+15575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+15581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+23185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+15582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+24177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+3052,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+10840,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+3053,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23188,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+15583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+15582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+15670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+15671,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+15575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+24177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+24178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram wen", false,-1);
        tracep->declQuad(c+21943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram wdata", false,-1, 56,0);
        tracep->declQuad(c+23541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram rdata", false,-1, 56,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+21891,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram data_ram", false,-1, 227,0);
        tracep->declBus(c+11730,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm req_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo rdata", false,-1, 31,0);
        tracep->declBus(c+3051,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo wdata", false,-1, 31,0);
        tracep->declBit(c+23518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo empty", false,-1);
        tracep->declBit(c+21872,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo almost_empty", false,-1);
        tracep->declBit(c+15584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo full", false,-1);
        tracep->declBit(c+15585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fflush", false,-1);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo wclk", false,-1);
        tracep->declBit(c+23516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo pop", false,-1);
        tracep->declBit(c+3050,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo push", false,-1);
        tracep->declBus(c+23533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+23189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+23534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo pop_int", false,-1);
        tracep->declBit(c+10829,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+23189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+23518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+21872,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+15584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+15585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+23534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+23516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+3050,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+21873,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+21874,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+15586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+15587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+23190,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+21875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+15584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+15585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+23190,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+23189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+3050,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+15587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+10841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+10842,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+11731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+15588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+3054,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+15589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+15672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+15673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+15674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+15675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+15676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+15677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+23191,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+15590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+23190,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23192,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+15591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+10830,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+23193,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+15591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+15678,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+15679,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+23518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+21872,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+23533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+21875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+23516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+21874,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+21876,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+21877,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+21878,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+21881,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+21882,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+21883,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+21884,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+21885,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+21886,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+23533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+21879,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+23535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+21875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+23536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+21880,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+23534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+23537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+21887,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+23538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+23539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+23540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+21880,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+21888,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+21889,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+23189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+23534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+10829,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram wen", false,-1);
        tracep->declBus(c+3051,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram wdata", false,-1, 31,0);
        tracep->declBus(c+24176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram rdata", false,-1, 31,0);
        tracep->declBit(c+3048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+11732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram data_ram", false,-1, 127,0);
        tracep->declBus(c+21899,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem DC_FIFO_TCDM_EFPGA[3] efpga_tcdm resp_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16140,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16141,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16108,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16108,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20066,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16109,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11600,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11601,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11600,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[0] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16142,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16143,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16110,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16110,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20067,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16111,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11603,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[1] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16144,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16145,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16112,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16112,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20068,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16113,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11604,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11605,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11604,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[2] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16146,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16114,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16114,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20069,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16115,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11606,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11607,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11606,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[3] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16199,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16148,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16149,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16116,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16116,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16199,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20070,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16117,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11608,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11609,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11608,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[4] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16200,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16150,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16331,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16200,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16331,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16332,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20071,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16119,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[5] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16201,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16153,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16201,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16334,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20072,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16121,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[6] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16202,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16154,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16202,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16336,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20073,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[7] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16203,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16203,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16338,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20074,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16125,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[8] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16204,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16204,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16340,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20075,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16127,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[9] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16160,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16161,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20076,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16129,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[10] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16206,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16206,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16344,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20077,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16131,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[11] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16207,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16207,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20078,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[12] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16208,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16166,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16208,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20079,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16135,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[13] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16209,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16209,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20080,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[14] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga en_i", false,-1);
        tracep->declBit(c+16210,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga serial_i", false,-1);
        tracep->declBit(c+16170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga r_edge_o", false,-1);
        tracep->declBit(c+16171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga f_edge_o", false,-1);
        tracep->declBit(c+16138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga clk", false,-1);
        tracep->declBit(c+16351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga serial", false,-1);
        tracep->declBit(c+16138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+16210,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_wedge_efpga i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga rstn_i", false,-1);
        tracep->declBit(c+20081,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga valid_i", false,-1);
        tracep->declBit(c+16139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga ack_i", false,-1);
        tracep->declBit(c+11630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga valid_o", false,-1);
        tracep->declBus(c+11631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga sync_a", false,-1, 1,0);
        tracep->declBit(c+11630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga r_input_reg", false,-1);
        tracep->declBit(c+11655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_wedge_edge[15] i_prop_efpga s_input_reg_next", false,-1);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_pclk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_presetn_i", false,-1);
        tracep->declBus(c+3055,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_paddr_i", false,-1, 11,0);
        tracep->declBit(c+3056,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_psel_i", false,-1);
        tracep->declBit(c+3057,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_penable_i", false,-1);
        tracep->declBit(c+3058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_pwrite_i", false,-1);
        tracep->declBus(c+3059,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_pwdata_i", false,-1, 31,0);
        tracep->declBit(c+15592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_pready_o", false,-1);
        tracep->declBus(c+15593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_prdata_o", false,-1, 31,0);
        tracep->declBit(c+16388,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_interrupt_o", false,-1);
        tracep->declBit(c+3060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_scl_i", false,-1);
        tracep->declBit(c+3061,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_sda_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_sda_o", false,-1);
        tracep->declBit(c+16353,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_sda_oe", false,-1);
        tracep->declBit(c+16389,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_interrupt_o", false,-1);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs I2C_DEFAULT_DEBOUNCE_LEN", false,-1, 7,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs I2C_DEFAULT_SCL_DELAY_LEN", false,-1, 7,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs I2C_DEFAULT_SDA_DELAY_LEN", false,-1, 7,0);
        tracep->declBit(c+3060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_scl_in", false,-1);
        tracep->declBit(c+3061,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_sda_in", false,-1);
        tracep->declBit(c+16354,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_sda_out", false,-1);
        tracep->declBit(c+16355,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_enabled", false,-1);
        tracep->declBus(c+16356,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_dev_addr", false,-1, 6,0);
        tracep->declBus(c+15594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_debounce_len", false,-1, 7,0);
        tracep->declBus(c+16357,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_scl_delay_len", false,-1, 7,0);
        tracep->declBus(c+16358,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_sda_delay_len", false,-1, 7,0);
        tracep->declBus(c+16359,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_reg_addr", false,-1, 7,0);
        tracep->declBus(c+16360,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_reg_wdata", false,-1, 7,0);
        tracep->declBit(c+16361,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_reg_wrenable", false,-1);
        tracep->declBus(c+16362,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_reg_rddata", false,-1, 7,0);
        tracep->declBit(c+16363,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_reg_rd_byte_complete", false,-1);
        tracep->declBus(c+16364,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_reg_waddr", false,-1, 11,0);
        tracep->declBus(c+16365,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_reg_wdata", false,-1, 31,0);
        tracep->declBit(c+15595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_reg_wrenable", false,-1);
        tracep->declBus(c+3055,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_reg_raddr", false,-1, 11,0);
        tracep->declBus(c+15593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_reg_rdata", false,-1, 31,0);
        tracep->declBit(c+16366,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_reg_rd_byte_complete", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs clk", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs rst", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 clk_i", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 rst_i", false,-1);
        tracep->declBit(c+3060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_scl_i", false,-1);
        tracep->declBit(c+3061,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_sda_i", false,-1);
        tracep->declBit(c+16354,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_sda_o", false,-1);
        tracep->declBus(c+16356,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_dev_addr_i", false,-1, 6,0);
        tracep->declBit(c+16355,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_enabled_i", false,-1);
        tracep->declBus(c+15594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_debounce_len_i", false,-1, 7,0);
        tracep->declBus(c+16357,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_scl_delay_len_i", false,-1, 7,0);
        tracep->declBus(c+16358,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_sda_delay_len_i", false,-1, 7,0);
        tracep->declBus(c+16359,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_reg_addr_o", false,-1, 7,0);
        tracep->declBus(c+16360,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_reg_wdata_o", false,-1, 7,0);
        tracep->declBit(c+16361,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_reg_wrenable_o", false,-1);
        tracep->declBus(c+16362,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_reg_rddata_i", false,-1, 7,0);
        tracep->declBit(c+16363,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_reg_rd_byte_complete_o", false,-1);
        tracep->declBit(c+16354,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 sda_out", false,-1);
        tracep->declBit(c+16361,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_reg_wrenable", false,-1);
        tracep->declBit(c+16363,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_rd_byte_complete", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 clk", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 rst", false,-1);
        tracep->declBus(c+16367,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 scl_d", false,-1, 2,0);
        tracep->declBus(c+16368,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 sda_d", false,-1, 2,0);
        tracep->declBit(c+16369,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 scl_cs", false,-1);
        tracep->declBit(c+16370,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 scl_ls", false,-1);
        tracep->declBit(c+16371,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 sda_cs", false,-1);
        tracep->declBit(c+16372,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 sda_ls", false,-1);
        tracep->declBus(c+16373,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 sda_cnt", false,-1, 4,0);
        tracep->declBus(c+16374,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 scl_cnt", false,-1, 4,0);
        tracep->declBit(c+16375,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 start_detect", false,-1);
        tracep->declBit(c+16376,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 stop_detect", false,-1);
        tracep->declBus(c+16377,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 i2c_state", false,-1, 3,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_IDLE", false,-1, 3,0);
        tracep->declBus(c+24669,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_DEVADDR", false,-1, 3,0);
        tracep->declBus(c+24670,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_DEVADDRACK", false,-1, 3,0);
        tracep->declBus(c+24671,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_REGADDR", false,-1, 3,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_REGADDRACK", false,-1, 3,0);
        tracep->declBus(c+24611,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_REGWDATA", false,-1, 3,0);
        tracep->declBus(c+24612,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_REGWDATAACK", false,-1, 3,0);
        tracep->declBus(c+24613,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_REGRDATA", false,-1, 3,0);
        tracep->declBus(c+24614,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_REGRDATAACK", false,-1, 3,0);
        tracep->declBus(c+24615,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 ST_WTSTOP", false,-1, 3,0);
        tracep->declBit(c+16378,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 bit_xfer", false,-1);
        tracep->declBit(c+16379,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 bit_rcvd", false,-1);
        tracep->declBus(c+16380,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 bit_cnt", false,-1, 3,0);
        tracep->declBus(c+16360,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 in_byte", false,-1, 7,0);
        tracep->declBus(c+16381,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 out_byte", false,-1, 7,0);
        tracep->declBit(c+16382,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 xfer_type_rd_wrn", false,-1);
        tracep->declBus(c+16359,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 reg_addr", false,-1, 7,0);
        tracep->declBus(c+24672,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 reg_wdata", false,-1, 7,0);
        tracep->declBit(c+24673,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 reg_wenable", false,-1);
        tracep->declBit(c+24674,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_interface_i0 reg_rcomplete", false,-1);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_pclk_i", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_preset_i", false,-1);
        tracep->declBus(c+3055,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_paddr_i", false,-1, 11,0);
        tracep->declBit(c+3056,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_psel_i", false,-1);
        tracep->declBit(c+3057,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_penable_i", false,-1);
        tracep->declBit(c+3058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_pwrite_i", false,-1);
        tracep->declBus(c+3059,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_pwdata_i", false,-1, 31,0);
        tracep->declBit(c+15592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_pready_o", false,-1);
        tracep->declBus(c+15593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_prdata_o", false,-1, 31,0);
        tracep->declBus(c+16364,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_waddr_o", false,-1, 11,0);
        tracep->declBus(c+16365,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_wdata_o", false,-1, 31,0);
        tracep->declBit(c+15595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_wrenable_o", false,-1);
        tracep->declBus(c+3055,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_raddr_o", false,-1, 11,0);
        tracep->declBus(c+15593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_rdata_i", false,-1, 31,0);
        tracep->declBit(c+16366,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_rd_byte_complete_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 clk", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 rst", false,-1);
        tracep->declBit(c+15592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 pready_reg", false,-1);
        tracep->declBus(c+16364,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_waddr", false,-1, 11,0);
        tracep->declBus(c+16365,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_wdata", false,-1, 31,0);
        tracep->declBit(c+15595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_wrenable", false,-1);
        tracep->declBus(c+24675,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_raddr", false,-1, 11,0);
        tracep->declBit(c+16366,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs apb_slave_interface_i0 apb_reg_rd_byte_complete", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 clk_i", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 rst_i", false,-1);
        tracep->declBus(c+16364,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_waddr_i", false,-1, 11,0);
        tracep->declBus(c+16365,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_wdata_i", false,-1, 31,0);
        tracep->declBit(c+15595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_wrenable_i", false,-1);
        tracep->declBus(c+3055,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_raddr_i", false,-1, 11,0);
        tracep->declBus(c+15593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_rdata_o", false,-1, 31,0);
        tracep->declBit(c+16366,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_rd_byte_complete_i", false,-1);
        tracep->declBus(c+16356,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_dev_addr_o", false,-1, 6,0);
        tracep->declBit(c+16355,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_enabled_o", false,-1);
        tracep->declBus(c+15594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_debounce_len_o", false,-1, 7,0);
        tracep->declBus(c+16357,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_scl_delay_len_o", false,-1, 7,0);
        tracep->declBus(c+16358,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_sda_delay_len_o", false,-1, 7,0);
        tracep->declBus(c+16359,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_reg_addr_i", false,-1, 7,0);
        tracep->declBus(c+16360,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_reg_wdata_i", false,-1, 7,0);
        tracep->declBit(c+16361,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_reg_wrenable_i", false,-1);
        tracep->declBus(c+16362,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_reg_rddata_o", false,-1, 7,0);
        tracep->declBit(c+16363,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_reg_rd_byte_complete_i", false,-1);
        tracep->declBit(c+16389,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_interrupt_o", false,-1);
        tracep->declBit(c+16388,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_interrupt_o", false,-1);
        tracep->declBus(c+24676,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 I2C_DEFAULT_ADDR", false,-1, 6,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 I2C_DEFAULT_DEBOUNCE_LEN", false,-1, 7,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 I2C_DEFAULT_SCL_DELAY_LEN", false,-1, 7,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 I2C_DEFAULT_SDA_DELAY_LEN", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 clk", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 rst", false,-1);
        tracep->declBit(c+16383,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_push", false,-1);
        tracep->declBus(c+15596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_wrdata", false,-1, 7,0);
        tracep->declBus(c+16095,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_wrflags", false,-1, 2,0);
        tracep->declBit(c+16096,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_full", false,-1);
        tracep->declBit(c+16384,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_pop", false,-1);
        tracep->declBus(c+24182,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_rddata", false,-1, 7,0);
        tracep->declBus(c+16097,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_rdflags", false,-1, 2,0);
        tracep->declBit(c+16098,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_i2c_to_apb_empty", false,-1);
        tracep->declBit(c+16385,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_push", false,-1);
        tracep->declBus(c+15597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_wrdata", false,-1, 7,0);
        tracep->declBus(c+16088,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_wrflags", false,-1, 2,0);
        tracep->declBit(c+16089,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_full", false,-1);
        tracep->declBit(c+16386,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_pop", false,-1);
        tracep->declBus(c+24183,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_rddata", false,-1, 7,0);
        tracep->declBus(c+16090,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_rdflags", false,-1, 2,0);
        tracep->declBit(c+16091,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 fifo_apb_to_i2c_empty", false,-1);
        tracep->declBus(c+16356,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x00", false,-1, 6,0);
        tracep->declBit(c+16355,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x01", false,-1);
        tracep->declBus(c+15594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x02", false,-1, 7,0);
        tracep->declBus(c+16357,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x03", false,-1, 7,0);
        tracep->declBus(c+16358,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x04", false,-1, 7,0);
        tracep->declBus(c+15598,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x10", false,-1, 7,0);
        tracep->declBit(c+15599,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x11", false,-1);
        tracep->declBus(c+15600,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x12", false,-1, 7,0);
        tracep->declBit(c+15601,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x13", false,-1);
        tracep->declBus(c+15596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x20", false,-1, 7,0);
        tracep->declBit(c+15602,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x22", false,-1);
        tracep->declBus(c+15603,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x23", false,-1, 2,0);
        tracep->declBus(c+15604,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x24", false,-1, 2,0);
        tracep->declBus(c+15597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x30", false,-1, 7,0);
        tracep->declBus(c+24677,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x31", false,-1, 7,0);
        tracep->declBit(c+15605,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x32", false,-1);
        tracep->declBus(c+15606,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x33", false,-1, 2,0);
        tracep->declBus(c+15607,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x34", false,-1, 2,0);
        tracep->declBus(c+16390,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x40", false,-1, 2,0);
        tracep->declBus(c+15608,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x41", false,-1, 2,0);
        tracep->declBus(c+15609,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x42", false,-1, 7,0);
        tracep->declBus(c+15610,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x43", false,-1, 7,0);
        tracep->declBus(c+16391,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x50", false,-1, 2,0);
        tracep->declBus(c+15611,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x51", false,-1, 2,0);
        tracep->declBus(c+15612,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x52", false,-1, 7,0);
        tracep->declBus(c+15613,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 reg_0x53", false,-1, 7,0);
        tracep->declBit(c+16387,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_write_enable", false,-1);
        tracep->declBit(c+24184,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 interrupt_toi2c_fifo_i2c_to_apb_wrflags", false,-1);
        tracep->declBit(c+24185,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 interrupt_toi2c_fifo_apb_to_i2c_rdflags", false,-1);
        tracep->declBit(c+15614,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 interrupt_toi2c_msg_apb_to_i2c_new", false,-1);
        tracep->declBit(c+24186,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 interrupt_toapb_fifo_apb_to_i2c_wrflags", false,-1);
        tracep->declBit(c+24187,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 interrupt_toapb_fifo_i2c_to_apb_rdflags", false,-1);
        tracep->declBit(c+15615,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 interrupt_toapb_msg_i2c_to_apb_new", false,-1);
        tracep->declBus(c+15593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_rdata", false,-1, 31,0);
        tracep->declBus(c+3062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_rd_index", false,-1, 7,0);
        tracep->declBus(c+3063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb_reg_rdata_muxed", false,-1, 7,0);
        tracep->declBus(c+16362,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_reg_rdata", false,-1, 7,0);
        tracep->declBus(c+16392,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c_reg_rdata_muxed", false,-1, 7,0);
        tracep->declBit(c+3064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 i2c2apb_flush", false,-1);
        tracep->declBit(c+3065,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 apb2i2c_flush", false,-1);
        tracep->declBit(c+3064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb rst_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb clk_i", false,-1);
        tracep->declBit(c+16383,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb push_i", false,-1);
        tracep->declBus(c+15596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb wr_data_i", false,-1, 7,0);
        tracep->declBit(c+16096,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb full_o", false,-1);
        tracep->declBus(c+16095,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb wr_flags_o", false,-1, 2,0);
        tracep->declBit(c+16384,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb pop_i", false,-1);
        tracep->declBus(c+24182,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb rd_data_o", false,-1, 7,0);
        tracep->declBit(c+16098,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb empty_o", false,-1);
        tracep->declBus(c+16097,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb rd_flags_o", false,-1, 2,0);
        tracep->declBus(c+24678,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb FIFO_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb ram_clk", false,-1);
        tracep->declBus(c+16099,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb ram_wr_addr", false,-1, 7,0);
        tracep->declBit(c+24188,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb ram_wr_enable", false,-1);
        tracep->declBus(c+15596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb ram_wr_data", false,-1, 7,0);
        tracep->declBus(c+16100,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb ram_rd_addr", false,-1, 7,0);
        tracep->declBus(c+24182,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb ram_rd_data", false,-1, 7,0);
        tracep->declBus(c+16097,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb rd_flags_reg", false,-1, 2,0);
        tracep->declBus(c+16095,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb wr_flags_reg", false,-1, 2,0);
        tracep->declBit(c+16096,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb full_reg", false,-1);
        tracep->declBit(c+16098,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb empty_reg", false,-1);
        tracep->declBus(c+16101,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb fifo_cnt", false,-1, 8,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb clk", false,-1);
        tracep->declBit(c+3064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb rst", false,-1);
        tracep->declBit(c+16383,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb push", false,-1);
        tracep->declBus(c+15596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb wr_data", false,-1, 7,0);
        tracep->declBit(c+16384,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb pop", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 wr_clk", false,-1);
        tracep->declBus(c+16099,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 wr_addr", false,-1, 7,0);
        tracep->declBit(c+24188,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 wr_enable", false,-1);
        tracep->declBus(c+15596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 wr_data", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 rd_clk", false,-1);
        tracep->declBus(c+16100,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 rd_addr", false,-1, 7,0);
        tracep->declBus(c+24182,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 rd_data", false,-1, 7,0);
        tracep->declBus(c+11736,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 rd_addr_reg", false,-1, 7,0);
        tracep->declBus(c+24182,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_i2c_to_apb RAM_256x8_behavioral_0 ram_data_out", false,-1, 7,0);
        tracep->declBit(c+3065,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c rst_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c clk_i", false,-1);
        tracep->declBit(c+16385,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c push_i", false,-1);
        tracep->declBus(c+15597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c wr_data_i", false,-1, 7,0);
        tracep->declBit(c+16089,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c full_o", false,-1);
        tracep->declBus(c+16088,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c wr_flags_o", false,-1, 2,0);
        tracep->declBit(c+16386,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c pop_i", false,-1);
        tracep->declBus(c+24183,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c rd_data_o", false,-1, 7,0);
        tracep->declBit(c+16091,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c empty_o", false,-1);
        tracep->declBus(c+16090,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c rd_flags_o", false,-1, 2,0);
        tracep->declBus(c+24678,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c FIFO_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c ram_clk", false,-1);
        tracep->declBus(c+16092,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c ram_wr_addr", false,-1, 7,0);
        tracep->declBit(c+24189,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c ram_wr_enable", false,-1);
        tracep->declBus(c+15597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c ram_wr_data", false,-1, 7,0);
        tracep->declBus(c+16093,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c ram_rd_addr", false,-1, 7,0);
        tracep->declBus(c+24183,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c ram_rd_data", false,-1, 7,0);
        tracep->declBus(c+16090,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c rd_flags_reg", false,-1, 2,0);
        tracep->declBus(c+16088,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c wr_flags_reg", false,-1, 2,0);
        tracep->declBit(c+16089,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c full_reg", false,-1);
        tracep->declBit(c+16091,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c empty_reg", false,-1);
        tracep->declBus(c+16094,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c fifo_cnt", false,-1, 8,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c clk", false,-1);
        tracep->declBit(c+3065,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c rst", false,-1);
        tracep->declBit(c+16385,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c push", false,-1);
        tracep->declBus(c+15597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c wr_data", false,-1, 7,0);
        tracep->declBit(c+16386,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c pop", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 wr_clk", false,-1);
        tracep->declBus(c+16092,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 wr_addr", false,-1, 7,0);
        tracep->declBit(c+24189,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 wr_enable", false,-1);
        tracep->declBus(c+15597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 wr_data", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 rd_clk", false,-1);
        tracep->declBus(c+16093,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 rd_addr", false,-1, 7,0);
        tracep->declBus(c+24183,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 rd_data", false,-1, 7,0);
        tracep->declBus(c+11737,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 rd_addr_reg", false,-1, 7,0);
        tracep->declBus(c+24183,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_i2cs i2c_peripheral_registers_i0 FIFO_sync_256x8_apb_to_i2c RAM_256x8_behavioral_0 ram_data_out", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain ep_pf_evt_i clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain ep_pf_evt_i rstn_i", false,-1);
        tracep->declBit(c+24309,"core_v_mcu i_soc_domain ep_pf_evt_i valid_i", false,-1);
        tracep->declBit(c+23874,"core_v_mcu i_soc_domain ep_pf_evt_i ack_o", false,-1);
        tracep->declBit(c+23873,"core_v_mcu i_soc_domain ep_pf_evt_i valid_o", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb en_i", false,-1);
        tracep->declBit(c+24309,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23873,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+24190,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+23874,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb clk", false,-1);
        tracep->declBit(c+11738,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb serial", false,-1);
        tracep->declBit(c+23874,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+24309,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+11738,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+11739,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain ep_pf_evt_i i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i USE_FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i USE_HWPE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i N_EXT_PERF_COUNTERS", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain fc_subsystem_i EVENT_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain fc_subsystem_i PER_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain fc_subsystem_i NB_HWPE_PORTS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain fc_subsystem_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i test_en_i", false,-1);
        tracep->declBit(c+11838,"core_v_mcu i_soc_domain fc_subsystem_i fetch_en_i", false,-1);
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain fc_subsystem_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+15855,"core_v_mcu i_soc_domain fc_subsystem_i debug_req_i", false,-1);
        tracep->declBus(c+23871,"core_v_mcu i_soc_domain fc_subsystem_i events_i", false,-1, 31,0);
        tracep->declBus(c+392,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_ack_id_o", false,-1, 4,0);
        tracep->declBit(c+393,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_ack_o", false,-1);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain fc_subsystem_i stoptimer_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain fc_subsystem_i supervisor_mode_o", false,-1);
        tracep->declBit(c+24679,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_req", false,-1);
        tracep->declBit(c+24680,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_sec", false,-1);
        tracep->declBus(c+24681,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_id", false,-1, 4,0);
        tracep->declBus(c+24682,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_ack_id", false,-1, 4,0);
        tracep->declBit(c+24683,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_ack", false,-1);
        tracep->declBus(c+24684,"core_v_mcu i_soc_domain fc_subsystem_i core_irq_x", false,-1, 31,0);
        tracep->declBus(c+24685,"core_v_mcu i_soc_domain fc_subsystem_i s_irq_o", false,-1, 31,0);
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain fc_subsystem_i boot_addr", false,-1, 31,0);
        tracep->declBit(c+11903,"core_v_mcu i_soc_domain fc_subsystem_i fetch_en_int", false,-1);
        tracep->declBit(c+24686,"core_v_mcu i_soc_domain fc_subsystem_i core_busy_int", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i perf_counters_int", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i hart_id", false,-1, 31,0);
        tracep->declBit(c+24687,"core_v_mcu i_soc_domain fc_subsystem_i core_clock_en", false,-1);
        tracep->declBit(c+24688,"core_v_mcu i_soc_domain fc_subsystem_i fetch_en_eu", false,-1);
        tracep->declBus(c+3066,"core_v_mcu i_soc_domain fc_subsystem_i core_instr_addr", false,-1, 31,0);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i core_instr_rdata", false,-1, 31,0);
        tracep->declBit(c+3068,"core_v_mcu i_soc_domain fc_subsystem_i core_instr_req", false,-1);
        tracep->declBit(c+3069,"core_v_mcu i_soc_domain fc_subsystem_i core_instr_gnt", false,-1);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i core_instr_rvalid", false,-1);
        tracep->declBit(c+3071,"core_v_mcu i_soc_domain fc_subsystem_i core_instr_err", false,-1);
        tracep->declBus(c+20821,"core_v_mcu i_soc_domain fc_subsystem_i core_data_addr", false,-1, 31,0);
        tracep->declBus(c+3072,"core_v_mcu i_soc_domain fc_subsystem_i core_data_rdata", false,-1, 31,0);
        tracep->declBus(c+20822,"core_v_mcu i_soc_domain fc_subsystem_i core_data_wdata", false,-1, 31,0);
        tracep->declBit(c+20823,"core_v_mcu i_soc_domain fc_subsystem_i core_data_req", false,-1);
        tracep->declBit(c+3073,"core_v_mcu i_soc_domain fc_subsystem_i core_data_gnt", false,-1);
        tracep->declBit(c+3074,"core_v_mcu i_soc_domain fc_subsystem_i core_data_rvalid", false,-1);
        tracep->declBit(c+3075,"core_v_mcu i_soc_domain fc_subsystem_i core_data_err", false,-1);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i core_data_we", false,-1);
        tracep->declBus(c+20825,"core_v_mcu i_soc_domain fc_subsystem_i core_data_be", false,-1, 3,0);
        tracep->declBit(c+24689,"core_v_mcu i_soc_domain fc_subsystem_i is_scm_instr_req", false,-1);
        tracep->declBit(c+24690,"core_v_mcu i_soc_domain fc_subsystem_i is_scm_data_req", false,-1);
        tracep->declBus(c+24191,"core_v_mcu i_soc_domain fc_subsystem_i r_int", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i apu_req", false,-1);
        tracep->declArray(c+138,"core_v_mcu i_soc_domain fc_subsystem_i apu_operands", false,-1, 95,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i apu_op", false,-1, 5,0);
        tracep->declBus(c+20826,"core_v_mcu i_soc_domain fc_subsystem_i apu_flags", false,-1, 14,0);
        tracep->declBit(c+24691,"core_v_mcu i_soc_domain fc_subsystem_i apu_gnt", false,-1);
        tracep->declBit(c+24692,"core_v_mcu i_soc_domain fc_subsystem_i apu_rvalid", false,-1);
        tracep->declBus(c+24693,"core_v_mcu i_soc_domain fc_subsystem_i apu_rdata", false,-1, 31,0);
        tracep->declBus(c+24694,"core_v_mcu i_soc_domain fc_subsystem_i apu_rflags", false,-1, 4,0);
        tracep->declBus(c+11904,"core_v_mcu i_soc_domain fc_subsystem_i event_a", false,-1, 31,0);
        tracep->declBus(c+11905,"core_v_mcu i_soc_domain fc_subsystem_i event_b", false,-1, 31,0);
        tracep->declBus(c+11906,"core_v_mcu i_soc_domain fc_subsystem_i event_r", false,-1, 31,0);
        tracep->declBus(c+11907,"core_v_mcu i_soc_domain fc_subsystem_i unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+11908,"core_v_mcu i_soc_domain fc_subsystem_i unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE PULP_XPULP", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE PULP_CLUSTER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE PULP_ZFINX", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE NUM_MHPMCOUNTERS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE rst_ni", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pulp_clock_en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE scan_cg_en_i", false,-1);
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE boot_addr_i", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mtvec_addr_i", false,-1, 31,0);
        tracep->declBus(c+24695,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE dm_halt_addr_i", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE hart_id_i", false,-1, 31,0);
        tracep->declBus(c+24696,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE dm_exception_addr_i", false,-1, 31,0);
        tracep->declBit(c+3068,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_req_o", false,-1);
        tracep->declBit(c+3069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_gnt_i", false,-1);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_rvalid_i", false,-1);
        tracep->declBus(c+3066,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+20823,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_req_o", false,-1);
        tracep->declBit(c+3073,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_gnt_i", false,-1);
        tracep->declBit(c+3074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_rvalid_i", false,-1);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_we_o", false,-1);
        tracep->declBus(c+20825,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_be_o", false,-1, 3,0);
        tracep->declBus(c+20821,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_addr_o", false,-1, 31,0);
        tracep->declBus(c+20822,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+3072,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_req_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_gnt_i", false,-1);
        tracep->declArray(c+138,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_operands_o", false,-1, 95,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_op_o", false,-1, 5,0);
        tracep->declBus(c+20826,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_flags_o", false,-1, 14,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_rvalid_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_result_i", false,-1, 31,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_flags_i", false,-1, 4,0);
        tracep->declBus(c+24191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE irq_i", false,-1, 31,0);
        tracep->declBit(c+393,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE irq_ack_o", false,-1);
        tracep->declBus(c+392,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE irq_id_o", false,-1, 4,0);
        tracep->declBit(c+15855,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_req_i", false,-1);
        tracep->declBit(c+20827,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_havereset_o", false,-1);
        tracep->declBit(c+20828,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_running_o", false,-1);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_halted_o", false,-1);
        tracep->declBit(c+11838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE fetch_enable_i", false,-1);
        tracep->declBit(c+10592,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE core_sleep_o", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE PULP_SECURE", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE N_PMP_ENTRIES", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE USE_PMP", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE A_EXTENSION", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE DEBUG_TRIGGER_EN", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE PULP_OBI", false,-1, 31,0);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_atop_o", false,-1, 5,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE irq_sec_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sec_lvl_o", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE N_HWLP", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE N_HWLP_BITS", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE APU", false,-1, 31,0);
        tracep->declBit(c+20830,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_valid_id", false,-1);
        tracep->declBus(c+20831,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_rdata_id", false,-1, 31,0);
        tracep->declBit(c+20832,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE is_compressed_id", false,-1);
        tracep->declBit(c+20833,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE illegal_c_insn_id", false,-1);
        tracep->declBit(c+20834,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE is_fetch_failed_id", false,-1);
        tracep->declBit(c+3076,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE clear_instr_valid", false,-1);
        tracep->declBit(c+3077,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pc_set", false,-1);
        tracep->declBus(c+3078,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pc_mux_id", false,-1, 3,0);
        tracep->declBus(c+3079,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE exc_pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+3080,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE m_exc_vec_pc_mux_id", false,-1, 4,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE u_exc_vec_pc_mux_id", false,-1, 4,0);
        tracep->declBus(c+3081,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE exc_cause", false,-1, 4,0);
        tracep->declBus(c+3082,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE trap_addr_mux", false,-1, 1,0);
        tracep->declBus(c+20835,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pc_if", false,-1, 31,0);
        tracep->declBus(c+20836,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pc_id", false,-1, 31,0);
        tracep->declBit(c+3083,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE is_decoding", false,-1);
        tracep->declBit(c+20837,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE useincr_addr_ex", false,-1);
        tracep->declBit(c+20838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_misaligned", false,-1);
        tracep->declBit(c+20839,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_multicycle", false,-1);
        tracep->declBus(c+20840,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE jump_target_id", false,-1, 31,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE jump_target_ex", false,-1, 31,0);
        tracep->declBit(c+20842,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE branch_in_ex", false,-1);
        tracep->declBit(c+20843,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE branch_decision", false,-1);
        tracep->declBit(c+3084,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ctrl_busy", false,-1);
        tracep->declBit(c+11003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_busy", false,-1);
        tracep->declBit(c+20844,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE lsu_busy", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_busy", false,-1);
        tracep->declBus(c+20845,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pc_ex", false,-1, 31,0);
        tracep->declBit(c+20846,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_en_ex", false,-1);
        tracep->declBus(c+20847,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_operator_ex", false,-1, 6,0);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+20849,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_operand_c_ex", false,-1, 31,0);
        tracep->declBus(c+20850,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE bmask_a_ex", false,-1, 4,0);
        tracep->declBus(c+20851,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE bmask_b_ex", false,-1, 4,0);
        tracep->declBus(c+20852,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE imm_vec_ext_ex", false,-1, 1,0);
        tracep->declBus(c+20853,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_vec_mode_ex", false,-1, 1,0);
        tracep->declBit(c+20854,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_is_clpx_ex", false,-1);
        tracep->declBit(c+20855,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_is_subrot_ex", false,-1);
        tracep->declBus(c+20856,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE alu_clpx_shift_ex", false,-1, 1,0);
        tracep->declBus(c+20857,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_operator_ex", false,-1, 2,0);
        tracep->declBus(c+20858,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+20859,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+20860,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_operand_c_ex", false,-1, 31,0);
        tracep->declBit(c+20861,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_en_ex", false,-1);
        tracep->declBit(c+20862,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_sel_subword_ex", false,-1);
        tracep->declBus(c+20863,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+20864,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_imm_ex", false,-1, 4,0);
        tracep->declBus(c+20865,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_dot_op_a_ex", false,-1, 31,0);
        tracep->declBus(c+20866,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_dot_op_b_ex", false,-1, 31,0);
        tracep->declBus(c+20867,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_dot_op_c_ex", false,-1, 31,0);
        tracep->declBus(c+20868,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_dot_signed_ex", false,-1, 1,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_is_clpx_ex", false,-1);
        tracep->declBus(c+20870,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_clpx_shift_ex", false,-1, 1,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mult_clpx_img_ex", false,-1);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE frm_csr", false,-1, 2,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE fflags_csr", false,-1, 4,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE fflags_we", false,-1);
        tracep->declBit(c+20871,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_en_ex", false,-1);
        tracep->declBus(c+20826,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_flags_ex", false,-1, 14,0);
        tracep->declBus(c+20872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_op_ex", false,-1, 5,0);
        tracep->declBus(c+20873,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_lat_ex", false,-1, 1,0);
        tracep->declArray(c+20874,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_operands_ex", false,-1, 95,0);
        tracep->declBus(c+20877,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_waddr_ex", false,-1, 5,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_read_regs", false,-1, 17,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_read_regs_valid", false,-1, 2,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_read_dep", false,-1);
        tracep->declBus(c+24698,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_write_regs", false,-1, 11,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_write_regs_valid", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_write_dep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE perf_apu_type", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE perf_apu_cont", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE perf_apu_dep", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE perf_apu_wb", false,-1);
        tracep->declBus(c+20878,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_waddr_ex", false,-1, 5,0);
        tracep->declBit(c+20879,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_we_ex", false,-1);
        tracep->declBus(c+20880,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_waddr_fw_wb_o", false,-1, 5,0);
        tracep->declBit(c+20881,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_we_wb", false,-1);
        tracep->declBus(c+3085,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_wdata", false,-1, 31,0);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_alu_waddr_ex", false,-1, 5,0);
        tracep->declBit(c+20883,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_alu_we_ex", false,-1);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_alu_waddr_fw", false,-1, 5,0);
        tracep->declBit(c+20884,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_alu_we_fw", false,-1);
        tracep->declBus(c+3086,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE regfile_alu_wdata_fw", false,-1, 31,0);
        tracep->declBit(c+20885,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_access_ex", false,-1);
        tracep->declBus(c+20886,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_op_ex", false,-1, 1,0);
        tracep->declBus(c+20887,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mtvec", false,-1, 23,0);
        tracep->declBus(c+24699,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE utvec", false,-1, 23,0);
        tracep->declBus(c+20888,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mtvec_mode", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE utvec_mode", false,-1, 1,0);
        tracep->declBus(c+20886,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_op", false,-1, 1,0);
        tracep->declBus(c+20889,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_addr", false,-1, 11,0);
        tracep->declBus(c+20889,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_addr_int", false,-1, 11,0);
        tracep->declBus(c+22802,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_rdata", false,-1, 31,0);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_wdata", false,-1, 31,0);
        tracep->declBus(c+24700,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE current_priv_lvl", false,-1, 1,0);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_we_ex", false,-1);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_atop_ex", false,-1, 5,0);
        tracep->declBus(c+20890,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_type_ex", false,-1, 1,0);
        tracep->declBus(c+20891,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_sign_ext_ex", false,-1, 1,0);
        tracep->declBus(c+20892,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_reg_offset_ex", false,-1, 1,0);
        tracep->declBit(c+20893,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_req_ex", false,-1);
        tracep->declBit(c+20894,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_load_event_ex", false,-1);
        tracep->declBit(c+20895,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_misaligned_ex", false,-1);
        tracep->declBit(c+20896,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE p_elw_start", false,-1);
        tracep->declBit(c+11004,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE p_elw_finish", false,-1);
        tracep->declBus(c+3085,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE lsu_rdata", false,-1, 31,0);
        tracep->declBit(c+3087,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE halt_if", false,-1);
        tracep->declBit(c+3088,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_ready", false,-1);
        tracep->declBit(c+3089,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_ready", false,-1);
        tracep->declBit(c+3090,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_valid", false,-1);
        tracep->declBit(c+3091,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_valid", false,-1);
        tracep->declBit(c+3092,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE wb_valid", false,-1);
        tracep->declBit(c+3093,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE lsu_ready_ex", false,-1);
        tracep->declBit(c+3092,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE lsu_ready_wb", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE apu_ready_wb", false,-1);
        tracep->declBit(c+20897,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_req_int", false,-1);
        tracep->declBit(c+20898,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE m_irq_enable", false,-1);
        tracep->declBit(c+20899,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE u_irq_enable", false,-1);
        tracep->declBit(c+3094,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_irq_sec", false,-1);
        tracep->declBus(c+20900,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mepc", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE uepc", false,-1, 31,0);
        tracep->declBus(c+20901,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE depc", false,-1, 31,0);
        tracep->declBus(c+20902,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mie_bypass", false,-1, 31,0);
        tracep->declBus(c+20903,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mip", false,-1, 31,0);
        tracep->declBit(c+3095,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_save_cause", false,-1);
        tracep->declBit(c+3096,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_save_if", false,-1);
        tracep->declBit(c+3097,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_save_id", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_save_ex", false,-1);
        tracep->declBus(c+3098,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_cause", false,-1, 5,0);
        tracep->declBit(c+3099,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_restore_mret_id", false,-1);
        tracep->declBit(c+3100,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_restore_uret_id", false,-1);
        tracep->declBit(c+3101,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_restore_dret_id", false,-1);
        tracep->declBit(c+3102,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_mtvec_init", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mcounteren", false,-1, 31,0);
        tracep->declBit(c+20904,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_mode", false,-1);
        tracep->declBus(c+3103,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_cause", false,-1, 2,0);
        tracep->declBit(c+3104,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_csr_save", false,-1);
        tracep->declBit(c+20905,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_single_step", false,-1);
        tracep->declBit(c+20906,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_ebreakm", false,-1);
        tracep->declBit(c+20907,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_ebreaku", false,-1);
        tracep->declBit(c+20908,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE trigger_match", false,-1);
        tracep->declBit(c+24192,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE debug_p_elw_no_sleep", false,-1);
        tracep->declQuad(c+24701,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE hwlp_start", false,-1, 63,0);
        tracep->declQuad(c+24703,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE hwlp_end", false,-1, 63,0);
        tracep->declQuad(c+24705,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE hwlp_cnt", false,-1, 63,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE hwlp_target", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE hwlp_jump", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_hwlp_regid", false,-1, 0,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_hwlp_we", false,-1, 2,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE csr_hwlp_data", false,-1, 31,0);
        tracep->declBit(c+20909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_minstret", false,-1);
        tracep->declBit(c+20910,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_load", false,-1);
        tracep->declBit(c+20911,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_store", false,-1);
        tracep->declBit(c+20912,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_jump", false,-1);
        tracep->declBit(c+20913,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_branch", false,-1);
        tracep->declBit(c+20914,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_branch_taken", false,-1);
        tracep->declBit(c+20915,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_compressed", false,-1);
        tracep->declBit(c+20916,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_jr_stall", false,-1);
        tracep->declBit(c+20917,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_imiss", false,-1);
        tracep->declBit(c+20918,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_ld_stall", false,-1);
        tracep->declBit(c+20919,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE mhpmevent_pipe_stall", false,-1);
        tracep->declBit(c+3105,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE perf_imiss", false,-1);
        tracep->declBit(c+3106,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE wake_from_sleep", false,-1);
        tracep->declArray(c+24707,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pmp_addr", false,-1, 511,0);
        tracep->declArray(c+24723,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE pmp_cfg", false,-1, 127,0);
        tracep->declBit(c+20823,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_req_pmp", false,-1);
        tracep->declBus(c+20821,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_addr_pmp", false,-1, 31,0);
        tracep->declBit(c+3073,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_gnt_pmp", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_err_pmp", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE data_err_ack", false,-1);
        tracep->declBit(c+3068,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_req_pmp", false,-1);
        tracep->declBit(c+3069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_gnt_pmp", false,-1);
        tracep->declBus(c+3066,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_addr_pmp", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE instr_err_pmp", false,-1);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE clk", false,-1);
        tracep->declBit(c+11909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE fetch_enable", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i PULP_CLUSTER", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i clk_ungated_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i rst_n", false,-1);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i clk_gated_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i scan_cg_en_i", false,-1);
        tracep->declBit(c+10592,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_sleep_o", false,-1);
        tracep->declBit(c+11838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i fetch_enable_i", false,-1);
        tracep->declBit(c+11909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i fetch_enable_o", false,-1);
        tracep->declBit(c+11003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i if_busy_i", false,-1);
        tracep->declBit(c+3084,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i ctrl_busy_i", false,-1);
        tracep->declBit(c+20844,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i lsu_busy_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i apu_busy_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i pulp_clock_en_i", false,-1);
        tracep->declBit(c+20896,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i p_elw_start_i", false,-1);
        tracep->declBit(c+11004,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i p_elw_finish_i", false,-1);
        tracep->declBit(c+24192,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i debug_p_elw_no_sleep_i", false,-1);
        tracep->declBit(c+3106,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i wake_from_sleep_i", false,-1);
        tracep->declBit(c+11909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i fetch_enable_q", false,-1);
        tracep->declBit(c+11910,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i fetch_enable_d", false,-1);
        tracep->declBit(c+11911,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_busy_q", false,-1);
        tracep->declBit(c+11005,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_busy_d", false,-1);
        tracep->declBit(c+11912,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i p_elw_busy_q", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i p_elw_busy_d", false,-1);
        tracep->declBit(c+10593,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i clock_en", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+10593,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_clock_gate_i scan_cg_en_i", false,-1);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_clock_gate_i clk_o", false,-1);
        tracep->declBit(c+3108,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE sleep_unit_i core_clock_gate_i clk_en", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i PULP_XPULP", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i PULP_OBI", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i PULP_SECURE", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i FPU", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i rst_n", false,-1);
        tracep->declBus(c+20887,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i m_trap_base_addr_i", false,-1, 23,0);
        tracep->declBus(c+24699,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i u_trap_base_addr_i", false,-1, 23,0);
        tracep->declBus(c+3082,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i trap_addr_mux_i", false,-1, 1,0);
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBus(c+24696,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i dm_exception_addr_i", false,-1, 31,0);
        tracep->declBus(c+24695,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i dm_halt_addr_i", false,-1, 31,0);
        tracep->declBit(c+20897,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i req_i", false,-1);
        tracep->declBit(c+3068,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+3066,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+3069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_err_pmp_i", false,-1);
        tracep->declBit(c+20830,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_valid_id_o", false,-1);
        tracep->declBus(c+20831,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBit(c+20832,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i is_compressed_id_o", false,-1);
        tracep->declBit(c+20833,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBus(c+20835,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+20836,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+20834,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i is_fetch_failed_o", false,-1);
        tracep->declBit(c+3076,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i clear_instr_valid_i", false,-1);
        tracep->declBit(c+3077,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i pc_set_i", false,-1);
        tracep->declBus(c+20900,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i mepc_i", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i uepc_i", false,-1, 31,0);
        tracep->declBus(c+20901,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i depc_i", false,-1, 31,0);
        tracep->declBus(c+3078,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i pc_mux_i", false,-1, 3,0);
        tracep->declBus(c+3079,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i exc_pc_mux_i", false,-1, 2,0);
        tracep->declBus(c+3080,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i m_exc_vec_pc_mux_i", false,-1, 4,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i u_exc_vec_pc_mux_i", false,-1, 4,0);
        tracep->declBit(c+3102,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBus(c+20840,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i jump_target_id_i", false,-1, 31,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i jump_target_ex_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i hwlp_jump_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i hwlp_target_i", false,-1, 31,0);
        tracep->declBit(c+3087,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i halt_if_i", false,-1);
        tracep->declBit(c+3088,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i id_ready_i", false,-1);
        tracep->declBit(c+11003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+3105,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i perf_imiss_o", false,-1);
        tracep->declBit(c+3109,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i if_valid", false,-1);
        tracep->declBit(c+3110,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i if_ready", false,-1);
        tracep->declBit(c+11003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+3111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i branch_req", false,-1);
        tracep->declBus(c+3112,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i branch_addr_n", false,-1, 31,0);
        tracep->declBit(c+3113,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+3114,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+3115,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+3116,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+3117,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i trap_base_addr", false,-1, 23,0);
        tracep->declBus(c+3118,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i exc_vec_pc_mux", false,-1, 4,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i fetch_failed", false,-1);
        tracep->declBit(c+3119,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_ready", false,-1);
        tracep->declBit(c+3120,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_valid", false,-1);
        tracep->declBit(c+3121,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i illegal_c_insn", false,-1);
        tracep->declBus(c+3122,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_aligned", false,-1, 31,0);
        tracep->declBus(c+3123,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+3124,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i instr_compressed_int", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i PULP_OBI", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i PULP_XPULP", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i rst_n", false,-1);
        tracep->declBit(c+20897,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+3111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i branch_i", false,-1);
        tracep->declBus(c+3125,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i branch_addr_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i hwlp_jump_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i hwlp_target_i", false,-1, 31,0);
        tracep->declBit(c+3114,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fetch_ready_i", false,-1);
        tracep->declBit(c+3113,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fetch_valid_o", false,-1);
        tracep->declBus(c+3115,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fetch_rdata_o", false,-1, 31,0);
        tracep->declBit(c+3068,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+3069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+3066,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instr_err_pmp_i", false,-1);
        tracep->declBit(c+11003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i FIFO_ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+3126,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i trans_valid", false,-1);
        tracep->declBit(c+20920,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i trans_ready", false,-1);
        tracep->declBus(c+3127,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i trans_addr", false,-1, 31,0);
        tracep->declBit(c+3111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_flush", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_flush_but_first", false,-1);
        tracep->declBus(c+20921,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_cnt", false,-1, 1,0);
        tracep->declBus(c+20922,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_rdata", false,-1, 31,0);
        tracep->declBit(c+3128,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_push", false,-1);
        tracep->declBit(c+3129,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_pop", false,-1);
        tracep->declBit(c+20923,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_empty", false,-1);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i resp_valid", false,-1);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i resp_rdata", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i resp_err", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i PULP_OBI", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i PULP_XPULP", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i FIFO_ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i rst_n", false,-1);
        tracep->declBit(c+20897,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i req_i", false,-1);
        tracep->declBit(c+3111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i branch_i", false,-1);
        tracep->declBus(c+3125,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i branch_addr_i", false,-1, 31,0);
        tracep->declBit(c+11003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i busy_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i hwlp_jump_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i hwlp_target_i", false,-1, 31,0);
        tracep->declBit(c+3126,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i trans_valid_o", false,-1);
        tracep->declBit(c+20920,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i trans_ready_i", false,-1);
        tracep->declBus(c+3127,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i trans_addr_o", false,-1, 31,0);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i resp_valid_i", false,-1);
        tracep->declBit(c+3114,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fetch_ready_i", false,-1);
        tracep->declBit(c+3113,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fetch_valid_o", false,-1);
        tracep->declBit(c+3128,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_push_o", false,-1);
        tracep->declBit(c+3129,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_pop_o", false,-1);
        tracep->declBit(c+3111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_flush_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_flush_but_first_o", false,-1);
        tracep->declBus(c+20921,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_cnt_i", false,-1, 1,0);
        tracep->declBit(c+20923,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_empty_i", false,-1);
        tracep->declBit(c+20924,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i state_q", false,-1);
        tracep->declBit(c+3130,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i next_state", false,-1);
        tracep->declBus(c+20925,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i cnt_q", false,-1, 1,0);
        tracep->declBus(c+11006,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i next_cnt", false,-1, 1,0);
        tracep->declBit(c+11007,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i count_up", false,-1);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i count_down", false,-1);
        tracep->declBus(c+20926,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i flush_cnt_q", false,-1, 1,0);
        tracep->declBus(c+3131,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i next_flush_cnt", false,-1, 1,0);
        tracep->declBus(c+20927,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i trans_addr_q", false,-1, 31,0);
        tracep->declBus(c+20928,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i trans_addr_incr", false,-1, 31,0);
        tracep->declBus(c+3132,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i aligned_branch_addr", false,-1, 31,0);
        tracep->declBit(c+20929,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_valid", false,-1);
        tracep->declBus(c+11008,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i fifo_cnt_masked", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i hwlp_wait_resp_flush", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i hwlp_flush_after_resp", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i hwlp_flush_cnt_delayed_q", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i hwlp_flush_resp_delayed", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i prefetch_controller_i hwlp_flush_resp", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+3111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i flush_but_first_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i testmode_i", false,-1);
        tracep->declBit(c+20930,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i full_o", false,-1);
        tracep->declBit(c+20923,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i empty_o", false,-1);
        tracep->declBus(c+20921,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i cnt_o", false,-1, 1,0);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i data_i", false,-1, 31,0);
        tracep->declBit(c+3128,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i push_i", false,-1);
        tracep->declBus(c+20922,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i data_o", false,-1, 31,0);
        tracep->declBit(c+3129,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i FIFO_DEPTH", false,-1, 31,0);
        tracep->declBit(c+3133,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i gate_clock", false,-1);
        tracep->declBus(c+3134,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+20931,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+3135,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+20932,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+3136,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+20921,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i status_cnt_q", false,-1, 1,0);
        tracep->declQuad(c+3137,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i mem_n", false,-1, 63,0);
        tracep->declQuad(c+20933,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i fifo_i mem_q", false,-1, 63,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i TRANS_STABLE", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i rst_n", false,-1);
        tracep->declBit(c+3126,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i trans_valid_i", false,-1);
        tracep->declBit(c+20920,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i trans_ready_o", false,-1);
        tracep->declBus(c+3139,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i trans_addr_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i trans_we_i", false,-1);
        tracep->declBus(c+24297,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i trans_be_i", false,-1, 3,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i trans_wdata_i", false,-1, 31,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i trans_atop_i", false,-1, 5,0);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i resp_valid_o", false,-1);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i resp_rdata_o", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i resp_err_o", false,-1);
        tracep->declBit(c+3068,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_req_o", false,-1);
        tracep->declBit(c+3069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_gnt_i", false,-1);
        tracep->declBus(c+3066,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_addr_o", false,-1, 31,0);
        tracep->declBit(c+20935,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_we_o", false,-1);
        tracep->declBus(c+20936,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_be_o", false,-1, 3,0);
        tracep->declBus(c+20937,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_wdata_o", false,-1, 31,0);
        tracep->declBus(c+20938,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_atop_o", false,-1, 5,0);
        tracep->declBus(c+3067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_rvalid_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i obi_err_i", false,-1);
        tracep->declBit(c+20939,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i state_q", false,-1);
        tracep->declBit(c+3140,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i next_state", false,-1);
        tracep->declBus(c+20940,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i gen_no_trans_stable obi_addr_q", false,-1, 31,0);
        tracep->declBit(c+20941,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i gen_no_trans_stable obi_we_q", false,-1);
        tracep->declBus(c+20942,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i gen_no_trans_stable obi_be_q", false,-1, 3,0);
        tracep->declBus(c+20943,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i gen_no_trans_stable obi_wdata_q", false,-1, 31,0);
        tracep->declBus(c+20944,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i prefetch_buffer_i instruction_obi_i gen_no_trans_stable obi_atop_q", false,-1, 5,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i rst_n", false,-1);
        tracep->declBit(c+3113,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i fetch_valid_i", false,-1);
        tracep->declBit(c+3119,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i aligner_ready_o", false,-1);
        tracep->declBit(c+3109,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i if_valid_i", false,-1);
        tracep->declBus(c+3115,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i fetch_rdata_i", false,-1, 31,0);
        tracep->declBus(c+3122,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i instr_aligned_o", false,-1, 31,0);
        tracep->declBit(c+3120,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i instr_valid_o", false,-1);
        tracep->declBus(c+3125,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i branch_addr_i", false,-1, 31,0);
        tracep->declBit(c+3111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i branch_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i hwlp_addr_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i hwlp_update_pc_i", false,-1);
        tracep->declBus(c+20835,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i pc_o", false,-1, 31,0);
        tracep->declBus(c+20945,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i state", false,-1, 2,0);
        tracep->declBus(c+3141,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i next_state", false,-1, 2,0);
        tracep->declBus(c+20946,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i r_instr_h", false,-1, 15,0);
        tracep->declBus(c+20947,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i hwlp_addr_q", false,-1, 31,0);
        tracep->declBus(c+20835,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i pc_q", false,-1, 31,0);
        tracep->declBus(c+3142,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i pc_n", false,-1, 31,0);
        tracep->declBit(c+3143,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i update_state", false,-1);
        tracep->declBus(c+20948,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i pc_plus4", false,-1, 31,0);
        tracep->declBus(c+20949,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i pc_plus2", false,-1, 31,0);
        tracep->declBit(c+20950,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i aligner_ready_q", false,-1);
        tracep->declBit(c+20951,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i aligner_i hwlp_update_pc_q", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i compressed_decoder_i FPU", false,-1, 31,0);
        tracep->declBus(c+3122,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+3123,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+3124,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+3121,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE if_stage_i compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i PULP_XPULP", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i PULP_CLUSTER", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i N_HWLP", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i N_HWLP_BITS", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i PULP_SECURE", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i USE_PMP", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i A_EXTENSION", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i APU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i PULP_ZFINX", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i APU_NARGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i APU_WOP_CPU", false,-1, 31,0);
        tracep->declBus(c+24273,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i APU_NDSFLAGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24608,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i APU_NUSFLAGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i DEBUG_TRIGGER_EN", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i clk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i clk_ungated_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i scan_cg_en_i", false,-1);
        tracep->declBit(c+11909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i fetch_enable_i", false,-1);
        tracep->declBit(c+3084,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+3083,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i is_decoding_o", false,-1);
        tracep->declBit(c+20830,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+20831,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+20897,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+20832,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i is_compressed_i", false,-1);
        tracep->declBit(c+20833,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+20842,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i branch_in_ex_o", false,-1);
        tracep->declBit(c+20843,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i branch_decision_i", false,-1);
        tracep->declBus(c+20840,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i jump_target_o", false,-1, 31,0);
        tracep->declBit(c+3076,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i clear_instr_valid_o", false,-1);
        tracep->declBit(c+3077,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i pc_set_o", false,-1);
        tracep->declBus(c+3078,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i pc_mux_o", false,-1, 3,0);
        tracep->declBus(c+3079,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i exc_pc_mux_o", false,-1, 2,0);
        tracep->declBus(c+3082,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i trap_addr_mux_o", false,-1, 1,0);
        tracep->declBit(c+20834,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i is_fetch_failed_i", false,-1);
        tracep->declBus(c+20836,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+3087,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i halt_if_o", false,-1);
        tracep->declBit(c+3088,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i id_ready_o", false,-1);
        tracep->declBit(c+3089,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ex_ready_i", false,-1);
        tracep->declBit(c+3092,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i wb_ready_i", false,-1);
        tracep->declBit(c+3090,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i id_valid_o", false,-1);
        tracep->declBit(c+3091,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ex_valid_i", false,-1);
        tracep->declBus(c+20845,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i pc_ex_o", false,-1, 31,0);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+20849,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operand_c_ex_o", false,-1, 31,0);
        tracep->declBus(c+20850,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_a_ex_o", false,-1, 4,0);
        tracep->declBus(c+20851,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_b_ex_o", false,-1, 4,0);
        tracep->declBus(c+20852,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_vec_ext_ex_o", false,-1, 1,0);
        tracep->declBus(c+20853,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_vec_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+20878,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_waddr_ex_o", false,-1, 5,0);
        tracep->declBit(c+20879,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_we_ex_o", false,-1);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_waddr_ex_o", false,-1, 5,0);
        tracep->declBit(c+20883,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_we_ex_o", false,-1);
        tracep->declBit(c+20846,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_en_ex_o", false,-1);
        tracep->declBus(c+20847,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operator_ex_o", false,-1, 6,0);
        tracep->declBit(c+20854,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_is_clpx_ex_o", false,-1);
        tracep->declBit(c+20855,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_is_subrot_ex_o", false,-1);
        tracep->declBus(c+20856,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_clpx_shift_ex_o", false,-1, 1,0);
        tracep->declBus(c+20857,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_operator_ex_o", false,-1, 2,0);
        tracep->declBus(c+20858,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+20859,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+20860,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_operand_c_ex_o", false,-1, 31,0);
        tracep->declBit(c+20861,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+20862,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_sel_subword_ex_o", false,-1);
        tracep->declBus(c+20863,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+20864,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_imm_ex_o", false,-1, 4,0);
        tracep->declBus(c+20865,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_dot_op_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+20866,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_dot_op_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+20867,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_dot_op_c_ex_o", false,-1, 31,0);
        tracep->declBus(c+20868,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_dot_signed_ex_o", false,-1, 1,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_is_clpx_ex_o", false,-1);
        tracep->declBus(c+20870,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_clpx_shift_ex_o", false,-1, 1,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_clpx_img_ex_o", false,-1);
        tracep->declBit(c+20871,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_en_ex_o", false,-1);
        tracep->declBus(c+20872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_op_ex_o", false,-1, 5,0);
        tracep->declBus(c+20873,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_lat_ex_o", false,-1, 1,0);
        tracep->declArray(c+20874,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_operands_ex_o", false,-1, 95,0);
        tracep->declBus(c+20826,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_flags_ex_o", false,-1, 14,0);
        tracep->declBus(c+20877,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_waddr_ex_o", false,-1, 5,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_read_regs_o", false,-1, 17,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_read_regs_valid_o", false,-1, 2,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_read_dep_i", false,-1);
        tracep->declBus(c+24698,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_write_regs_o", false,-1, 11,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_write_regs_valid_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_write_dep_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_perf_dep_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_busy_i", false,-1);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i frm_i", false,-1, 2,0);
        tracep->declBit(c+20885,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_access_ex_o", false,-1);
        tracep->declBus(c+20886,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_op_ex_o", false,-1, 1,0);
        tracep->declBus(c+24700,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i current_priv_lvl_i", false,-1, 1,0);
        tracep->declBit(c+3094,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_irq_sec_o", false,-1);
        tracep->declBus(c+3098,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_cause_o", false,-1, 5,0);
        tracep->declBit(c+3096,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+3097,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_save_ex_o", false,-1);
        tracep->declBit(c+3099,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+3100,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_restore_uret_id_o", false,-1);
        tracep->declBit(c+3101,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+3095,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_save_cause_o", false,-1);
        tracep->declQuad(c+24701,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_start_o", false,-1, 63,0);
        tracep->declQuad(c+24703,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_end_o", false,-1, 63,0);
        tracep->declQuad(c+24705,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_cnt_o", false,-1, 63,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_jump_o", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_target_o", false,-1, 31,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_hwlp_regid_i", false,-1, 0,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_hwlp_we_i", false,-1, 2,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_hwlp_data_i", false,-1, 31,0);
        tracep->declBit(c+20893,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_req_ex_o", false,-1);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_we_ex_o", false,-1);
        tracep->declBus(c+20890,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_type_ex_o", false,-1, 1,0);
        tracep->declBus(c+20891,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_sign_ext_ex_o", false,-1, 1,0);
        tracep->declBus(c+20892,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_reg_offset_ex_o", false,-1, 1,0);
        tracep->declBit(c+20894,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_load_event_ex_o", false,-1);
        tracep->declBit(c+20895,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_misaligned_ex_o", false,-1);
        tracep->declBit(c+20837,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i prepost_useincr_ex_o", false,-1);
        tracep->declBit(c+20838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_misaligned_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_err_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_err_ack_o", false,-1);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i atop_ex_o", false,-1, 5,0);
        tracep->declBus(c+24191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_sec_i", false,-1);
        tracep->declBus(c+20902,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mie_bypass_i", false,-1, 31,0);
        tracep->declBus(c+20903,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mip_o", false,-1, 31,0);
        tracep->declBit(c+20898,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i m_irq_enable_i", false,-1);
        tracep->declBit(c+20899,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i u_irq_enable_i", false,-1);
        tracep->declBit(c+393,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_ack_o", false,-1);
        tracep->declBus(c+392,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_id_o", false,-1, 4,0);
        tracep->declBus(c+3081,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i exc_cause_o", false,-1, 4,0);
        tracep->declBit(c+20904,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+3103,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+3104,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+15855,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+20905,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+20906,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+20907,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+20908,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i trigger_match_i", false,-1);
        tracep->declBit(c+24192,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_p_elw_no_sleep_o", false,-1);
        tracep->declBit(c+20827,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_havereset_o", false,-1);
        tracep->declBit(c+20828,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_running_o", false,-1);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_halted_o", false,-1);
        tracep->declBit(c+3106,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i wake_from_sleep_o", false,-1);
        tracep->declBus(c+20880,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_waddr_wb_i", false,-1, 5,0);
        tracep->declBit(c+20881,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_we_wb_i", false,-1);
        tracep->declBus(c+3085,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_wdata_wb_i", false,-1, 31,0);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_waddr_fw_i", false,-1, 5,0);
        tracep->declBit(c+20884,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_we_fw_i", false,-1);
        tracep->declBus(c+3086,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_wdata_fw_i", false,-1, 31,0);
        tracep->declBit(c+20839,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_multicycle_i", false,-1);
        tracep->declBit(c+20909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_minstret_o", false,-1);
        tracep->declBit(c+20910,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_load_o", false,-1);
        tracep->declBit(c+20911,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_store_o", false,-1);
        tracep->declBit(c+20912,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_jump_o", false,-1);
        tracep->declBit(c+20913,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_branch_o", false,-1);
        tracep->declBit(c+20914,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_branch_taken_o", false,-1);
        tracep->declBit(c+20915,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_compressed_o", false,-1);
        tracep->declBit(c+20916,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_jr_stall_o", false,-1);
        tracep->declBit(c+20917,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_imiss_o", false,-1);
        tracep->declBit(c+20918,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_ld_stall_o", false,-1);
        tracep->declBit(c+20919,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mhpmevent_pipe_stall_o", false,-1);
        tracep->declBit(c+3105,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i perf_imiss_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mcounteren_i", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_S1_MSB", false,-1, 31,0);
        tracep->declBus(c+24273,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_S1_LSB", false,-1, 31,0);
        tracep->declBus(c+24727,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_S2_MSB", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_S2_LSB", false,-1, 31,0);
        tracep->declBus(c+24728,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_S4_MSB", false,-1, 31,0);
        tracep->declBus(c+24404,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_S4_LSB", false,-1, 31,0);
        tracep->declBus(c+24319,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_D_MSB", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i REG_D_LSB", false,-1, 31,0);
        tracep->declBus(c+20831,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i instr", false,-1, 31,0);
        tracep->declBit(c+3144,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i deassert_we", false,-1);
        tracep->declBit(c+3145,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+20952,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ebrk_insn_dec", false,-1);
        tracep->declBit(c+20953,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+20954,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i uret_insn_dec", false,-1);
        tracep->declBit(c+3146,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+20955,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+20956,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+20957,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i fencei_insn_dec", false,-1);
        tracep->declBit(c+20958,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i rega_used_dec", false,-1);
        tracep->declBit(c+20959,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regb_used_dec", false,-1);
        tracep->declBit(c+20960,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regc_used_dec", false,-1);
        tracep->declBit(c+20961,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i branch_taken_ex", false,-1);
        tracep->declBus(c+3147,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ctrl_transfer_insn_in_id", false,-1, 1,0);
        tracep->declBus(c+20962,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ctrl_transfer_insn_in_dec", false,-1, 1,0);
        tracep->declBit(c+20838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i misaligned_stall", false,-1);
        tracep->declBit(c+20963,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i jr_stall", false,-1);
        tracep->declBit(c+3148,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i load_stall", false,-1);
        tracep->declBit(c+20964,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_apu_stall", false,-1);
        tracep->declBit(c+3149,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_mask", false,-1);
        tracep->declBit(c+3150,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i halt_id", false,-1);
        tracep->declBit(c+3087,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i halt_if", false,-1);
        tracep->declBit(c+3151,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i debug_wfi_no_sleep", false,-1);
        tracep->declBus(c+20965,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+20966,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_iz_type", false,-1, 31,0);
        tracep->declBus(c+20967,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+20968,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_sb_type", false,-1, 31,0);
        tracep->declBus(c+20969,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+20970,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_uj_type", false,-1, 31,0);
        tracep->declBus(c+20971,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_z_type", false,-1, 31,0);
        tracep->declBus(c+20972,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_s2_type", false,-1, 31,0);
        tracep->declBus(c+20973,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_bi_type", false,-1, 31,0);
        tracep->declBus(c+20974,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_s3_type", false,-1, 31,0);
        tracep->declBus(c+20975,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_vs_type", false,-1, 31,0);
        tracep->declBus(c+20976,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_vu_type", false,-1, 31,0);
        tracep->declBus(c+20977,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_shuffleb_type", false,-1, 31,0);
        tracep->declBus(c+20978,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_shuffleh_type", false,-1, 31,0);
        tracep->declBus(c+20978,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_shuffle_type", false,-1, 31,0);
        tracep->declBus(c+20979,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_clip_type", false,-1, 31,0);
        tracep->declBus(c+20980,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+3152,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_b", false,-1, 31,0);
        tracep->declBus(c+20840,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i jump_target", false,-1, 31,0);
        tracep->declBit(c+3153,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_req_ctrl", false,-1);
        tracep->declBit(c+20981,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_sec_ctrl", false,-1);
        tracep->declBit(c+24193,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_wu_ctrl", false,-1);
        tracep->declBus(c+3154,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i irq_id_ctrl", false,-1, 4,0);
        tracep->declBus(c+20982,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_addr_ra_id", false,-1, 5,0);
        tracep->declBus(c+20983,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_addr_rb_id", false,-1, 5,0);
        tracep->declBus(c+20984,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_addr_rc_id", false,-1, 5,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_fp_a", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_fp_b", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_fp_c", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_fp_d", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i fregfile_ena", false,-1);
        tracep->declBus(c+20985,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_waddr_id", false,-1, 5,0);
        tracep->declBus(c+20986,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_waddr_id", false,-1, 5,0);
        tracep->declBit(c+3155,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_we_id", false,-1);
        tracep->declBit(c+20987,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_we_dec_id", false,-1);
        tracep->declBus(c+20988,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_data_ra_id", false,-1, 31,0);
        tracep->declBus(c+20989,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_data_rb_id", false,-1, 31,0);
        tracep->declBus(c+20990,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_data_rc_id", false,-1, 31,0);
        tracep->declBit(c+3156,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_en", false,-1);
        tracep->declBus(c+3157,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operator", false,-1, 6,0);
        tracep->declBus(c+20991,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_op_a_mux_sel", false,-1, 2,0);
        tracep->declBus(c+3158,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_op_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+20992,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_op_c_mux_sel", false,-1, 1,0);
        tracep->declBus(c+20993,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regc_mux", false,-1, 1,0);
        tracep->declBus(c+20994,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_a_mux_sel", false,-1, 0,0);
        tracep->declBus(c+3159,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_b_mux_sel", false,-1, 3,0);
        tracep->declBus(c+20995,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i ctrl_transfer_target_mux_sel", false,-1, 1,0);
        tracep->declBus(c+20996,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_operator", false,-1, 2,0);
        tracep->declBit(c+3160,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_en", false,-1);
        tracep->declBit(c+3160,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_int_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_sel_subword", false,-1);
        tracep->declBus(c+20997,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_signed_mode", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_dot_en", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_dot_signed", false,-1, 1,0);
        tracep->declBus(c+24729,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i fpu_src_fmt", false,-1, 2,0);
        tracep->declBus(c+24729,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i fpu_dst_fmt", false,-1, 2,0);
        tracep->declBus(c+24730,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i fpu_int_fmt", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_en", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_op", false,-1, 5,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_lat", false,-1, 1,0);
        tracep->declArray(c+141,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_operands", false,-1, 95,0);
        tracep->declBus(c+24731,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_flags", false,-1, 14,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_waddr", false,-1, 5,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_read_regs", false,-1, 17,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_read_regs_valid", false,-1, 2,0);
        tracep->declBus(c+24698,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_write_regs", false,-1, 11,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_write_regs_valid", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i apu_stall", false,-1);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i fp_rnd_mode", false,-1, 2,0);
        tracep->declBit(c+3161,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_we_id", false,-1);
        tracep->declBit(c+20998,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i regfile_alu_waddr_mux_sel", false,-1);
        tracep->declBit(c+20999,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_we_id", false,-1);
        tracep->declBus(c+21000,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_type_id", false,-1, 1,0);
        tracep->declBus(c+21001,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_sign_ext_id", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_reg_offset_id", false,-1, 1,0);
        tracep->declBit(c+3162,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_req_id", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i data_load_event_id", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i atop_id", false,-1, 5,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_regid", false,-1, 0,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_regid_int", false,-1, 0,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_we", false,-1, 2,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_we_int", false,-1, 2,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_we_masked", false,-1, 2,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_target_mux_sel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_start_mux_sel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_cnt_mux_sel", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_target", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_start", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_start_int", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_end", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_cnt", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_cnt_int", false,-1, 31,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_dec_cnt", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i hwlp_valid", false,-1);
        tracep->declBit(c+21002,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_access", false,-1);
        tracep->declBus(c+3163,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_op", false,-1, 1,0);
        tracep->declBit(c+3164,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i csr_status", false,-1);
        tracep->declBit(c+21003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i prepost_useincr", false,-1);
        tracep->declBus(c+21004,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_a_fw_mux_sel", false,-1, 1,0);
        tracep->declBus(c+21005,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_b_fw_mux_sel", false,-1, 1,0);
        tracep->declBus(c+21006,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_c_fw_mux_sel", false,-1, 1,0);
        tracep->declBus(c+3165,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_a_fw_id", false,-1, 31,0);
        tracep->declBus(c+3166,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_b_fw_id", false,-1, 31,0);
        tracep->declBus(c+3167,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_c_fw_id", false,-1, 31,0);
        tracep->declBus(c+3168,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_b", false,-1, 31,0);
        tracep->declBus(c+3169,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_b_vec", false,-1, 31,0);
        tracep->declBus(c+3170,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_c", false,-1, 31,0);
        tracep->declBus(c+3171,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i operand_c_vec", false,-1, 31,0);
        tracep->declBus(c+3172,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+3168,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBus(c+3170,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_operand_c", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_a_mux", false,-1, 0,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_b_mux", false,-1, 1,0);
        tracep->declBit(c+24278,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_bmask_a_mux_sel", false,-1);
        tracep->declBit(c+24278,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_bmask_b_mux_sel", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_imm_mux", false,-1, 0,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_a_id_imm", false,-1, 4,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_b_id_imm", false,-1, 4,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_a_id", false,-1, 4,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i bmask_b_id", false,-1, 4,0);
        tracep->declBus(c+21007,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i imm_vec_ext_id", false,-1, 1,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mult_imm_id", false,-1, 4,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i alu_vec_mode", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i scalar_replication", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i scalar_replication_c", false,-1);
        tracep->declBit(c+21008,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_ex_is_reg_a_id", false,-1);
        tracep->declBit(c+21009,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_ex_is_reg_b_id", false,-1);
        tracep->declBit(c+21010,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_ex_is_reg_c_id", false,-1);
        tracep->declBit(c+21011,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_wb_is_reg_a_id", false,-1);
        tracep->declBit(c+21012,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_wb_is_reg_b_id", false,-1);
        tracep->declBit(c+21013,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_wb_is_reg_c_id", false,-1);
        tracep->declBit(c+21014,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_alu_is_reg_a_id", false,-1);
        tracep->declBit(c+21015,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_alu_is_reg_b_id", false,-1);
        tracep->declBit(c+21016,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i reg_d_alu_is_reg_c_id", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i is_clpx", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i is_subrot", false,-1);
        tracep->declBit(c+21017,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i mret_dec", false,-1);
        tracep->declBit(c+21018,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i uret_dec", false,-1);
        tracep->declBit(c+21019,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i dret_dec", false,-1);
        tracep->declBit(c+21020,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i id_valid_q", false,-1);
        tracep->declBit(c+3173,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i minstret", false,-1);
        tracep->declBit(c+21021,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i perf_pipeline_stall", false,-1);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i PULP_ZFINX", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i scan_cg_en_i", false,-1);
        tracep->declBus(c+20982,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i raddr_a_i", false,-1, 5,0);
        tracep->declBus(c+20988,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+20983,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i raddr_b_i", false,-1, 5,0);
        tracep->declBus(c+20989,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+20984,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i raddr_c_i", false,-1, 5,0);
        tracep->declBus(c+20990,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i rdata_c_o", false,-1, 31,0);
        tracep->declBus(c+20880,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i waddr_a_i", false,-1, 5,0);
        tracep->declBus(c+3085,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+20881,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i we_a_i", false,-1);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i waddr_b_i", false,-1, 5,0);
        tracep->declBus(c+3086,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i wdata_b_i", false,-1, 31,0);
        tracep->declBit(c+20884,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i we_b_i", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i NUM_FP_WORDS", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i NUM_TOT_WORDS", false,-1, 31,0);
        tracep->declArray(c+21022,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i mem", false,-1, 1023,0);
        tracep->declArray(c+24732,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i mem_fp", false,-1, 1023,0);
        tracep->declBus(c+20880,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i waddr_a", false,-1, 5,0);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i waddr_b", false,-1, 5,0);
        tracep->declBus(c+21054,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i we_a_dec", false,-1, 31,0);
        tracep->declBus(c+21055,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i register_file_i we_b_dec", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i PULP_XPULP", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i PULP_CLUSTER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i A_EXTENSION", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i PULP_SECURE", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i USE_PMP", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i APU_WOP_CPU", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i DEBUG_TRIGGER_EN", false,-1, 31,0);
        tracep->declBit(c+3144,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i deassert_we_i", false,-1);
        tracep->declBit(c+3145,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+20952,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+20953,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+20954,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i uret_insn_o", false,-1);
        tracep->declBit(c+3146,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+21017,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mret_dec_o", false,-1);
        tracep->declBit(c+21018,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i uret_dec_o", false,-1);
        tracep->declBit(c+21019,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i dret_dec_o", false,-1);
        tracep->declBit(c+20955,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+20956,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i wfi_o", false,-1);
        tracep->declBit(c+20957,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fencei_insn_o", false,-1);
        tracep->declBit(c+20958,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i rega_used_o", false,-1);
        tracep->declBit(c+20959,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regb_used_o", false,-1);
        tracep->declBit(c+20960,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regc_used_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i reg_fp_a_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i reg_fp_b_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i reg_fp_c_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i reg_fp_d_o", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i bmask_a_mux_o", false,-1, 0,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i bmask_b_mux_o", false,-1, 1,0);
        tracep->declBit(c+24278,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_bmask_a_mux_sel_o", false,-1);
        tracep->declBit(c+24278,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_bmask_b_mux_sel_o", false,-1);
        tracep->declBus(c+20831,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+20833,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+3156,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_en_o", false,-1);
        tracep->declBus(c+3157,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_operator_o", false,-1, 6,0);
        tracep->declBus(c+20991,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+3158,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+20992,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_op_c_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_vec_mode_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i scalar_replication_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i scalar_replication_c_o", false,-1);
        tracep->declBus(c+20994,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i imm_a_mux_sel_o", false,-1, 0,0);
        tracep->declBus(c+3159,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 3,0);
        tracep->declBus(c+20993,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regc_mux_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i is_clpx_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i is_subrot_o", false,-1);
        tracep->declBus(c+20996,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_operator_o", false,-1, 2,0);
        tracep->declBit(c+3160,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_int_en_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_dot_en_o", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_imm_mux_o", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_sel_subword_o", false,-1);
        tracep->declBus(c+20997,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_signed_mode_o", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_dot_signed_o", false,-1, 1,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i frm_i", false,-1, 2,0);
        tracep->declBus(c+24729,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fpu_dst_fmt_o", false,-1, 2,0);
        tracep->declBus(c+24729,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fpu_src_fmt_o", false,-1, 2,0);
        tracep->declBus(c+24730,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fpu_int_fmt_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i apu_en_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i apu_op_o", false,-1, 5,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i apu_lat_o", false,-1, 1,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fp_rnd_mode_o", false,-1, 2,0);
        tracep->declBit(c+3161,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regfile_mem_we_o", false,-1);
        tracep->declBit(c+3155,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regfile_alu_we_o", false,-1);
        tracep->declBit(c+20987,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regfile_alu_we_dec_o", false,-1);
        tracep->declBit(c+20998,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regfile_alu_waddr_sel_o", false,-1);
        tracep->declBit(c+21002,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBit(c+3164,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i csr_status_o", false,-1);
        tracep->declBus(c+3163,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBus(c+24700,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i current_priv_lvl_i", false,-1, 1,0);
        tracep->declBit(c+3162,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+20999,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBit(c+21003,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i prepost_useincr_o", false,-1);
        tracep->declBus(c+21000,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBus(c+21001,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i data_sign_extension_o", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i data_reg_offset_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i data_load_event_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i atop_o", false,-1, 5,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i hwlp_we_o", false,-1, 2,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i hwlp_target_mux_sel_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i hwlp_start_mux_sel_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i hwlp_cnt_mux_sel_o", false,-1);
        tracep->declBit(c+20904,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i debug_mode_i", false,-1);
        tracep->declBit(c+3151,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i debug_wfi_no_sleep_i", false,-1);
        tracep->declBus(c+20962,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i ctrl_transfer_insn_in_dec_o", false,-1, 1,0);
        tracep->declBus(c+3147,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i ctrl_transfer_insn_in_id_o", false,-1, 1,0);
        tracep->declBus(c+20995,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i ctrl_transfer_target_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mcounteren_i", false,-1, 31,0);
        tracep->declBit(c+21056,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regfile_mem_we", false,-1);
        tracep->declBit(c+20987,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i regfile_alu_we", false,-1);
        tracep->declBit(c+21057,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i data_req", false,-1);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i hwlp_we", false,-1, 2,0);
        tracep->declBit(c+3174,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBus(c+20962,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i ctrl_transfer_insn", false,-1, 1,0);
        tracep->declBus(c+3175,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBit(c+21058,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i alu_en", false,-1);
        tracep->declBit(c+21059,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_int_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i mult_dot_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i apu_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i check_fprm", false,-1);
        tracep->declBus(c+24764,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fpu_op", false,-1, 3,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fpu_op_mod", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fpu_vec_op", false,-1);
        tracep->declBus(c+24765,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i decoder_i fp_op_group", false,-1, 1,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i PULP_CLUSTER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i PULP_XPULP", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i clk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i clk_ungated_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i rst_n", false,-1);
        tracep->declBit(c+11909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i fetch_enable_i", false,-1);
        tracep->declBit(c+3084,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+3083,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i is_decoding_o", false,-1);
        tracep->declBit(c+20834,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i is_fetch_failed_i", false,-1);
        tracep->declBit(c+3144,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i deassert_we_o", false,-1);
        tracep->declBit(c+3145,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+20955,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+20953,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+20954,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i uret_insn_i", false,-1);
        tracep->declBit(c+3146,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+21017,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i mret_dec_i", false,-1);
        tracep->declBit(c+21018,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i uret_dec_i", false,-1);
        tracep->declBit(c+21019,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i dret_dec_i", false,-1);
        tracep->declBit(c+20956,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i wfi_i", false,-1);
        tracep->declBit(c+20952,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+20957,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i fencei_insn_i", false,-1);
        tracep->declBit(c+3164,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_status_i", false,-1);
        tracep->declBit(c+3149,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_mask_o", false,-1);
        tracep->declBit(c+20830,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBit(c+20897,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+3077,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBus(c+3078,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i pc_mux_o", false,-1, 3,0);
        tracep->declBus(c+3079,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i exc_pc_mux_o", false,-1, 2,0);
        tracep->declBus(c+3082,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i trap_addr_mux_o", false,-1, 1,0);
        tracep->declBus(c+20836,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+20832,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i is_compressed_i", false,-1);
        tracep->declQuad(c+24701,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_start_addr_i", false,-1, 63,0);
        tracep->declQuad(c+24703,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end_addr_i", false,-1, 63,0);
        tracep->declQuad(c+24705,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_counter_i", false,-1, 63,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_dec_cnt_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_jump_o", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_targ_addr_o", false,-1, 31,0);
        tracep->declBit(c+20893,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i data_req_ex_i", false,-1);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i data_we_ex_i", false,-1);
        tracep->declBit(c+20838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i data_misaligned_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i data_load_event_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i data_err_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i data_err_ack_o", false,-1);
        tracep->declBit(c+20839,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i mult_multicycle_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i apu_en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i apu_read_dep_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i apu_write_dep_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i apu_stall_o", false,-1);
        tracep->declBit(c+20961,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i branch_taken_ex_i", false,-1);
        tracep->declBus(c+3147,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ctrl_transfer_insn_in_id_i", false,-1, 1,0);
        tracep->declBus(c+20962,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ctrl_transfer_insn_in_dec_i", false,-1, 1,0);
        tracep->declBit(c+3153,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i irq_req_ctrl_i", false,-1);
        tracep->declBit(c+20981,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i irq_sec_ctrl_i", false,-1);
        tracep->declBus(c+3154,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i irq_id_ctrl_i", false,-1, 4,0);
        tracep->declBit(c+24193,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i irq_wu_ctrl_i", false,-1);
        tracep->declBus(c+24700,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i current_priv_lvl_i", false,-1, 1,0);
        tracep->declBit(c+393,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i irq_ack_o", false,-1);
        tracep->declBus(c+392,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i irq_id_o", false,-1, 4,0);
        tracep->declBus(c+3081,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i exc_cause_o", false,-1, 4,0);
        tracep->declBit(c+20904,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBus(c+3103,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+3104,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+15855,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBit(c+20905,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+20906,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+20907,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+20908,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+24192,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_p_elw_no_sleep_o", false,-1);
        tracep->declBit(c+3151,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_wfi_no_sleep_o", false,-1);
        tracep->declBit(c+20827,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_havereset_o", false,-1);
        tracep->declBit(c+20828,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_running_o", false,-1);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_halted_o", false,-1);
        tracep->declBit(c+3106,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i wake_from_sleep_o", false,-1);
        tracep->declBit(c+3096,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+3097,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_save_ex_o", false,-1);
        tracep->declBus(c+3098,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_cause_o", false,-1, 5,0);
        tracep->declBit(c+3094,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_irq_sec_o", false,-1);
        tracep->declBit(c+3099,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+3100,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_restore_uret_id_o", false,-1);
        tracep->declBit(c+3101,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+3095,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBit(c+20987,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i regfile_we_id_i", false,-1);
        tracep->declBus(c+20986,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i regfile_alu_waddr_id_i", false,-1, 5,0);
        tracep->declBit(c+20879,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i regfile_we_ex_i", false,-1);
        tracep->declBus(c+20878,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i regfile_waddr_ex_i", false,-1, 5,0);
        tracep->declBit(c+20881,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i regfile_we_wb_i", false,-1);
        tracep->declBit(c+20884,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i regfile_alu_we_fw_i", false,-1);
        tracep->declBus(c+21004,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i operand_a_fw_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+21005,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i operand_b_fw_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+21006,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i operand_c_fw_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+21008,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_ex_is_reg_a_i", false,-1);
        tracep->declBit(c+21009,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_ex_is_reg_b_i", false,-1);
        tracep->declBit(c+21010,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_ex_is_reg_c_i", false,-1);
        tracep->declBit(c+21011,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_wb_is_reg_a_i", false,-1);
        tracep->declBit(c+21012,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_wb_is_reg_b_i", false,-1);
        tracep->declBit(c+21013,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_wb_is_reg_c_i", false,-1);
        tracep->declBit(c+21014,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_alu_is_reg_a_i", false,-1);
        tracep->declBit(c+21015,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_alu_is_reg_b_i", false,-1);
        tracep->declBit(c+21016,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i reg_d_alu_is_reg_c_i", false,-1);
        tracep->declBit(c+3087,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i halt_if_o", false,-1);
        tracep->declBit(c+3150,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i halt_id_o", false,-1);
        tracep->declBit(c+20838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i misaligned_stall_o", false,-1);
        tracep->declBit(c+20963,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i jr_stall_o", false,-1);
        tracep->declBit(c+3148,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i load_stall_o", false,-1);
        tracep->declBit(c+3088,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i id_ready_i", false,-1);
        tracep->declBit(c+3090,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i id_valid_i", false,-1);
        tracep->declBit(c+3091,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ex_valid_i", false,-1);
        tracep->declBit(c+3092,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i wb_ready_i", false,-1);
        tracep->declBit(c+21021,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i perf_pipeline_stall_o", false,-1);
        tracep->declBus(c+21060,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ctrl_fsm_cs", false,-1, 4,0);
        tracep->declBus(c+3176,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ctrl_fsm_ns", false,-1, 4,0);
        tracep->declBus(c+21061,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+3177,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_fsm_ns", false,-1, 2,0);
        tracep->declBit(c+3178,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i jump_done", false,-1);
        tracep->declBit(c+21062,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i jump_done_q", false,-1);
        tracep->declBit(c+3179,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i jump_in_dec", false,-1);
        tracep->declBit(c+21063,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i branch_in_id_dec", false,-1);
        tracep->declBit(c+3180,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i branch_in_id", false,-1);
        tracep->declBit(c+21064,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i data_err_q", false,-1);
        tracep->declBit(c+20904,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+3181,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_mode_n", false,-1);
        tracep->declBit(c+3182,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i ebrk_force_debug_mode", false,-1);
        tracep->declBit(c+3183,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i is_hwlp_illegal", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i is_hwlp_body", false,-1);
        tracep->declBit(c+21065,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+3184,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i illegal_insn_n", false,-1);
        tracep->declBit(c+21066,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_req_entry_q", false,-1);
        tracep->declBit(c+3185,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_req_entry_n", false,-1);
        tracep->declBit(c+21067,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_force_wakeup_q", false,-1);
        tracep->declBit(c+3186,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_force_wakeup_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end0_eq_pc", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end1_eq_pc", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_counter0_gt_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_counter1_gt_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end0_eq_pc_plus4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end1_eq_pc_plus4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_start0_leq_pc", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_start1_leq_pc", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end0_geq_pc", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end1_geq_pc", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end_4_id_d", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i hwlp_end_4_id_q", false,-1);
        tracep->declBit(c+11913,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_req_q", false,-1);
        tracep->declBit(c+24194,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i debug_req_pending", false,-1);
        tracep->declBit(c+3187,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i controller_i wfi_active", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i PULP_SECURE", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i rst_n", false,-1);
        tracep->declBus(c+24191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_sec_i", false,-1);
        tracep->declBit(c+3153,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_req_ctrl_o", false,-1);
        tracep->declBit(c+20981,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_sec_ctrl_o", false,-1);
        tracep->declBus(c+3154,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_id_ctrl_o", false,-1, 4,0);
        tracep->declBit(c+24193,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_wu_ctrl_o", false,-1);
        tracep->declBus(c+20902,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i mie_bypass_i", false,-1, 31,0);
        tracep->declBus(c+20903,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i mip_o", false,-1, 31,0);
        tracep->declBit(c+20898,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i m_ie_i", false,-1);
        tracep->declBit(c+20899,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i u_ie_i", false,-1);
        tracep->declBus(c+24700,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i current_priv_lvl_i", false,-1, 1,0);
        tracep->declBit(c+20898,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i global_irq_enable", false,-1);
        tracep->declBus(c+3188,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_local_qual", false,-1, 31,0);
        tracep->declBus(c+20903,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_q", false,-1, 31,0);
        tracep->declBit(c+20981,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE id_stage_i int_controller_i irq_sec_q", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i FPU", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i APU_NARGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i APU_WOP_CPU", false,-1, 31,0);
        tracep->declBus(c+24273,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i APU_NDSFLAGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24608,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i APU_NUSFLAGS_CPU", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i rst_n", false,-1);
        tracep->declBus(c+20847,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_operator_i", false,-1, 6,0);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+20849,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_operand_c_i", false,-1, 31,0);
        tracep->declBit(c+20846,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_en_i", false,-1);
        tracep->declBus(c+20850,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i bmask_a_i", false,-1, 4,0);
        tracep->declBus(c+20851,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i bmask_b_i", false,-1, 4,0);
        tracep->declBus(c+20852,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i imm_vec_ext_i", false,-1, 1,0);
        tracep->declBus(c+20853,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_vec_mode_i", false,-1, 1,0);
        tracep->declBit(c+20854,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_is_clpx_i", false,-1);
        tracep->declBit(c+20855,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_is_subrot_i", false,-1);
        tracep->declBus(c+20856,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_clpx_shift_i", false,-1, 1,0);
        tracep->declBus(c+20857,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_operator_i", false,-1, 2,0);
        tracep->declBus(c+20858,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+20859,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_operand_b_i", false,-1, 31,0);
        tracep->declBus(c+20860,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_operand_c_i", false,-1, 31,0);
        tracep->declBit(c+20861,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_en_i", false,-1);
        tracep->declBit(c+20862,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_sel_subword_i", false,-1);
        tracep->declBus(c+20863,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+20864,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_imm_i", false,-1, 4,0);
        tracep->declBus(c+20865,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_dot_op_a_i", false,-1, 31,0);
        tracep->declBus(c+20866,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_dot_op_b_i", false,-1, 31,0);
        tracep->declBus(c+20867,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_dot_op_c_i", false,-1, 31,0);
        tracep->declBus(c+20868,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_dot_signed_i", false,-1, 1,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_is_clpx_i", false,-1);
        tracep->declBus(c+20870,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_clpx_shift_i", false,-1, 1,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_clpx_img_i", false,-1);
        tracep->declBit(c+20839,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_multicycle_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i fpu_fflags_we_o", false,-1);
        tracep->declBit(c+20871,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_en_i", false,-1);
        tracep->declBus(c+20872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_op_i", false,-1, 5,0);
        tracep->declBus(c+20873,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_lat_i", false,-1, 1,0);
        tracep->declArray(c+20874,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_operands_i", false,-1, 95,0);
        tracep->declBus(c+20877,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_waddr_i", false,-1, 5,0);
        tracep->declBus(c+20826,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_flags_i", false,-1, 14,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_read_regs_i", false,-1, 17,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_read_regs_valid_i", false,-1, 2,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_read_dep_o", false,-1);
        tracep->declBus(c+24698,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_write_regs_i", false,-1, 11,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_write_regs_valid_i", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_write_dep_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_perf_type_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_perf_cont_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_perf_wb_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_busy_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_ready_wb_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_req_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_gnt_i", false,-1);
        tracep->declArray(c+138,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_operands_o", false,-1, 95,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_op_o", false,-1, 5,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_rvalid_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_result_i", false,-1, 31,0);
        tracep->declBit(c+20893,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i lsu_en_i", false,-1);
        tracep->declBus(c+3085,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i lsu_rdata_i", false,-1, 31,0);
        tracep->declBit(c+20842,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i branch_in_ex_i", false,-1);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_alu_waddr_i", false,-1, 5,0);
        tracep->declBit(c+20883,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_alu_we_i", false,-1);
        tracep->declBit(c+20879,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_we_i", false,-1);
        tracep->declBus(c+20878,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_waddr_i", false,-1, 5,0);
        tracep->declBit(c+20885,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i csr_access_i", false,-1);
        tracep->declBus(c+22802,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+20880,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_waddr_wb_o", false,-1, 5,0);
        tracep->declBit(c+20881,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_we_wb_o", false,-1);
        tracep->declBus(c+3085,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_wdata_wb_o", false,-1, 31,0);
        tracep->declBus(c+20882,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_alu_waddr_fw_o", false,-1, 5,0);
        tracep->declBit(c+20884,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_alu_we_fw_o", false,-1);
        tracep->declBus(c+3086,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_alu_wdata_fw_o", false,-1, 31,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i jump_target_o", false,-1, 31,0);
        tracep->declBit(c+20843,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i branch_decision_o", false,-1);
        tracep->declBit(c+3083,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i is_decoding_i", false,-1);
        tracep->declBit(c+3093,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i lsu_ready_ex_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i lsu_err_i", false,-1);
        tracep->declBit(c+3089,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i ex_ready_o", false,-1);
        tracep->declBit(c+3091,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i ex_valid_o", false,-1);
        tracep->declBit(c+3092,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i wb_ready_i", false,-1);
        tracep->declBus(c+3189,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_result", false,-1, 31,0);
        tracep->declBus(c+3190,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_result", false,-1, 31,0);
        tracep->declBit(c+20843,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_cmp_result", false,-1);
        tracep->declBit(c+21068,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_we_lsu", false,-1);
        tracep->declBus(c+20880,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i regfile_waddr_lsu", false,-1, 5,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i wb_contention", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i wb_contention_lsu", false,-1);
        tracep->declBit(c+3191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_ready", false,-1);
        tracep->declBit(c+21069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_ready", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_valid", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_waddr", false,-1, 5,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_result", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_stall", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_active", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_singlecycle", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_multicycle", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_req", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i apu_gnt", false,-1);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i rst_n", false,-1);
        tracep->declBit(c+20846,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i enable_i", false,-1);
        tracep->declBus(c+20847,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operator_i", false,-1, 6,0);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+20849,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_c_i", false,-1, 31,0);
        tracep->declBus(c+20853,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i vector_mode_i", false,-1, 1,0);
        tracep->declBus(c+20850,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bmask_a_i", false,-1, 4,0);
        tracep->declBus(c+20851,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bmask_b_i", false,-1, 4,0);
        tracep->declBus(c+20852,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i imm_vec_ext_i", false,-1, 1,0);
        tracep->declBit(c+20854,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i is_clpx_i", false,-1);
        tracep->declBit(c+20855,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i is_subrot_i", false,-1);
        tracep->declBus(c+20856,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i clpx_shift_i", false,-1, 1,0);
        tracep->declBus(c+3189,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+20843,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+3191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ready_o", false,-1);
        tracep->declBit(c+3089,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ex_ready_i", false,-1);
        tracep->declBus(c+21070,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declBus(c+21071,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_a_neg", false,-1, 31,0);
        tracep->declBus(c+21072,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_a_neg_rev", false,-1, 31,0);
        tracep->declBus(c+21073,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_b_neg", false,-1, 31,0);
        tracep->declBus(c+3192,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i div_shift", false,-1, 5,0);
        tracep->declBit(c+21074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i div_valid", false,-1);
        tracep->declBus(c+21075,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bmask", false,-1, 31,0);
        tracep->declBit(c+21076,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_op_b_negate", false,-1);
        tracep->declBus(c+21077,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_op_a", false,-1, 31,0);
        tracep->declBus(c+21078,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_op_b", false,-1, 31,0);
        tracep->declQuad(c+21079,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_in_a", false,-1, 35,0);
        tracep->declQuad(c+21081,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_in_b", false,-1, 35,0);
        tracep->declBus(c+21083,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_result", false,-1, 31,0);
        tracep->declQuad(c+21084,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_result_expanded", false,-1, 36,0);
        tracep->declBus(c+21086,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_round_value", false,-1, 31,0);
        tracep->declBus(c+21087,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i adder_round_result", false,-1, 31,0);
        tracep->declBit(c+21088,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_left", false,-1);
        tracep->declBit(c+21089,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_use_round", false,-1);
        tracep->declBit(c+21090,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_arithmetic", false,-1);
        tracep->declBus(c+3193,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_amt_left", false,-1, 31,0);
        tracep->declBus(c+3194,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_amt", false,-1, 31,0);
        tracep->declBus(c+3195,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_amt_int", false,-1, 31,0);
        tracep->declBus(c+21091,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_amt_norm", false,-1, 31,0);
        tracep->declBus(c+21092,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_op_a", false,-1, 31,0);
        tracep->declBus(c+3196,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+3197,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_right_result", false,-1, 31,0);
        tracep->declBus(c+3198,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_left_result", false,-1, 31,0);
        tracep->declBus(c+21093,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i clpx_shift_ex", false,-1, 15,0);
        tracep->declQuad(c+21094,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shift_op_a_32", false,-1, 63,0);
        tracep->declBus(c+21096,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i is_equal", false,-1, 3,0);
        tracep->declBus(c+21097,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i is_greater", false,-1, 3,0);
        tracep->declBus(c+21098,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i cmp_signed", false,-1, 3,0);
        tracep->declBus(c+21099,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i is_equal_vec", false,-1, 3,0);
        tracep->declBus(c+21100,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i is_greater_vec", false,-1, 3,0);
        tracep->declBus(c+21101,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i operand_b_eq", false,-1, 31,0);
        tracep->declBit(c+21102,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i is_equal_clip", false,-1);
        tracep->declBus(c+21103,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i cmp_result", false,-1, 3,0);
        tracep->declBus(c+21104,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i result_minmax", false,-1, 31,0);
        tracep->declBus(c+21105,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i sel_minmax", false,-1, 3,0);
        tracep->declBit(c+21106,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i do_min", false,-1);
        tracep->declBus(c+21107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i minmax_b", false,-1, 31,0);
        tracep->declBus(c+21108,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i clip_result", false,-1, 31,0);
        tracep->declBus(c+21109,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_byte_sel", false,-1, 7,0);
        tracep->declBus(c+21110,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_reg_sel", false,-1, 3,0);
        tracep->declBus(c+21111,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_reg1_sel", false,-1, 1,0);
        tracep->declBus(c+21112,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_reg0_sel", false,-1, 1,0);
        tracep->declBus(c+21113,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_through", false,-1, 3,0);
        tracep->declBus(c+21114,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_r1", false,-1, 31,0);
        tracep->declBus(c+21115,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_r0", false,-1, 31,0);
        tracep->declBus(c+21116,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_r1_in", false,-1, 31,0);
        tracep->declBus(c+21117,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_r0_in", false,-1, 31,0);
        tracep->declBus(c+21118,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+21119,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+21120,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_input", false,-1, 31,0);
        tracep->declBus(c+21121,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i cnt_result", false,-1, 5,0);
        tracep->declBus(c+11009,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i clb_result", false,-1, 5,0);
        tracep->declBus(c+11010,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff1_result", false,-1, 4,0);
        tracep->declBit(c+11011,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_no_one", false,-1);
        tracep->declBus(c+11012,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i fl1_result", false,-1, 4,0);
        tracep->declBus(c+3199,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bitop_result", false,-1, 5,0);
        tracep->declBit(c+21122,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i extract_is_signed", false,-1);
        tracep->declBit(c+11013,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i extract_sign", false,-1);
        tracep->declBus(c+21123,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bmask_first", false,-1, 31,0);
        tracep->declBus(c+21124,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bmask_inv", false,-1, 31,0);
        tracep->declBus(c+11014,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bextins_and", false,-1, 31,0);
        tracep->declBus(c+3200,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bextins_result", false,-1, 31,0);
        tracep->declBus(c+21125,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bclr_result", false,-1, 31,0);
        tracep->declBus(c+21126,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i bset_result", false,-1, 31,0);
        tracep->declBus(c+3201,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i radix_2_rev", false,-1, 31,0);
        tracep->declBus(c+3202,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i radix_4_rev", false,-1, 31,0);
        tracep->declBus(c+3203,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i radix_8_rev", false,-1, 31,0);
        tracep->declBus(c+11015,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i reverse_result", false,-1, 31,0);
        tracep->declBus(c+21127,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i radix_mux_sel", false,-1, 1,0);
        tracep->declBus(c+21128,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i result_div", false,-1, 31,0);
        tracep->declBit(c+3191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i div_ready", false,-1);
        tracep->declBit(c+21129,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i div_signed", false,-1);
        tracep->declBit(c+21130,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i div_op_a_signed", false,-1);
        tracep->declBus(c+11016,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i div_shift_int", false,-1, 5,0);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i popcnt_i in_i", false,-1, 31,0);
        tracep->declBus(c+21121,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i popcnt_i result_o", false,-1, 5,0);
        tracep->declBus(c+21131,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i popcnt_i cnt_l1", false,-1, 31,0);
        tracep->declBus(c+21132,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i popcnt_i cnt_l2", false,-1, 23,0);
        tracep->declBus(c+21133,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i popcnt_i cnt_l3", false,-1, 15,0);
        tracep->declBus(c+21134,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i popcnt_i cnt_l4", false,-1, 9,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i LEN", false,-1, 31,0);
        tracep->declBus(c+21120,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i in_i", false,-1, 31,0);
        tracep->declBus(c+11010,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i first_one_o", false,-1, 4,0);
        tracep->declBit(c+11011,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i no_ones_o", false,-1);
        tracep->declBus(c+24608,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i NUM_LEVELS", false,-1, 31,0);
        tracep->declArray(c+144,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i index_lut", false,-1, 159,0);
        tracep->declBus(c+11017,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i sel_nodes", false,-1, 31,0);
        tracep->declArray(c+11018,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i ff_one_i index_nodes", false,-1, 159,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i C_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i C_LOG_WIDTH", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i Clk_CI", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i Rst_RBI", false,-1);
        tracep->declBus(c+20849,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OpA_DI", false,-1, 31,0);
        tracep->declBus(c+3198,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OpB_DI", false,-1, 31,0);
        tracep->declBus(c+3192,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OpBShift_DI", false,-1, 5,0);
        tracep->declBit(c+21135,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OpBIsZero_SI", false,-1);
        tracep->declBit(c+21130,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OpBSign_SI", false,-1);
        tracep->declBus(c+21136,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OpCode_SI", false,-1, 1,0);
        tracep->declBit(c+21074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i InVld_SI", false,-1);
        tracep->declBit(c+3089,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OutRdy_SI", false,-1);
        tracep->declBit(c+3191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OutVld_SO", false,-1);
        tracep->declBus(c+21128,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i Res_DO", false,-1, 31,0);
        tracep->declBus(c+21137,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ResReg_DP", false,-1, 31,0);
        tracep->declBus(c+11023,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ResReg_DN", false,-1, 31,0);
        tracep->declBus(c+21138,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ResReg_DP_rev", false,-1, 31,0);
        tracep->declBus(c+21139,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i AReg_DP", false,-1, 31,0);
        tracep->declBus(c+11024,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i AReg_DN", false,-1, 31,0);
        tracep->declBus(c+21140,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i BReg_DP", false,-1, 31,0);
        tracep->declBus(c+11025,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i BReg_DN", false,-1, 31,0);
        tracep->declBit(c+11026,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i RemSel_SN", false,-1);
        tracep->declBit(c+21141,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i RemSel_SP", false,-1);
        tracep->declBit(c+11027,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i CompInv_SN", false,-1);
        tracep->declBit(c+21142,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i CompInv_SP", false,-1);
        tracep->declBit(c+11028,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ResInv_SN", false,-1);
        tracep->declBit(c+21143,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ResInv_SP", false,-1);
        tracep->declBus(c+3204,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i AddMux_D", false,-1, 31,0);
        tracep->declBus(c+11029,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i AddOut_D", false,-1, 31,0);
        tracep->declBus(c+3205,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i AddTmp_D", false,-1, 31,0);
        tracep->declBus(c+11030,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i BMux_D", false,-1, 31,0);
        tracep->declBus(c+21144,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i OutMux_D", false,-1, 31,0);
        tracep->declBus(c+21145,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i Cnt_DP", false,-1, 5,0);
        tracep->declBus(c+11031,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i Cnt_DN", false,-1, 5,0);
        tracep->declBit(c+21146,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i CntZero_S", false,-1);
        tracep->declBit(c+3206,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ARegEn_S", false,-1);
        tracep->declBit(c+3207,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i BRegEn_S", false,-1);
        tracep->declBit(c+3208,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ResRegEn_S", false,-1);
        tracep->declBit(c+21147,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i ABComp_S", false,-1);
        tracep->declBit(c+11032,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i PmSel_S", false,-1);
        tracep->declBit(c+3209,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i LoadEn_S", false,-1);
        tracep->declBus(c+3210,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i State_SN", false,-1, 1,0);
        tracep->declBus(c+21148,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i alu_i alu_div_i State_SP", false,-1, 1,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i rst_n", false,-1);
        tracep->declBit(c+20861,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i enable_i", false,-1);
        tracep->declBus(c+20857,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i operator_i", false,-1, 2,0);
        tracep->declBit(c+20862,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_subword_i", false,-1);
        tracep->declBus(c+20863,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_signed_i", false,-1, 1,0);
        tracep->declBus(c+20858,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+20859,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i op_b_i", false,-1, 31,0);
        tracep->declBus(c+20860,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i op_c_i", false,-1, 31,0);
        tracep->declBus(c+20864,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i imm_i", false,-1, 4,0);
        tracep->declBus(c+20868,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_signed_i", false,-1, 1,0);
        tracep->declBus(c+20865,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_op_a_i", false,-1, 31,0);
        tracep->declBus(c+20866,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_op_b_i", false,-1, 31,0);
        tracep->declBus(c+20867,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_op_c_i", false,-1, 31,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i is_clpx_i", false,-1);
        tracep->declBus(c+20870,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i clpx_shift_i", false,-1, 1,0);
        tracep->declBit(c+20869,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i clpx_img_i", false,-1);
        tracep->declBus(c+3190,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i result_o", false,-1, 31,0);
        tracep->declBit(c+20839,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i multicycle_o", false,-1);
        tracep->declBit(c+21069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i ready_o", false,-1);
        tracep->declBit(c+3089,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i ex_ready_i", false,-1);
        tracep->declBus(c+11033,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_op_a", false,-1, 16,0);
        tracep->declBus(c+11034,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_op_b", false,-1, 16,0);
        tracep->declQuad(c+21149,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_op_c", false,-1, 32,0);
        tracep->declQuad(c+11035,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_mul", false,-1, 33,0);
        tracep->declQuad(c+3211,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_mac", false,-1, 33,0);
        tracep->declBus(c+21151,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_round", false,-1, 31,0);
        tracep->declBus(c+21152,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_round_tmp", false,-1, 31,0);
        tracep->declQuad(c+3213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_result", false,-1, 33,0);
        tracep->declBit(c+11037,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_mac_msb1", false,-1);
        tracep->declBit(c+11038,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_mac_msb0", false,-1);
        tracep->declBus(c+21153,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_imm", false,-1, 4,0);
        tracep->declBus(c+21154,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_subword", false,-1, 1,0);
        tracep->declBus(c+21155,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_signed", false,-1, 1,0);
        tracep->declBit(c+21156,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i short_shift_arith", false,-1);
        tracep->declBus(c+21157,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_imm", false,-1, 4,0);
        tracep->declBus(c+21158,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_subword", false,-1, 1,0);
        tracep->declBus(c+21159,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_signed", false,-1, 1,0);
        tracep->declBit(c+21160,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_shift_arith", false,-1);
        tracep->declBit(c+21161,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_carry_q", false,-1);
        tracep->declBit(c+21162,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_active", false,-1);
        tracep->declBit(c+21163,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_save", false,-1);
        tracep->declBit(c+21164,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_clearcarry", false,-1);
        tracep->declBit(c+21069,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_ready", false,-1);
        tracep->declBus(c+21165,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_CS", false,-1, 2,0);
        tracep->declBus(c+3215,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i mulh_NS", false,-1, 2,0);
        tracep->declBus(c+21166,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i int_op_a_msu", false,-1, 31,0);
        tracep->declBus(c+21167,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i int_op_b_msu", false,-1, 31,0);
        tracep->declBus(c+21168,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i int_result", false,-1, 31,0);
        tracep->declBit(c+21169,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i int_is_msu", false,-1);
        tracep->declBus(c+21170,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_char_result", false,-1, 31,0);
        tracep->declQuad(c+21171,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_short_result", false,-1, 32,0);
        tracep->declBus(c+21173,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i accumulator", false,-1, 31,0);
        tracep->declBus(c+21174,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i clpx_shift_result", false,-1, 15,0);
        tracep->declQuad(c+21175,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_char_op_a", false,-1, 35,0);
        tracep->declQuad(c+21177,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_char_op_b", false,-1, 35,0);
        tracep->declArray(c+21179,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_char_mul", false,-1, 71,0);
        tracep->declQuad(c+21182,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_short_op_a", false,-1, 33,0);
        tracep->declQuad(c+21184,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_short_op_b", false,-1, 33,0);
        tracep->declArray(c+21186,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_short_mul", false,-1, 67,0);
        tracep->declBus(c+21189,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_short_op_a_1_neg", false,-1, 16,0);
        tracep->declBus(c+21190,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE ex_stage_i mult_i dot_short_op_b_ext", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i PULP_OBI", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i rst_n", false,-1);
        tracep->declBit(c+20823,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+3073,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+3074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_err_pmp_i", false,-1);
        tracep->declBus(c+20821,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+20825,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+20822,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+3072,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_we_ex_i", false,-1);
        tracep->declBus(c+20890,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_type_ex_i", false,-1, 1,0);
        tracep->declBus(c+20841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_wdata_ex_i", false,-1, 31,0);
        tracep->declBus(c+20892,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_reg_offset_ex_i", false,-1, 1,0);
        tracep->declBit(c+20894,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_load_event_ex_i", false,-1);
        tracep->declBus(c+20891,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_sign_ext_ex_i", false,-1, 1,0);
        tracep->declBus(c+3085,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_rdata_ex_o", false,-1, 31,0);
        tracep->declBit(c+20893,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_req_ex_i", false,-1);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i operand_a_ex_i", false,-1, 31,0);
        tracep->declBus(c+20849,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i operand_b_ex_i", false,-1, 31,0);
        tracep->declBit(c+20837,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i addr_useincr_ex_i", false,-1);
        tracep->declBit(c+20895,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_misaligned_ex_i", false,-1);
        tracep->declBit(c+20838,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_misaligned_o", false,-1);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_atop_ex_i", false,-1, 5,0);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_atop_o", false,-1, 5,0);
        tracep->declBit(c+20896,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i p_elw_start_o", false,-1);
        tracep->declBit(c+11004,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i p_elw_finish_o", false,-1);
        tracep->declBit(c+3093,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i lsu_ready_ex_o", false,-1);
        tracep->declBit(c+3092,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i lsu_ready_wb_o", false,-1);
        tracep->declBit(c+20844,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i busy_o", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i DEPTH", false,-1, 31,0);
        tracep->declBit(c+20823,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i trans_valid", false,-1);
        tracep->declBit(c+3073,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i trans_ready", false,-1);
        tracep->declBus(c+20821,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i trans_addr", false,-1, 31,0);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i trans_we", false,-1);
        tracep->declBus(c+20825,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i trans_be", false,-1, 3,0);
        tracep->declBus(c+20822,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i trans_wdata", false,-1, 31,0);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i trans_atop", false,-1, 5,0);
        tracep->declBit(c+3074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i resp_valid", false,-1);
        tracep->declBus(c+3072,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i resp_rdata", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i resp_err", false,-1);
        tracep->declBus(c+21191,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i cnt_q", false,-1, 1,0);
        tracep->declBus(c+11039,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i next_cnt", false,-1, 1,0);
        tracep->declBit(c+11040,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i count_up", false,-1);
        tracep->declBit(c+3074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i count_down", false,-1);
        tracep->declBit(c+3216,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i ctrl_update", false,-1);
        tracep->declBus(c+21192,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_addr_int", false,-1, 31,0);
        tracep->declBus(c+21193,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBus(c+21194,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+21195,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_sign_ext_q", false,-1, 1,0);
        tracep->declBit(c+21196,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_we_q", false,-1);
        tracep->declBit(c+21197,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_load_event_q", false,-1);
        tracep->declBus(c+21198,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i wdata_offset", false,-1, 1,0);
        tracep->declBus(c+20825,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+20822,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBit(c+20895,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i misaligned_st", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i store_err_o", false,-1);
        tracep->declBus(c+21199,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i rdata_q", false,-1, 31,0);
        tracep->declBus(c+3217,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+11041,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+3218,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+3219,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i TRANS_STABLE", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i rst_n", false,-1);
        tracep->declBit(c+20823,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i trans_valid_i", false,-1);
        tracep->declBit(c+3073,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i trans_ready_o", false,-1);
        tracep->declBus(c+20821,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i trans_addr_i", false,-1, 31,0);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i trans_we_i", false,-1);
        tracep->declBus(c+20825,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i trans_be_i", false,-1, 3,0);
        tracep->declBus(c+20822,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i trans_wdata_i", false,-1, 31,0);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i trans_atop_i", false,-1, 5,0);
        tracep->declBit(c+3074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i resp_valid_o", false,-1);
        tracep->declBus(c+3072,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i resp_rdata_o", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i resp_err_o", false,-1);
        tracep->declBit(c+20823,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_req_o", false,-1);
        tracep->declBit(c+3073,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_gnt_i", false,-1);
        tracep->declBus(c+20821,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_addr_o", false,-1, 31,0);
        tracep->declBit(c+20824,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_we_o", false,-1);
        tracep->declBus(c+20825,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_be_o", false,-1, 3,0);
        tracep->declBus(c+20822,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_wdata_o", false,-1, 31,0);
        tracep->declBus(c+20829,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_atop_o", false,-1, 5,0);
        tracep->declBus(c+3072,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_rdata_i", false,-1, 31,0);
        tracep->declBit(c+3074,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_rvalid_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i obi_err_i", false,-1);
        tracep->declBit(c+24766,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i state_q", false,-1);
        tracep->declBit(c+24766,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE load_store_unit_i data_obi_i next_state", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i N_HWLP", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i N_HWLP_BITS", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i APU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i A_EXTENSION", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i PULP_SECURE", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i USE_PMP", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i N_PMP_ENTRIES", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i NUM_MHPMCOUNTERS", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i PULP_XPULP", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i PULP_CLUSTER", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i DEBUG_TRIGGER_EN", false,-1, 31,0);
        tracep->declBit(c+3107,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i rst_n", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+20887,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mtvec_o", false,-1, 23,0);
        tracep->declBus(c+24699,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i utvec_o", false,-1, 23,0);
        tracep->declBus(c+20888,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mtvec_mode_o", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i utvec_mode_o", false,-1, 1,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mtvec_addr_i", false,-1, 31,0);
        tracep->declBit(c+3102,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+20889,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+20848,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+20886,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBus(c+22802,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i frm_o", false,-1, 2,0);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i fflags_i", false,-1, 4,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i fflags_we_i", false,-1);
        tracep->declBus(c+20902,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mie_bypass_o", false,-1, 31,0);
        tracep->declBus(c+20903,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mip_i", false,-1, 31,0);
        tracep->declBit(c+20898,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i m_irq_enable_o", false,-1);
        tracep->declBit(c+20899,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i u_irq_enable_o", false,-1);
        tracep->declBit(c+3094,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_irq_sec_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i sec_lvl_o", false,-1);
        tracep->declBus(c+20900,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mepc_o", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i uepc_o", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcounteren_o", false,-1, 31,0);
        tracep->declBit(c+20904,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+3103,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+3104,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+20901,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i depc_o", false,-1, 31,0);
        tracep->declBit(c+20905,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+20906,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+20907,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+20908,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i trigger_match_o", false,-1);
        tracep->declArray(c+24767,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pmp_addr_o", false,-1, 511,0);
        tracep->declArray(c+24783,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pmp_cfg_o", false,-1, 127,0);
        tracep->declBus(c+24700,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i priv_lvl_o", false,-1, 1,0);
        tracep->declBus(c+20835,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+20836,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+20845,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pc_ex_i", false,-1, 31,0);
        tracep->declBit(c+3096,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+3097,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_save_ex_i", false,-1);
        tracep->declBit(c+3099,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+3100,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_restore_uret_i", false,-1);
        tracep->declBit(c+3101,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBus(c+3098,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_cause_i", false,-1, 5,0);
        tracep->declBit(c+3095,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_save_cause_i", false,-1);
        tracep->declQuad(c+24701,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hwlp_start_i", false,-1, 63,0);
        tracep->declQuad(c+24703,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hwlp_end_i", false,-1, 63,0);
        tracep->declQuad(c+24705,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hwlp_cnt_i", false,-1, 63,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hwlp_data_o", false,-1, 31,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hwlp_regid_o", false,-1, 0,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hwlp_we_o", false,-1, 2,0);
        tracep->declBit(c+20909,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_minstret_i", false,-1);
        tracep->declBit(c+20910,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_load_i", false,-1);
        tracep->declBit(c+20911,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_store_i", false,-1);
        tracep->declBit(c+20912,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_jump_i", false,-1);
        tracep->declBit(c+20913,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_branch_i", false,-1);
        tracep->declBit(c+20914,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_branch_taken_i", false,-1);
        tracep->declBit(c+20915,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_compressed_i", false,-1);
        tracep->declBit(c+20916,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_jr_stall_i", false,-1);
        tracep->declBit(c+20917,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_imiss_i", false,-1);
        tracep->declBit(c+20918,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_ld_stall_i", false,-1);
        tracep->declBit(c+20919,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_pipe_stall_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i apu_typeconflict_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i apu_contention_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i apu_dep_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i apu_wb_i", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i NUM_HPM_EVENTS", false,-1, 31,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MTVEC_MODE", false,-1, 1,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MAX_N_PMP_ENTRIES", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MAX_N_PMP_CFG", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i N_PMP_CFG", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_UIE_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_SIE_BIT", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_UPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+24608,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_SPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_SPP_BIT", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+24319,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+24320,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MXL", false,-1, 1,0);
        tracep->declBus(c+24787,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+24214,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i MHPMCOUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i PULP_PERF_COUNTERS", false,-1, 31,0);
        tracep->declBus(c+22803,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+22802,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+21200,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_we_int", false,-1);
        tracep->declBus(c+21201,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i frm_q", false,-1, 2,0);
        tracep->declBus(c+21202,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i frm_n", false,-1, 2,0);
        tracep->declBus(c+21203,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i fflags_q", false,-1, 4,0);
        tracep->declBus(c+21204,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i fflags_n", false,-1, 4,0);
        tracep->declBus(c+20900,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+3220,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mepc_n", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i uepc_q", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i uepc_n", false,-1, 31,0);
        tracep->declBus(c+21205,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+21206,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+24788,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i tinfo_types", false,-1, 15,0);
        tracep->declBus(c+21207,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i dcsr_q", false,-1, 31,0);
        tracep->declBus(c+3221,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i dcsr_n", false,-1, 31,0);
        tracep->declBus(c+20901,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+3222,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i depc_n", false,-1, 31,0);
        tracep->declBus(c+21208,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+22804,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i dscratch0_n", false,-1, 31,0);
        tracep->declBus(c+21209,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBus(c+22805,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i dscratch1_n", false,-1, 31,0);
        tracep->declBus(c+21210,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBus(c+22806,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mscratch_n", false,-1, 31,0);
        tracep->declBus(c+3223,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBus(c+21211,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mstatus_q", false,-1, 6,0);
        tracep->declBus(c+3224,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mstatus_n", false,-1, 6,0);
        tracep->declBus(c+21212,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+3225,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcause_n", false,-1, 5,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i ucause_q", false,-1, 5,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i ucause_n", false,-1, 5,0);
        tracep->declBus(c+3226,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mtvec_n", false,-1, 23,0);
        tracep->declBus(c+20887,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mtvec_q", false,-1, 23,0);
        tracep->declBus(c+24699,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i utvec_n", false,-1, 23,0);
        tracep->declBus(c+24699,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i utvec_q", false,-1, 23,0);
        tracep->declBus(c+22807,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mtvec_mode_n", false,-1, 1,0);
        tracep->declBus(c+20888,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mtvec_mode_q", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i utvec_mode_n", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i utvec_mode_q", false,-1, 1,0);
        tracep->declBus(c+20903,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mip", false,-1, 31,0);
        tracep->declBus(c+21213,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mie_q", false,-1, 31,0);
        tracep->declBus(c+22808,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mie_n", false,-1, 31,0);
        tracep->declBus(c+21214,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_mie_wdata", false,-1, 31,0);
        tracep->declBit(c+21215,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i csr_mie_we", false,-1);
        tracep->declBit(c+3227,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i is_irq", false,-1);
        tracep->declBus(c+3228,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i priv_lvl_n", false,-1, 1,0);
        tracep->declBus(c+24789,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declArray(c+24790,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pmp_reg_q", false,-1, 767,0);
        tracep->declArray(c+149,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pmp_reg_n", false,-1, 767,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pmpaddr_we", false,-1, 15,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i pmpcfg_we", false,-1, 15,0);
        tracep->declArray(c+21252,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmcounter_q", false,-1, 2047,0);
        tracep->declArray(c+21316,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_q", false,-1, 1023,0);
        tracep->declArray(c+22809,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_n", false,-1, 1023,0);
        tracep->declBus(c+24195,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcounteren_q", false,-1, 31,0);
        tracep->declBus(c+24195,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcounteren_n", false,-1, 31,0);
        tracep->declBus(c+21348,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcountinhibit_q", false,-1, 31,0);
        tracep->declBus(c+22841,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcountinhibit_n", false,-1, 31,0);
        tracep->declBus(c+21216,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i hpm_events", false,-1, 15,0);
        tracep->declArray(c+22842,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmcounter_increment", false,-1, 2047,0);
        tracep->declBus(c+21217,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmcounter_write_lower", false,-1, 31,0);
        tracep->declBus(c+21218,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmcounter_write_upper", false,-1, 31,0);
        tracep->declBus(c+22906,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmcounter_write_increment", false,-1, 31,0);
        tracep->declBit(c+21219,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcounteren_we", false,-1);
        tracep->declBit(c+21220,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mcountinhibit_we", false,-1);
        tracep->declBit(c+21221,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i mhpmevent_we", false,-1);
        tracep->declBit(c+21222,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i gen_trigger_regs tmatch_control_exec_q", false,-1);
        tracep->declBus(c+21206,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i gen_trigger_regs tmatch_value_q", false,-1, 31,0);
        tracep->declBit(c+21223,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i gen_trigger_regs tmatch_control_we", false,-1);
        tracep->declBit(c+21224,"core_v_mcu i_soc_domain fc_subsystem_i lFC_CORE cs_registers_i gen_trigger_regs tmatch_value_we", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen ref_clk_i", false,-1);
        tracep->declBit(c+23870,"core_v_mcu i_soc_domain i_clk_rst_gen sclk_in", false,-1);
        tracep->declBit(c+23839,"core_v_mcu i_soc_domain i_clk_rst_gen slow_clk_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen test_clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen rstn_glob_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen test_mode_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen sel_fll_clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen shift_enable_i", false,-1);
        tracep->declBit(c+16303,"core_v_mcu i_soc_domain i_clk_rst_gen soc_fll_slave_req_i", false,-1);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen soc_fll_slave_wrn_i", false,-1);
        tracep->declBus(c+3229,"core_v_mcu i_soc_domain i_clk_rst_gen soc_fll_slave_add_i", false,-1, 4,0);
        tracep->declBus(c+489,"core_v_mcu i_soc_domain i_clk_rst_gen soc_fll_slave_data_i", false,-1, 31,0);
        tracep->declBit(c+15861,"core_v_mcu i_soc_domain i_clk_rst_gen soc_fll_slave_ack_o", false,-1);
        tracep->declBus(c+15862,"core_v_mcu i_soc_domain i_clk_rst_gen soc_fll_slave_r_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen soc_fll_slave_lock_o", false,-1);
        tracep->declBit(c+16304,"core_v_mcu i_soc_domain i_clk_rst_gen per_fll_slave_req_i", false,-1);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen per_fll_slave_wrn_i", false,-1);
        tracep->declBus(c+3230,"core_v_mcu i_soc_domain i_clk_rst_gen per_fll_slave_add_i", false,-1, 4,0);
        tracep->declBus(c+490,"core_v_mcu i_soc_domain i_clk_rst_gen per_fll_slave_data_i", false,-1, 31,0);
        tracep->declBit(c+15863,"core_v_mcu i_soc_domain i_clk_rst_gen per_fll_slave_ack_o", false,-1);
        tracep->declBus(c+15864,"core_v_mcu i_soc_domain i_clk_rst_gen per_fll_slave_r_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen per_fll_slave_lock_o", false,-1);
        tracep->declBit(c+16305,"core_v_mcu i_soc_domain i_clk_rst_gen cluster_fll_slave_req_i", false,-1);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen cluster_fll_slave_wrn_i", false,-1);
        tracep->declBus(c+3231,"core_v_mcu i_soc_domain i_clk_rst_gen cluster_fll_slave_add_i", false,-1, 4,0);
        tracep->declBus(c+491,"core_v_mcu i_soc_domain i_clk_rst_gen cluster_fll_slave_data_i", false,-1, 31,0);
        tracep->declBit(c+15865,"core_v_mcu i_soc_domain i_clk_rst_gen cluster_fll_slave_ack_o", false,-1);
        tracep->declBus(c+15866,"core_v_mcu i_soc_domain i_clk_rst_gen cluster_fll_slave_r_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen cluster_fll_slave_lock_o", false,-1);
        tracep->declBit(c+15854,"core_v_mcu i_soc_domain i_clk_rst_gen rstn_soc_sync_o", false,-1);
        tracep->declBit(c+15860,"core_v_mcu i_soc_domain i_clk_rst_gen rstn_cluster_sync_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_soc_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_per_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_cluster_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen s_clk_soc", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen s_clk_per", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen s_clk_cluster", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen s_clk_fll_soc", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen s_clk_fll_per", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen s_clk_fll_cluster", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen s_rstn_soc", false,-1);
        tracep->declBit(c+15854,"core_v_mcu i_soc_domain i_clk_rst_gen s_rstn_soc_sync", false,-1);
        tracep->declBit(c+15860,"core_v_mcu i_soc_domain i_clk_rst_gen s_rstn_cluster_sync", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i ref_clk_i", false,-1);
        tracep->declBus(c+24196,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i emul_clk_i", false,-1, 1,0);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i rstn_glob_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i shift_enable_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_clk_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_cfg_lock_o", false,-1);
        tracep->declBit(c+16303,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_cfg_req_i", false,-1);
        tracep->declBit(c+15861,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_cfg_ack_o", false,-1);
        tracep->declBus(c+3229,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_cfg_add_i", false,-1, 4,0);
        tracep->declBus(c+489,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+15862,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_cfg_r_data_o", false,-1, 31,0);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i soc_cfg_wrn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_cfg_lock_o", false,-1);
        tracep->declBit(c+16304,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_cfg_req_i", false,-1);
        tracep->declBit(c+15863,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_cfg_ack_o", false,-1);
        tracep->declBus(c+3230,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_cfg_add_i", false,-1, 4,0);
        tracep->declBus(c+490,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+15864,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_cfg_r_data_o", false,-1, 31,0);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i per_cfg_wrn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_cfg_lock_o", false,-1);
        tracep->declBit(c+16305,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_cfg_req_i", false,-1);
        tracep->declBit(c+15865,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_cfg_ack_o", false,-1);
        tracep->declBus(c+3231,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_cfg_add_i", false,-1, 4,0);
        tracep->declBus(c+491,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+15866,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_cfg_r_data_o", false,-1, 31,0);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i cluster_cfg_wrn_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc clk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc FLLCLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc FLLOE", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc REFCLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc LOCK", false,-1);
        tracep->declBit(c+16303,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc CFGREQ", false,-1);
        tracep->declBit(c+15861,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc CFGACK", false,-1);
        tracep->declBus(c+3229,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc CFGAD", false,-1, 4,0);
        tracep->declBus(c+489,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc CFGD", false,-1, 31,0);
        tracep->declBus(c+15862,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc CFGQ", false,-1, 31,0);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc CFGWEB", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc RSTB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PWD", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc RET", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc TM", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc TE", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc TD", false,-1);
        tracep->declBit(c+24814,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc TQ", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc JTD", false,-1);
        tracep->declBit(c+24815,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc JTQ", false,-1);
        tracep->declBus(c+16230,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config0", false,-1, 31,0);
        tracep->declBus(c+15869,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config1", false,-1, 31,0);
        tracep->declBus(c+15870,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config2", false,-1, 31,0);
        tracep->declBus(c+15871,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config3", false,-1, 31,0);
        tracep->declBus(c+15872,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config4", false,-1, 31,0);
        tracep->declBus(c+15873,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config5", false,-1, 31,0);
        tracep->declBus(c+15874,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config6", false,-1, 31,0);
        tracep->declBus(c+15875,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc config7", false,-1, 31,0);
        tracep->declBus(c+16231,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS0_L1", false,-1, 1,0);
        tracep->declBus(c+15876,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS1_L1", false,-1, 1,0);
        tracep->declBus(c+16232,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS0_L2", false,-1, 7,0);
        tracep->declBus(c+16233,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS0_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+15877,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS1_L2", false,-1, 7,0);
        tracep->declBus(c+15878,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS1_L2_FRAC", false,-1, 5,0);
        tracep->declBit(c+16234,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS0_EN", false,-1);
        tracep->declBit(c+15879,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS1_EN", false,-1);
        tracep->declBit(c+16235,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS0_BYPASS", false,-1);
        tracep->declBit(c+15880,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PS1_BYPASS", false,-1);
        tracep->declBus(c+15881,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_MUL_INT", false,-1, 10,0);
        tracep->declBus(c+15882,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_MUL_FRAC", false,-1, 11,0);
        tracep->declBit(c+15883,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_INTEGER_MODE", false,-1);
        tracep->declBus(c+15884,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_PRESCALE", false,-1, 3,0);
        tracep->declBus(c+15885,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_LDET_CONFIG", false,-1, 8,0);
        tracep->declBit(c+15886,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_SSC_EN", false,-1);
        tracep->declBus(c+15887,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_SSC_STEP", false,-1, 7,0);
        tracep->declBus(c+15888,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_SSC_PERIOD", false,-1, 10,0);
        tracep->declQuad(c+15889,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc s_LF_CONFIG", false,-1, 34,0);
        tracep->declBus(c+15891,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc r_tmp", false,-1, 2,0);
        tracep->declBit(c+24816,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc pll_clk", false,-1);
        tracep->declBit(c+3232,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc pll_rstn", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS0_L1", false,-1, 1,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS0_RSTN", false,-1, 0,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS0_L2", false,-1, 7,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS0_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS0_EN", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS0_BYPASS", false,-1, 0,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS1_L1", false,-1, 1,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS1_RSTN", false,-1, 0,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS1_L2", false,-1, 7,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS1_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS1_EN", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PS1_BYPASS", false,-1, 0,0);
        tracep->declBus(c+24817,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc MUL_INT", false,-1, 10,0);
        tracep->declBus(c+24698,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc MUL_FRAC", false,-1, 11,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc INTEGER_MODE", false,-1, 0,0);
        tracep->declBus(c+24669,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc PRESCALE", false,-1, 3,0);
        tracep->declBit(c+3232,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 RST_N", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 CK_AUX_IN", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 CK_XTAL_IN", false,-1);
        tracep->declBus(c+15884,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PRESCALE", false,-1, 3,0);
        tracep->declBit(c+15886,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SSC_EN", false,-1);
        tracep->declBus(c+15887,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SSC_STEP", false,-1, 7,0);
        tracep->declBus(c+15888,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SSC_PERIOD", false,-1, 10,0);
        tracep->declBit(c+15883,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 INTEGER_MODE", false,-1);
        tracep->declBus(c+15881,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 MUL_INT", false,-1, 10,0);
        tracep->declBus(c+15882,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 MUL_FRAC", false,-1, 11,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 LOCKED", false,-1);
        tracep->declBus(c+15885,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 LDET_CONFIG", false,-1, 8,0);
        tracep->declQuad(c+15889,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 LF_CONFIG", false,-1, 34,0);
        tracep->declBit(c+16234,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS0_EN", false,-1);
        tracep->declBit(c+16235,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS0_BYPASS", false,-1);
        tracep->declBus(c+16231,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS0_L1", false,-1, 1,0);
        tracep->declBus(c+16232,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS0_L2", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 CK_PLL_OUT0", false,-1);
        tracep->declBit(c+15879,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS1_EN", false,-1);
        tracep->declBit(c+15880,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS1_BYPASS", false,-1);
        tracep->declBus(c+15876,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS1_L1", false,-1, 1,0);
        tracep->declBus(c+15877,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 PS1_L2", false,-1, 7,0);
        tracep->declBit(c+24818,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 CK_PLL_OUT1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SCAN_IN", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SCAN_CK", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SCAN_EN", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SCAN_MODE", false,-1);
        tracep->declBit(c+24814,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 SCAN_OUT", false,-1);
        tracep->declBit(c+24819,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 clk", false,-1);
        tracep->declBit(c+24197,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 clkInternal", false,-1);
        tracep->declBit(c+24198,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 clkOut", false,-1);
        tracep->declBus(c+24199,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_soc u0 counter", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster clk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster FLLCLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster FLLOE", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster REFCLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster LOCK", false,-1);
        tracep->declBit(c+16305,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster CFGREQ", false,-1);
        tracep->declBit(c+15865,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster CFGACK", false,-1);
        tracep->declBus(c+3231,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster CFGAD", false,-1, 4,0);
        tracep->declBus(c+491,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster CFGD", false,-1, 31,0);
        tracep->declBus(c+15866,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster CFGQ", false,-1, 31,0);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster CFGWEB", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster RSTB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PWD", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster RET", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster TM", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster TE", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster TD", false,-1);
        tracep->declBit(c+24820,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster TQ", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster JTD", false,-1);
        tracep->declBit(c+24821,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster JTQ", false,-1);
        tracep->declBus(c+16236,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config0", false,-1, 31,0);
        tracep->declBus(c+15892,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config1", false,-1, 31,0);
        tracep->declBus(c+15893,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config2", false,-1, 31,0);
        tracep->declBus(c+15894,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config3", false,-1, 31,0);
        tracep->declBus(c+15895,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config4", false,-1, 31,0);
        tracep->declBus(c+15896,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config5", false,-1, 31,0);
        tracep->declBus(c+15897,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config6", false,-1, 31,0);
        tracep->declBus(c+15898,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster config7", false,-1, 31,0);
        tracep->declBus(c+16237,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS0_L1", false,-1, 1,0);
        tracep->declBus(c+15899,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS1_L1", false,-1, 1,0);
        tracep->declBus(c+16238,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS0_L2", false,-1, 7,0);
        tracep->declBus(c+16239,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS0_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+15900,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS1_L2", false,-1, 7,0);
        tracep->declBus(c+15901,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS1_L2_FRAC", false,-1, 5,0);
        tracep->declBit(c+16240,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS0_EN", false,-1);
        tracep->declBit(c+15902,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS1_EN", false,-1);
        tracep->declBit(c+16241,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS0_BYPASS", false,-1);
        tracep->declBit(c+15903,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PS1_BYPASS", false,-1);
        tracep->declBus(c+15904,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_MUL_INT", false,-1, 10,0);
        tracep->declBus(c+15905,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_MUL_FRAC", false,-1, 11,0);
        tracep->declBit(c+15906,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_INTEGER_MODE", false,-1);
        tracep->declBus(c+15907,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_PRESCALE", false,-1, 3,0);
        tracep->declBus(c+15908,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_LDET_CONFIG", false,-1, 8,0);
        tracep->declBit(c+15909,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_SSC_EN", false,-1);
        tracep->declBus(c+15910,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_SSC_STEP", false,-1, 7,0);
        tracep->declBus(c+15911,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_SSC_PERIOD", false,-1, 10,0);
        tracep->declQuad(c+15912,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster s_LF_CONFIG", false,-1, 34,0);
        tracep->declBus(c+15914,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster r_tmp", false,-1, 2,0);
        tracep->declBit(c+24822,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster pll_clk", false,-1);
        tracep->declBit(c+3233,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster pll_rstn", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS0_L1", false,-1, 1,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS0_RSTN", false,-1, 0,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS0_L2", false,-1, 7,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS0_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS0_EN", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS0_BYPASS", false,-1, 0,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS1_L1", false,-1, 1,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS1_RSTN", false,-1, 0,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS1_L2", false,-1, 7,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS1_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS1_EN", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PS1_BYPASS", false,-1, 0,0);
        tracep->declBus(c+24817,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster MUL_INT", false,-1, 10,0);
        tracep->declBus(c+24698,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster MUL_FRAC", false,-1, 11,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster INTEGER_MODE", false,-1, 0,0);
        tracep->declBus(c+24669,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster PRESCALE", false,-1, 3,0);
        tracep->declBit(c+3233,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 RST_N", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 CK_AUX_IN", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 CK_XTAL_IN", false,-1);
        tracep->declBus(c+15907,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PRESCALE", false,-1, 3,0);
        tracep->declBit(c+15909,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SSC_EN", false,-1);
        tracep->declBus(c+15910,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SSC_STEP", false,-1, 7,0);
        tracep->declBus(c+15911,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SSC_PERIOD", false,-1, 10,0);
        tracep->declBit(c+15906,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 INTEGER_MODE", false,-1);
        tracep->declBus(c+15904,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 MUL_INT", false,-1, 10,0);
        tracep->declBus(c+15905,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 MUL_FRAC", false,-1, 11,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 LOCKED", false,-1);
        tracep->declBus(c+15908,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 LDET_CONFIG", false,-1, 8,0);
        tracep->declQuad(c+15912,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 LF_CONFIG", false,-1, 34,0);
        tracep->declBit(c+16240,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS0_EN", false,-1);
        tracep->declBit(c+16241,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS0_BYPASS", false,-1);
        tracep->declBus(c+16237,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS0_L1", false,-1, 1,0);
        tracep->declBus(c+16238,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS0_L2", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 CK_PLL_OUT0", false,-1);
        tracep->declBit(c+15902,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS1_EN", false,-1);
        tracep->declBit(c+15903,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS1_BYPASS", false,-1);
        tracep->declBus(c+15899,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS1_L1", false,-1, 1,0);
        tracep->declBus(c+15900,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 PS1_L2", false,-1, 7,0);
        tracep->declBit(c+24823,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 CK_PLL_OUT1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SCAN_IN", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SCAN_CK", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SCAN_EN", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SCAN_MODE", false,-1);
        tracep->declBit(c+24820,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 SCAN_OUT", false,-1);
        tracep->declBit(c+24824,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 clk", false,-1);
        tracep->declBit(c+24200,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 clkInternal", false,-1);
        tracep->declBit(c+24201,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 clkOut", false,-1);
        tracep->declBus(c+24202,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_cluster u0 counter", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per clk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per FLLCLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per FLLOE", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per REFCLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per LOCK", false,-1);
        tracep->declBit(c+16304,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per CFGREQ", false,-1);
        tracep->declBit(c+15863,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per CFGACK", false,-1);
        tracep->declBus(c+3230,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per CFGAD", false,-1, 4,0);
        tracep->declBus(c+490,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per CFGD", false,-1, 31,0);
        tracep->declBus(c+15864,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per CFGQ", false,-1, 31,0);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per CFGWEB", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per RSTB", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PWD", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per RET", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per TM", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per TE", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per TD", false,-1);
        tracep->declBit(c+24825,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per TQ", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per JTD", false,-1);
        tracep->declBit(c+24826,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per JTQ", false,-1);
        tracep->declBus(c+16242,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config0", false,-1, 31,0);
        tracep->declBus(c+15915,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config1", false,-1, 31,0);
        tracep->declBus(c+15916,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config2", false,-1, 31,0);
        tracep->declBus(c+15917,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config3", false,-1, 31,0);
        tracep->declBus(c+15918,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config4", false,-1, 31,0);
        tracep->declBus(c+15919,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config5", false,-1, 31,0);
        tracep->declBus(c+15920,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config6", false,-1, 31,0);
        tracep->declBus(c+15921,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per config7", false,-1, 31,0);
        tracep->declBus(c+16243,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS0_L1", false,-1, 1,0);
        tracep->declBus(c+15922,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS1_L1", false,-1, 1,0);
        tracep->declBus(c+16244,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS0_L2", false,-1, 7,0);
        tracep->declBus(c+16245,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS0_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+15923,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS1_L2", false,-1, 7,0);
        tracep->declBus(c+15924,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS1_L2_FRAC", false,-1, 5,0);
        tracep->declBit(c+16246,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS0_EN", false,-1);
        tracep->declBit(c+15925,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS1_EN", false,-1);
        tracep->declBit(c+16247,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS0_BYPASS", false,-1);
        tracep->declBit(c+15926,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PS1_BYPASS", false,-1);
        tracep->declBus(c+15927,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_MUL_INT", false,-1, 10,0);
        tracep->declBus(c+15928,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_MUL_FRAC", false,-1, 11,0);
        tracep->declBit(c+15929,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_INTEGER_MODE", false,-1);
        tracep->declBus(c+15930,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_PRESCALE", false,-1, 3,0);
        tracep->declBus(c+15931,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_LDET_CONFIG", false,-1, 8,0);
        tracep->declBit(c+15932,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_SSC_EN", false,-1);
        tracep->declBus(c+15933,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_SSC_STEP", false,-1, 7,0);
        tracep->declBus(c+15934,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_SSC_PERIOD", false,-1, 10,0);
        tracep->declQuad(c+15935,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per s_LF_CONFIG", false,-1, 34,0);
        tracep->declBus(c+15937,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per r_tmp", false,-1, 2,0);
        tracep->declBit(c+24827,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per pll_clk", false,-1);
        tracep->declBit(c+3234,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per pll_rstn", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS0_L1", false,-1, 1,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS0_RSTN", false,-1, 0,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS0_L2", false,-1, 7,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS0_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS0_EN", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS0_BYPASS", false,-1, 0,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS1_L1", false,-1, 1,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS1_RSTN", false,-1, 0,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS1_L2", false,-1, 7,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS1_L2_FRAC", false,-1, 5,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS1_EN", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PS1_BYPASS", false,-1, 0,0);
        tracep->declBus(c+24817,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per MUL_INT", false,-1, 10,0);
        tracep->declBus(c+24698,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per MUL_FRAC", false,-1, 11,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per INTEGER_MODE", false,-1, 0,0);
        tracep->declBus(c+24669,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per PRESCALE", false,-1, 3,0);
        tracep->declBit(c+3234,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 RST_N", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 CK_AUX_IN", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 CK_XTAL_IN", false,-1);
        tracep->declBus(c+15930,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PRESCALE", false,-1, 3,0);
        tracep->declBit(c+15932,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SSC_EN", false,-1);
        tracep->declBus(c+15933,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SSC_STEP", false,-1, 7,0);
        tracep->declBus(c+15934,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SSC_PERIOD", false,-1, 10,0);
        tracep->declBit(c+15929,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 INTEGER_MODE", false,-1);
        tracep->declBus(c+15927,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 MUL_INT", false,-1, 10,0);
        tracep->declBus(c+15928,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 MUL_FRAC", false,-1, 11,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 LOCKED", false,-1);
        tracep->declBus(c+15931,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 LDET_CONFIG", false,-1, 8,0);
        tracep->declQuad(c+15935,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 LF_CONFIG", false,-1, 34,0);
        tracep->declBit(c+16246,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS0_EN", false,-1);
        tracep->declBit(c+16247,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS0_BYPASS", false,-1);
        tracep->declBus(c+16243,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS0_L1", false,-1, 1,0);
        tracep->declBus(c+16244,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS0_L2", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 CK_PLL_OUT0", false,-1);
        tracep->declBit(c+15925,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS1_EN", false,-1);
        tracep->declBit(c+15926,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS1_BYPASS", false,-1);
        tracep->declBus(c+15922,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS1_L1", false,-1, 1,0);
        tracep->declBus(c+15923,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 PS1_L2", false,-1, 7,0);
        tracep->declBit(c+24828,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 CK_PLL_OUT1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SCAN_IN", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SCAN_CK", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SCAN_EN", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SCAN_MODE", false,-1);
        tracep->declBit(c+24825,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 SCAN_OUT", false,-1);
        tracep->declBit(c+24829,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 clk", false,-1);
        tracep->declBit(c+24203,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 clkInternal", false,-1);
        tracep->declBit(c+24204,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 clkOut", false,-1);
        tracep->declBus(c+24205,"core_v_mcu i_soc_domain i_clk_rst_gen clk_gen_i i_fll_per u0 counter", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen test_mode_i", false,-1);
        tracep->declBit(c+15854,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen rst_no", false,-1);
        tracep->declBit(c+15854,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen init_no", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass NumRegs", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass rst_ni", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass rst_test_mode_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass test_mode_i", false,-1);
        tracep->declBit(c+15854,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass rst_no", false,-1);
        tracep->declBit(c+15854,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass init_no", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass rst_n", false,-1);
        tracep->declBus(c+15938,"core_v_mcu i_soc_domain i_clk_rst_gen i_soc_rstgen i_rstgen_bypass synch_regs_q", false,-1, 3,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen test_mode_i", false,-1);
        tracep->declBit(c+15860,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen rst_no", false,-1);
        tracep->declBit(c+15860,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen init_no", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass NumRegs", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass rst_ni", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass rst_test_mode_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass test_mode_i", false,-1);
        tracep->declBit(c+15860,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass rst_no", false,-1);
        tracep->declBit(c+15860,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass init_no", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass rst_n", false,-1);
        tracep->declBus(c+15939,"core_v_mcu i_soc_domain i_clk_rst_gen i_cluster_rstgen i_rstgen_bypass synch_regs_q", false,-1, 3,0);
        tracep->declBus(c+24830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap NR_HWPE_PORTS", false,-1, 31,0);
        tracep->declBus(c+24831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap NR_L2_PORTS", false,-1, 31,0);
        tracep->declBus(c+24832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap AXI_IN_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap AXI_IN_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap AXI_IN_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap AXI_OUT_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap AXI_OUT_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap test_en_i", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap NR_RULES_L2_DEMUX", false,-1, 31,0);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap L2_DEMUX_RULES", false,-1, 383,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap NR_RULES_INTERLEAVED_REGION", false,-1, 31,0);
        tracep->declArray(c+24847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap INTERLEAVED_ADDR_SPACE", false,-1, 95,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap NR_RULES_CONTIG_CROSSBAR", false,-1, 31,0);
        tracep->declArray(c+24850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap CONTIGUOUS_CROSSBAR_RULES", false,-1, 383,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap NR_RULES_AXI_CROSSBAR", false,-1, 31,0);
        tracep->declArray(c+24862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap AXI_CROSSBAR_RULES", false,-1, 95,0);
        tracep->declArray(c+24865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap APB_BRIDGE_RULES", false,-1, 95,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_MASTER_PORTS", false,-1, 31,0);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_MASTER_PORTS_INTERLEAVED_ONLY", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_ADDR_RULES_L2_DEMUX", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_SLAVE_PORTS_INTERLEAVED", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_ADDR_RULES_SLAVE_PORTS_INTLVD", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_SLAVE_PORTS_CONTIG", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_ADDR_RULES_SLAVE_PORTS_CONTIG", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect AXI_MASTER_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_AXI_SLAVE_PORTS", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect NR_ADDR_RULES_AXI_SLAVE_PORTS", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect AXI_SLAVE_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect addr_space_l2_demux", false,-1, 383,0);
        tracep->declArray(c+24847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect addr_space_interleaved", false,-1, 95,0);
        tracep->declArray(c+24850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect addr_space_contiguous", false,-1, 383,0);
        tracep->declArray(c+24862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect addr_space_axi", false,-1, 95,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect BUS_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect BUS_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_req", false,-1, 12,0);
        tracep->declArray(c+3236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_add", false,-1, 415,0);
        tracep->declBus(c+3249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_wen", false,-1, 12,0);
        tracep->declArray(c+3250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_wdata", false,-1, 415,0);
        tracep->declQuad(c+3263,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_be", false,-1, 51,0);
        tracep->declBus(c+3265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_gnt", false,-1, 12,0);
        tracep->declBus(c+11914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_r_opc", false,-1, 12,0);
        tracep->declArray(c+11915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_r_rdata", false,-1, 415,0);
        tracep->declBus(c+11928,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters_r_valid", false,-1, 12,0);
        tracep->declBus(c+3266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_req", false,-1, 12,0);
        tracep->declArray(c+10843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_add", false,-1, 415,0);
        tracep->declBus(c+10856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_wen", false,-1, 12,0);
        tracep->declArray(c+10857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_wdata", false,-1, 415,0);
        tracep->declQuad(c+10870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_be", false,-1, 51,0);
        tracep->declBus(c+3267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_gnt", false,-1, 12,0);
        tracep->declBus(c+11929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_r_opc", false,-1, 12,0);
        tracep->declArray(c+11930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_r_rdata", false,-1, 415,0);
        tracep->declBus(c+11943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar_r_valid", false,-1, 12,0);
        tracep->declArray(c+24869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect AXI_XBAR_CFG", false,-1, 298,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar NR_MASTER_PORTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar NR_SLAVE_PORTS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar test_en_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar PORT_SEL_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_req", false,-1, 12,0);
        tracep->declArray(c+3269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_add", false,-1, 415,0);
        tracep->declBus(c+3282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_wen", false,-1, 12,0);
        tracep->declArray(c+3283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_wdata", false,-1, 415,0);
        tracep->declQuad(c+3296,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_be", false,-1, 51,0);
        tracep->declBus(c+3298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_gnt", false,-1, 12,0);
        tracep->declBus(c+11944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_r_opc", false,-1, 12,0);
        tracep->declArray(c+11945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_r_rdata", false,-1, 415,0);
        tracep->declBus(c+11958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports_r_valid", false,-1, 12,0);
        tracep->declBus(c+3299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_req", false,-1, 3,0);
        tracep->declArray(c+3300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_add", false,-1, 127,0);
        tracep->declBus(c+3304,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_wen", false,-1, 3,0);
        tracep->declArray(c+3305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_wdata", false,-1, 127,0);
        tracep->declBus(c+3309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_be", false,-1, 15,0);
        tracep->declBus(c+3310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_gnt", false,-1, 3,0);
        tracep->declBus(c+173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_r_opc", false,-1, 3,0);
        tracep->declArray(c+11740,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_r_rdata", false,-1, 127,0);
        tracep->declBus(c+11959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports_r_valid", false,-1, 3,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar REQ_AGG_DATA_WIDTH", false,-1, 31,0);
        tracep->declArray(c+3311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar req_data_agg_in", false,-1, 896,0);
        tracep->declArray(c+3340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar req_data_agg_out", false,-1, 275,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar RESP_AGG_DATA_WIDTH", false,-1, 31,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar resp_data_agg_in", false,-1, 131,0);
        tracep->declArray(c+11960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar resp_data_agg_out", false,-1, 428,0);
        tracep->declBus(c+3349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar port_sel", false,-1, 25,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar NumIn", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar BroadCastOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar ExtPrio", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar rst_ni", false,-1);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar rr_i", false,-1, 15,0);
        tracep->declBus(c+3268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar req_i", false,-1, 12,0);
        tracep->declBus(c+3349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar add_i", false,-1, 25,0);
        tracep->declBus(c+3282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar wen_i", false,-1, 12,0);
        tracep->declArray(c+3311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar wdata_i", false,-1, 896,0);
        tracep->declBus(c+3298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gnt_o", false,-1, 12,0);
        tracep->declBus(c+11958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar vld_o", false,-1, 12,0);
        tracep->declArray(c+11960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar rdata_o", false,-1, 428,0);
        tracep->declBus(c+3310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gnt_i", false,-1, 3,0);
        tracep->declBus(c+3299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar req_o", false,-1, 3,0);
        tracep->declArray(c+3340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar wdata_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar rdata_i", false,-1, 131,0);
        tracep->declArray(c+3350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar sl_data", false,-1, 3587,0);
        tracep->declArray(c+3463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar ma_data", false,-1, 3587,0);
        tracep->declQuad(c+3576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar sl_gnt", false,-1, 51,0);
        tracep->declQuad(c+3578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar sl_req", false,-1, 51,0);
        tracep->declQuad(c+3580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar ma_gnt", false,-1, 51,0);
        tracep->declQuad(c+3582,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar ma_req", false,-1, 51,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3586,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3587,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11976,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3605,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11981,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3641,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3644,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3645,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3644,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3683,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3712,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3716,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3716,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+11997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3730,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3731,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+11998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3735,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3736,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3737,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+11999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+12000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3746,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3748,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3749,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3755,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+12003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3773,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+12006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3782,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3783,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3788,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11774,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3789,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3788,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3783,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+12009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+3800,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+3801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux add_i", false,-1, 1,0);
        tracep->declBit(c+3802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+3803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+3806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+11776,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+3807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux req_o", false,-1, 3,0);
        tracep->declBus(c+3808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gnt_i", false,-1, 3,0);
        tracep->declArray(c+3809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux data_o", false,-1, 275,0);
        tracep->declArray(c+11744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux rdata_i", false,-1, 131,0);
        tracep->declBus(c+3806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12011,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+3801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 1,0);
        tracep->declBus(c+12012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 1,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+3818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+3819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+3820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+3849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+3850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+3851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+3854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+3855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+3857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+3890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+3891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+3818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+3892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+3893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+3894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+3895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+3896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+3897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+3898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+3899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+3900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+3901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+3902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+3903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+3904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+3905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+3906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+3907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+3908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+3909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+3910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+3894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+3897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+3911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+3912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+3914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+3895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+3915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+3916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+3917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+3919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+3920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+3921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+3922,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+3951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+3952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+3953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+3956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+3957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+3959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+3992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+3993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+3920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+3994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+3995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+3996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+3997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+3998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+3999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+4000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4011,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+4012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+3996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+3999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+3995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+3997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+4017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+4022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+4023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+4024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+4053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+4054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+4055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+4058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+4059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+4061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+4094,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+4095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+4022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+4096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+4097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+4098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+4099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+4100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+4101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+4102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+4114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+4098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+4101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+4099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+4119,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4120,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4123,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+4124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+4125,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+4126,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+4155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+4156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+4157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+4160,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+4161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+4163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+4196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+4197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+4124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+4198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+4199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+4200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+4201,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+4202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+4203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+4204,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4205,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4207,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4212,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+4216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+4200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+4203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+4201,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+4221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar NR_MASTER_PORTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar NR_SLAVE_PORTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar NR_ADDR_RULES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar test_en_i", false,-1);
        tracep->declArray(c+24850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar addr_rules", false,-1, 383,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar NR_SLAVE_PORTS_INTERNAL", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar PORT_SEL_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_req", false,-1, 12,0);
        tracep->declArray(c+10872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_add", false,-1, 415,0);
        tracep->declBus(c+10885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_wen", false,-1, 12,0);
        tracep->declArray(c+10886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_wdata", false,-1, 415,0);
        tracep->declQuad(c+10899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_be", false,-1, 51,0);
        tracep->declBus(c+4227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_gnt", false,-1, 12,0);
        tracep->declBus(c+4228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_r_opc", false,-1, 12,0);
        tracep->declArray(c+4229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_r_rdata", false,-1, 415,0);
        tracep->declBus(c+12017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports_r_valid", false,-1, 12,0);
        tracep->declBus(c+4242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_req", false,-1, 4,0);
        tracep->declArray(c+4243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_add", false,-1, 159,0);
        tracep->declBus(c+4248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_wen", false,-1, 4,0);
        tracep->declArray(c+4249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_wdata", false,-1, 159,0);
        tracep->declBus(c+4254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_be", false,-1, 19,0);
        tracep->declBus(c+4255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_gnt", false,-1, 4,0);
        tracep->declBus(c+4256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_r_opc", false,-1, 4,0);
        tracep->declArray(c+11820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_r_rdata", false,-1, 159,0);
        tracep->declBus(c+24206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports_r_valid", false,-1, 4,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar REQ_AGG_DATA_WIDTH", false,-1, 31,0);
        tracep->declArray(c+4257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar req_data_agg_in", false,-1, 896,0);
        tracep->declArray(c+4286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar req_data_agg_out", false,-1, 344,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar RESP_AGG_DATA_WIDTH", false,-1, 31,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar resp_data_agg_in", false,-1, 164,0);
        tracep->declArray(c+4303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar resp_data_agg_out", false,-1, 428,0);
        tracep->declQuad(c+4317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar port_sel", false,-1, 38,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar DEFAULT_IDX", false,-1, 2,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar NumIn", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar BroadCastOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar ExtPrio", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar rst_ni", false,-1);
        tracep->declBus(c+24905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar rr_i", false,-1, 19,0);
        tracep->declBus(c+4226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar req_i", false,-1, 12,0);
        tracep->declQuad(c+4317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar add_i", false,-1, 38,0);
        tracep->declBus(c+10885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar wen_i", false,-1, 12,0);
        tracep->declArray(c+4257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar wdata_i", false,-1, 896,0);
        tracep->declBus(c+4227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gnt_o", false,-1, 12,0);
        tracep->declBus(c+12017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar vld_o", false,-1, 12,0);
        tracep->declArray(c+4303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar rdata_o", false,-1, 428,0);
        tracep->declBus(c+4255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gnt_i", false,-1, 4,0);
        tracep->declBus(c+4242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar req_o", false,-1, 4,0);
        tracep->declArray(c+4286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar wdata_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar rdata_i", false,-1, 164,0);
        tracep->declArray(c+4319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar sl_data", false,-1, 4484,0);
        tracep->declArray(c+4460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar ma_data", false,-1, 4484,0);
        tracep->declArray(c+4601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar sl_gnt", false,-1, 64,0);
        tracep->declArray(c+4604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar sl_req", false,-1, 64,0);
        tracep->declArray(c+4607,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar ma_gnt", false,-1, 64,0);
        tracep->declArray(c+4610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar ma_req", false,-1, 64,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4613,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4615,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4619,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[0] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4634,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4637,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4637,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[1] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4653,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[2] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[3] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10606,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[4] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4714,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4715,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4716,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[5] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4733,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4735,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[6] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4746,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4748,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10612,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[7] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4773,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[8] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4789,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4792,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4789,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12047,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[9] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4805,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12048,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[10] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4828,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[11] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux NumOut", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux ReqDataWidth", false,-1, 31,0);
        tracep->declBus(c+24880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux RespDataWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux RespLat", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux WriteRespOn", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux BroadCastOn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux rst_ni", false,-1);
        tracep->declBit(c+4841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux req_i", false,-1);
        tracep->declBus(c+4842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux add_i", false,-1, 2,0);
        tracep->declBit(c+10913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux wen_i", false,-1);
        tracep->declArray(c+4843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux data_i", false,-1, 68,0);
        tracep->declBit(c+4846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gnt_o", false,-1);
        tracep->declBit(c+12054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux vld_o", false,-1);
        tracep->declQuad(c+10622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux rdata_o", false,-1, 32,0);
        tracep->declBus(c+4847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux req_o", false,-1, 4,0);
        tracep->declBus(c+4848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gnt_i", false,-1, 4,0);
        tracep->declArray(c+4849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux data_o", false,-1, 344,0);
        tracep->declArray(c+4297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux rdata_i", false,-1, 164,0);
        tracep->declBus(c+4846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux vld_d", false,-1, 0,0);
        tracep->declBus(c+12055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux vld_q", false,-1, 0,0);
        tracep->declBus(c+4842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_d", false,-1, 2,0);
        tracep->declBus(c+12056,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_inputs[12] i_addr_dec_resp_mux gen_several_outputs gen_no_broadcast bank_sel_q", false,-1, 2,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+4860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+4861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+4862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+4891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+4892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+4893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+4896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+4897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+4899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+4932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+4933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12057,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+4860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+4934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+4935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+4936,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+4937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+4938,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+4939,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+4940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4946,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4947,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+4948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+4949,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+4950,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+4951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+4952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+4936,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+4939,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4954,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+4937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+4957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+4958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+4959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+4961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[0] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+4962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+4963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+4964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+4993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+4994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+4995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+4998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+4999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+5001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+5034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+5035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+4962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10625,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+5036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+5037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+5038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+5039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+5040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+5041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5047,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5048,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+5054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+5038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+5041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+194,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5056,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+5039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+5059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[1] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+5064,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+5065,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+5066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+5095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+5096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+5097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+5100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+5101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+5103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+5136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+5137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+5064,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+5138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+5139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+5140,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+5141,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+5142,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+5143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5145,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+5156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+5140,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+5143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5158,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5160,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+5141,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+5161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[2] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+5166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+5167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+5168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+5197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+5198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+5199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+5202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+5203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+5205,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+5238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+5239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+5166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+5240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+5241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+5242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+5243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+5244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+5245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+5258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+5242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+5245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5262,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+5243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+5263,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+204,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[3] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree NumIn", false,-1, 31,0);
        tracep->declBus(c+24879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree ExtPrio", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree AxiVldRdy", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree rr_i", false,-1, 3,0);
        tracep->declBus(c+5268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree req_i", false,-1, 12,0);
        tracep->declBus(c+5269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gnt_o", false,-1, 12,0);
        tracep->declArray(c+5270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree data_i", false,-1, 896,0);
        tracep->declBit(c+5299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree req_o", false,-1);
        tracep->declBit(c+5300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gnt_i", false,-1);
        tracep->declArray(c+5301,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree data_o", false,-1, 68,0);
        tracep->declBus(c+5304,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+5305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+5307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter data_nodes", false,-1, 1034,0);
        tracep->declBus(c+5340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+5341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+12061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+5268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBus(c+5342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+5343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+5344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+5345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+5346,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+5347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+5348,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5351,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+5356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+5357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+5358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+5359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+5360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+5344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+5347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5362,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5364,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+5343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+5345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+5365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+5366,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+5367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+5369,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar i_xbar gen_outputs[4] gen_rr_arb_tree i_rr_arb_tree gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5370,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[0] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5376,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5377,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[1] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5380,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[2] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[3] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5388,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[4] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[5] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5396,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[6] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[7] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10922,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[8] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5406,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5407,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[9] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10924,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5410,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[10] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10925,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[11] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+5418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode idx_o", false,-1, 2,0);
        tracep->declBit(c+5419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+5420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode default_idx_i", false,-1, 2,0);
        tracep->declBus(c+5421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar gen_addr_decoders[12] i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_error_slave_contig_xbar ERROR_RESPONSE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_error_slave_contig_xbar clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_error_slave_contig_xbar rst_ni", false,-1);
        tracep->declBit(c+5422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_error_slave_contig_xbar error_valid_d", false,-1);
        tracep->declBit(c+12062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_error_slave_contig_xbar error_valid_q", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declArray(c+24934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar Cfg", false,-1, 298,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar test_i", false,-1);
        tracep->declArray(c+24862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar addr_map_i", false,-1, 95,0);
        tracep->declBus(c+24944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar en_default_mst_port_i", false,-1, 12,0);
        tracep->declBus(c+24944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar default_mst_port_i", false,-1, 12,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar AxiIdWidthMstPorts", false,-1, 31,0);
        tracep->declArray(c+12063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar mst_reqs", false,-1, 197,0);
        tracep->declQuad(c+5423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar mst_resps", false,-1, 63,0);
        tracep->declArray(c+5425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_reqs", false,-1, 2469,0);
        tracep->declArray(c+5503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_resps", false,-1, 727,0);
        tracep->declArray(c+24945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar Cfg", false,-1, 298,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar ATOPs", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar test_i", false,-1);
        tracep->declArray(c+5425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar slv_ports_req_i", false,-1, 2469,0);
        tracep->declArray(c+5503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar slv_ports_resp_o", false,-1, 727,0);
        tracep->declArray(c+12063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar mst_ports_req_o", false,-1, 197,0);
        tracep->declQuad(c+5423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar mst_ports_resp_i", false,-1, 63,0);
        tracep->declArray(c+24955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar addr_map_i", false,-1, 95,0);
        tracep->declBus(c+24944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar en_default_mst_port_i", false,-1, 12,0);
        tracep->declBus(c+24944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar default_mst_port_i", false,-1, 12,0);
        tracep->declArray(c+5526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar slv_reqs", false,-1, 4939,0);
        tracep->declArray(c+5681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar slv_resps", false,-1, 1455,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar cfg_NoMstPorts", false,-1, 31,0);
        tracep->declArray(c+5727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar mst_reqs", false,-1, 2469,0);
        tracep->declArray(c+10629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar mst_resps", false,-1, 727,0);
        tracep->declBus(c+5805,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] dec_aw_valid", false,-1);
        tracep->declBit(c+5810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] dec_aw_error", false,-1);
        tracep->declBit(c+5811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] dec_ar_valid", false,-1);
        tracep->declBit(c+5812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] dec_ar_error", false,-1);
        tracep->declBus(c+5813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] dec_aw_valid", false,-1);
        tracep->declBit(c+5818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] dec_aw_error", false,-1);
        tracep->declBit(c+5819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] dec_ar_valid", false,-1);
        tracep->declBit(c+5820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] dec_ar_error", false,-1);
        tracep->declBus(c+5821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] dec_aw_valid", false,-1);
        tracep->declBit(c+5826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] dec_aw_error", false,-1);
        tracep->declBit(c+5827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] dec_ar_valid", false,-1);
        tracep->declBit(c+5828,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] dec_ar_error", false,-1);
        tracep->declBus(c+5829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] dec_aw_valid", false,-1);
        tracep->declBit(c+5834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] dec_aw_error", false,-1);
        tracep->declBit(c+5835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] dec_ar_valid", false,-1);
        tracep->declBit(c+5836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] dec_ar_error", false,-1);
        tracep->declBus(c+5837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] dec_aw_valid", false,-1);
        tracep->declBit(c+5842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] dec_aw_error", false,-1);
        tracep->declBit(c+5843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] dec_ar_valid", false,-1);
        tracep->declBit(c+5844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] dec_ar_error", false,-1);
        tracep->declBus(c+5845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] dec_aw_valid", false,-1);
        tracep->declBit(c+5850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] dec_aw_error", false,-1);
        tracep->declBit(c+5851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] dec_ar_valid", false,-1);
        tracep->declBit(c+5852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] dec_ar_error", false,-1);
        tracep->declBus(c+5853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] dec_aw_valid", false,-1);
        tracep->declBit(c+5858,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] dec_aw_error", false,-1);
        tracep->declBit(c+5859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] dec_ar_valid", false,-1);
        tracep->declBit(c+5860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] dec_ar_error", false,-1);
        tracep->declBus(c+5861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] dec_aw_valid", false,-1);
        tracep->declBit(c+5866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] dec_aw_error", false,-1);
        tracep->declBit(c+5867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] dec_ar_valid", false,-1);
        tracep->declBit(c+5868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] dec_ar_error", false,-1);
        tracep->declBus(c+5869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] dec_aw_valid", false,-1);
        tracep->declBit(c+5874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] dec_aw_error", false,-1);
        tracep->declBit(c+5875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] dec_ar_valid", false,-1);
        tracep->declBit(c+5876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] dec_ar_error", false,-1);
        tracep->declBus(c+5877,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5878,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] dec_aw_valid", false,-1);
        tracep->declBit(c+5882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] dec_aw_error", false,-1);
        tracep->declBit(c+5883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] dec_ar_valid", false,-1);
        tracep->declBit(c+5884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] dec_ar_error", false,-1);
        tracep->declBus(c+5885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] dec_aw_valid", false,-1);
        tracep->declBit(c+5890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] dec_aw_error", false,-1);
        tracep->declBit(c+5891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] dec_ar_valid", false,-1);
        tracep->declBit(c+5892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] dec_ar_error", false,-1);
        tracep->declBus(c+5893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] dec_aw_valid", false,-1);
        tracep->declBit(c+5898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] dec_aw_error", false,-1);
        tracep->declBit(c+5899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] dec_ar_valid", false,-1);
        tracep->declBit(c+5900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] dec_ar_error", false,-1);
        tracep->declBus(c+5901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] dec_aw", false,-1, 0,0);
        tracep->declBus(c+5902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] dec_ar", false,-1, 0,0);
        tracep->declBus(c+5903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] slv_aw_select", false,-1, 0,0);
        tracep->declBus(c+5904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] slv_ar_select", false,-1, 0,0);
        tracep->declBit(c+5905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] dec_aw_valid", false,-1);
        tracep->declBit(c+5906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] dec_aw_error", false,-1);
        tracep->declBit(c+5907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] dec_ar_valid", false,-1);
        tracep->declBit(c+5908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] dec_ar_error", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+5909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5805,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+5910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+5911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+5912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux test_i", false,-1);
        tracep->declArray(c+5913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+5919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+5921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+5933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+5937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+5940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+5941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+5942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+5943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+5944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+5945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+5946,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+5947,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+5948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+5949,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+5950,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+5951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+5952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+5953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+5955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+5956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+5957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+5958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+5959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+5960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+5961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+5962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+5963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+5966,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+5967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+5968,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+5969,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+5970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+5971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+5972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+5973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+5974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+5975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+5978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+5979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+5980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+5982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+5983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+5937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+5963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+5940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+5941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+5937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+5940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+5941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+5937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+5984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+5942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+5943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+5984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+5985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+5944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+5986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+5987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+5988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+5989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+5990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+5991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+5992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+5993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+5994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+5995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+5996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+5993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+5994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+5995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+5997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+5947,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+5985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+5944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+5948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+5946,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+5998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+5999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12085,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12086,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12087,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12088,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+5955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+5956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+5953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+5955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+5956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+5953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+5961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+5962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+5960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+5961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+5962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+5960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+5958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+5959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+5957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+5961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+5962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+5960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+6003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+6004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+5962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12089,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12090,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6011,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6011,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+5966,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+5967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+5963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+5966,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+5967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+5963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+6021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+5968,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+5969,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+6021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+5970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+5984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+5945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+6023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12092,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+6026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12094,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+5982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+5983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+5980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+5982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+5983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+5980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+5978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+5979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+5975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+5982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+5983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+5980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+6036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+6037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+5983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10653,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6047,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6047,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+212,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6048,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+6055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+6069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+6070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+6071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+6072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+6073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+6074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+6075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+6076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+6077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+6078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+6079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+6080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+6081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+6069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+6072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6085,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6086,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12117,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+6087,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12119,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6088,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+6089,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12120,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6090,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12122,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6092,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12123,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+6076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+6077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+6094,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12125,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12126,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12127,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+6097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12128,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+6078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+6079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+6078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+6079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+6099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+6055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12133,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+6101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12134,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+6102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+6103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+6104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+6105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12140,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+6106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12141,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12142,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+6107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+6106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12141,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+6105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12142,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+6107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12145,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+6105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+6108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+6109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+6105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+6108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+6109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+6111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[0] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6117,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux test_i", false,-1);
        tracep->declArray(c+6119,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+6125,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6127,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+6139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+6143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+6146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+6147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+6148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+6149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+6150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+6151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+6152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+6153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+6154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+6155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+6156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+6157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+6158,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+6159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+6161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+6162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+6163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+6164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+6165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+6166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+6167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_valid", false,-1);
    }
}

void Vcore_v_mcu::traceInitSub3(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+6168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+6169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+6172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+6173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+6174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+6175,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+6176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+6177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+6178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+6179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+6180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+6181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+6184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+6185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+6186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+6188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+6189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+6143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+6169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+6147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+6143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+6146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+6147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+6143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+6190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+6190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+6192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6194,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6195,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12158,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12160,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6201,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12160,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6201,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+6153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+6154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6204,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6205,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6207,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+6162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+6161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+6162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+6168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+6166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+6167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+6168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+6166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+6163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+6167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+6168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+6166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+6209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+6210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+6168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12170,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6212,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12171,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24966,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+6173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+6169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+6172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+6173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+6169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+6227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6175,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+6227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+6190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+6229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6230,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6231,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+6232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12175,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+6189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+6188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+6189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+6181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+6188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+6189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+6186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+6242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+6243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+6189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12183,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+6261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+6275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+6276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+6277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+6278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+6279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+6280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+6281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+6282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+6283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+6284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+6285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+6286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12194,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+6287,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+6275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12195,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6288,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+6278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6292,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+6293,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+6295,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12201,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6296,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12204,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12205,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+6282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+6283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+6300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6301,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12207,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+6303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+6284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+6285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12212,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+6284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+6285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12212,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+6305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+6261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+6307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+6308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+6309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+6310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+6311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+6312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+6313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+6312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+6311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+6313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+6311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+6314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+6315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+6311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+6314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+6315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+6317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12230,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12231,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[1] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5828,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux test_i", false,-1);
        tracep->declArray(c+6325,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+6331,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+6345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+6349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+6352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+6353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+6354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+6355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+6356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+6357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+6358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+6359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+6360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+6361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+6362,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+6363,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+6364,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+6365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+6367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+6368,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+6369,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+6370,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+6371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+6372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+6373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+6374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+6375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+6378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+6379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+6380,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+6381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+6382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+6383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+6384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+6385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+6386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+6387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+6390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+6391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+6392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+6394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+6395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+6349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+6375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+6353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+6349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+6352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+6353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+6349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+6396,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+6396,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+6398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6406,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6407,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6406,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6407,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+6359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+6360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6410,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+6368,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+6367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+6368,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+6374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+6372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+6373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+6374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+6372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6370,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+6369,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+6373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+6374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+6372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+6415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+6416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+6374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24968,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+6379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+6375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+6378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+6379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+6375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+6433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6380,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+6433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+6396,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+6435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+6438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12262,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+6395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+6394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+6395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+6387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+6394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+6395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+6392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+6448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+6449,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+6395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12263,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6453,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6458,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24969,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6461,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+6467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+6481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+6482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+6483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+6484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+6485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+6486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+6487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+6488,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+6489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+6490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+6491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+6492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+6493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+6481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+6484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6495,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6496,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6498,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+6499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+6501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+6488,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+6489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+6506,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12287,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12288,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6508,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+6509,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+6490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+6491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12292,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12293,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+6490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+6491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12292,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12293,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+6511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+6467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12295,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+6513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12296,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+6514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+6515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+6516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+6517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12301,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+6518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12304,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+6519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+6518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+6517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12304,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+6519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+6517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+6520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+6521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+6517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+6520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+6521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6522,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+6523,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6524,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6525,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[2] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6528,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6529,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6530,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux test_i", false,-1);
        tracep->declArray(c+6531,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+6537,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6539,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+6551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+6555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+6558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+6559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+6560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+6561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+6562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+6563,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+6564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+6565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+6566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+6567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+6568,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+6569,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+6570,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+6571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+6573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+6574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+6575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+6576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+6577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+6578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+6579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+6580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+6581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+6584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+6585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+6586,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+6587,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+6588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+6589,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+6590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+6591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+6592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+6593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+6596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+6597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+6598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+6600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+6601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+6555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+6581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+6559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+6555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+6558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+6559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+6555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+6602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+6602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+6604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6605,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6606,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6607,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6612,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6613,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12325,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6612,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6613,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12326,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6615,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+6565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12327,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+6566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6617,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12328,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6619,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12330,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12331,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+6574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+6573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+6574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+6580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+6578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+6579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+6580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+6578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+6575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+6579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+6580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+6578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+6621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+6622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+6580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12332,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6625,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12334,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6634,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6635,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6636,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6637,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+6585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+6581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+6584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+6585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+6581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+6639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6586,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6587,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+6639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+6602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6563,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+6641,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6642,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12335,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6643,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+6644,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6645,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12336,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12337,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6648,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6649,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6648,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6649,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6653,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+6601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+6600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+6601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+6593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+6600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+6601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+6598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+6654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+6655,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+6601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12346,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6666,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6667,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6668,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6669,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+6673,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10666,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+6687,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+6688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+6689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+6690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12348,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+6691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+6692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+6693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12351,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+6694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+6695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+6696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+6697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+6698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+6699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+6687,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+6690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6703,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+6705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12348,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12362,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6706,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+6707,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12363,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12364,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12366,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12351,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+6694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+6695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+6712,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12368,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12369,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6714,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12370,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+6715,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+6696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+6697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+6696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+6697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+6717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+6673,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10666,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12376,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+6719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12377,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+6720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+6721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+6722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12380,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+6723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+6724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+6725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+6724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+6723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+6725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12388,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+6723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+6726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+6727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+6723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+6726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+6727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+6729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6730,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6731,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[3] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6733,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6735,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6736,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux test_i", false,-1);
        tracep->declArray(c+6737,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+6743,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6745,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+6757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+6761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+6764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+6765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+6766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+6767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+6768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+6769,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+6770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+6771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+6772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+6773,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12396,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+6774,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+6775,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+6776,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+6777,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+6779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+6780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+6781,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+6782,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+6783,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+6784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+6785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+6786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+6787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+6790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+6791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+6792,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+6793,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+6794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+6795,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+6796,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+6797,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+6798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+6799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+6802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+6803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+6804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+6806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+6807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+6761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+6787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+6765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+6761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+6764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+6765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+6761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+6808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+6808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+6810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12406,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12407,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+6771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+6772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12410,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+6780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6777,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+6779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+6780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6777,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+6786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+6784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+6785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+6786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+6784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6782,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6783,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+6781,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+6785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+6786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+6784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+6827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+6828,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+6786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10668,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+6791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+6787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+6790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+6791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+6787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+6845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6792,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6793,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+6845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+6808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6769,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+6847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+6849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+6850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+6851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+6852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+6853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+6854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+6855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+6856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+6857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6858,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+6855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+6856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+6857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+6859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+6807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+6806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+6807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+6799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+6806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+6807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+6804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+6860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+6860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+6861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+6807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+6863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+6864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10669,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+6865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+6866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+6867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+6868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+6869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+6870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+6871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+6860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+6868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+6871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+6869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+6875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+6876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+6877,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+6878,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+6879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+6893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+6894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+6895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+6896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+6897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+6898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+6899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+6900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+6901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+6902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+6903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+6904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+6905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+6893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+6896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+6908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+6911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+6896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+6913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+6899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+6900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+6901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+6918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12449,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+6920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+6921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+6902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+6903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+6902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+6903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+6923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+6879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+6885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6924,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+6925,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12458,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+6926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+6927,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+6928,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12461,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+6929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+6930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+6931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+6930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+6929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+6931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12469,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+6929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+6932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+6933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+6929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+6932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+6933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+6934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+6935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6936,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12472,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+6937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+6938,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12474,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[4] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6939,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+6941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+6942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux test_i", false,-1);
        tracep->declArray(c+6943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+6949,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+6951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+6963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+6967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+6970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+6971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+6972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+6973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+6974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+6975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+6976,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12476,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+6977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+6978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+6979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12477,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+6980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+6981,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+6982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+6983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+6985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+6986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+6987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+6988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+6989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+6990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+6991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+6992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+6993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+6996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+6997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+6998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+6999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+7000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+7001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12479,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+7002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+7003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+7004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+7005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+7008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+7009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+7010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+7012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+7013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+6967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+6993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+6971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+6967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+6970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+6971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+6967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+7014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+7014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+6974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+7016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12480,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12488,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12476,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+6977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+6974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+6978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+6976,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+6986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+6983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+6985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+6986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+6983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+6992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+6990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+6991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+6992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+6990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+6988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+6989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+6987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+6991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+6992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+6990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+7033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+7034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+6992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12495,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12496,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+230,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7047,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+231,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7048,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+6996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+6997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+6993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+6996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+6997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+6993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+7051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+6998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+6999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+7051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+7014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+6975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+7053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+7056,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7057,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12498,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7064,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7065,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+7013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+7012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+7013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+7005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+7012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+7013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+7010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+7066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+7067,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+7013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12506,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10673,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12508,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+7085,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12509,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+7099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+7100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+7101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+7102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12510,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+7103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+7104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+7105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+7106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+7107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+7108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+7109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+7110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+7111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12509,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+7099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+7102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12522,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+7117,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12523,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12510,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12524,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+7119,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12525,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7120,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7122,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12528,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12529,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+7106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+7107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7123,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+7124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12530,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7125,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12531,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7126,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12532,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+7127,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12533,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+7108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+7109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+7108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+7109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12537,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+7129,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+7085,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12538,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+7131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12539,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+7132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12540,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+7133,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12541,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+7134,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12542,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+7135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12545,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+7136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+7137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+7136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+7135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+7137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+7135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+7138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+7139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+7135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+7138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+7139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7140,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+7141,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12552,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7142,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12553,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12554,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[5] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7145,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5858,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux test_i", false,-1);
        tracep->declArray(c+7149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+7155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+7169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+7173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+7176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+7177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+7178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+7179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+7180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+7181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+7182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+7183,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+7184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+7185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+7186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+7187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+7188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+7189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+7191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+7192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+7193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+7194,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+7195,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+7196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+7197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+7198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+7199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+7202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+7203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+7204,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+7205,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+7206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+7207,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+7208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+7209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+7210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+7211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+7214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+7215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+7216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+7218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+7219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+7173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+7199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+7177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+7173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+7176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+7177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+7173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+7220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+7220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+7222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12563,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7230,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7231,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12568,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7230,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7231,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12569,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+7183,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12570,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+7184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12572,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+7192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+7191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+7192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+7198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+7196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+7197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+7198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+7196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7194,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7195,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+7193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+7197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+7198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+7196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+7239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+7240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+7198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24976,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+7203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+7199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+7202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+7203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+7199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+7257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7204,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7205,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+7257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+7220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+7259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+7262,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7263,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12582,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12582,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12586,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+7219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+7218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+7219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+7211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+7218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+7219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+7216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+7272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+7273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+7219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12587,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12589,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7287,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7288,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+7291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+7305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+7306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+7307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+7308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+7309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+7310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+7311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+7312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+7313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+7314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+7315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+7316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+7317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+7305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+7308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+7323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12605,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+7325,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12606,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7326,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12607,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7327,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7328,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+7312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+7313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+7330,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7331,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12612,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7332,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12613,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+7333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+7314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+7315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12617,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+7314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+7315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12617,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+7335,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+7291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7336,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12619,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+7337,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+7338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+7339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+7340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+7341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12625,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+7342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+7343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+7342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+7341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+7343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+7341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+7344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+7345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+7341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+7344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+7345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7346,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+7347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7348,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12634,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12635,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12636,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[6] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7351,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux test_i", false,-1);
        tracep->declArray(c+7355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+7361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7363,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+7375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+7379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+7382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+7383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+7384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+7385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12637,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+7386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+7387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+7388,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+7389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+7390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+7391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+7392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+7393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+7394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+7395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+7397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+7398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+7399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+7400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+7401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+7402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+7403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+7404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+7405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+7408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+7409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+7410,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+7411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+7412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+7413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12641,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+7414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+7415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+7416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+7417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+7420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+7421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+7422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+7424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+7425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+7379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+7405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+7383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+7379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+7382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+7383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+7379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+7426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12637,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+7426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+7428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12642,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12643,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12644,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12645,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12648,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12645,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12649,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12648,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+7389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+7390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7388,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12653,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12655,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+7398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+7397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+7398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+7404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+7402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+7403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+7404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+7402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+7399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+7403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+7404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+7402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+7445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+7446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+7404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7449,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7453,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7458,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7453,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7461,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+7409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+7405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+7408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+7409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+7405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+7463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7410,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+7463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+7426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+7465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+7468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7469,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7472,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7474,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7472,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12666,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7476,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7474,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12667,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7477,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+7425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+7424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+7425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+7417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+7424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+7425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+7422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+7478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+7479,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+7425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12668,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12669,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7488,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7495,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7496,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+7497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+7511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+7512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+7513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+7514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12673,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+7515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+7516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+7517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+7518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+7519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+7520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+7521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+7522,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+7523,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+7511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7524,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+7514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7525,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12683,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7528,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+7529,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12685,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12673,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12686,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7530,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+7531,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12687,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7532,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7533,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7534,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+7518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+7519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+7536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7537,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7538,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+7539,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+7520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+7521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+7520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+7521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+7541,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+7497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7542,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+7543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+7544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+7545,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12703,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+7546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+7547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12706,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12707,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+7548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+7549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+7548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+7547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+7549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12712,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+7547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+7550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+7551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+7547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+7550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+7551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7552,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+7553,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12714,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7554,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12715,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12716,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[7] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux test_i", false,-1);
        tracep->declArray(c+7561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+7567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7569,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+7581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+7585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+7588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+7589,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+7590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+7591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+7592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+7593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+7594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+7595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+7596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+7597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+7598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+7599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+7600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+7601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+7603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+7604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+7605,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+7606,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+7607,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+7608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+7609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+7610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+7611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+7614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+7615,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+7616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+7617,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+7618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+7619,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+7620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+7621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+7622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+7623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+7626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+7627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+7628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+7630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+7631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+7585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+7611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+7589,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+7585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+7588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+7589,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+7585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+7632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+7632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+7634,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7635,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7636,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7637,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7641,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7642,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7643,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12730,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7644,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7641,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7642,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7643,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12731,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7645,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+7595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+7596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12733,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7648,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7649,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12735,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12736,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+7604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+7603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+7604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+7610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+7608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+7609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+7610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+7608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7606,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7607,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+7605,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+7609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+7610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+7608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+7651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+7652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+7610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7653,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12737,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7655,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12738,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12739,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7666,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7667,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7668,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+7615,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+7611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+7614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+7615,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+7611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+7669,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7617,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+7669,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+7632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+7671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12740,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7673,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+7674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12741,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12742,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12743,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12745,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12746,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12743,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12746,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12745,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12748,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7683,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+7631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+7630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+7631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+7623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+7630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+7631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+7628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+7684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+7685,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+7631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7687,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12749,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10685,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12750,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24981,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+7703,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10686,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+7717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+7718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+7719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+7720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+7721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+7722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12755,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+7723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+7724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+7725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+7726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+7727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+7728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+7729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+7717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7730,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+7720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7731,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12763,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7733,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+7735,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12755,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7736,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+7737,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7738,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12769,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7739,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7740,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+7724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+7725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7741,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+7742,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12773,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7743,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12774,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12775,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+7745,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12776,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+7726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+7727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12778,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+7726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+7727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12778,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+7747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+7703,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10686,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7748,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12781,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+7749,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12782,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+7750,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12783,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+7751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+7752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+7753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12788,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+7754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12789,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+7755,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+7754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12789,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+7753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+7755,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12792,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12792,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12793,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+7753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+7756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+7757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12792,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+7753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+7756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+7757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+7759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12795,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12796,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12797,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[8] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7763,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5877,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5878,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux test_i", false,-1);
        tracep->declArray(c+7767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+7773,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7775,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+7787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+7791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+7794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+7795,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+7796,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+7797,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+7798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+7799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+7800,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12800,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+7801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+7802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+7803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+7804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+7805,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+7806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+7807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+7809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+7810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+7811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+7812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+7813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+7814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+7815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+7816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+7817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+7820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+7821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+7822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+7823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+7824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+7825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+7826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+7827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+7828,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+7829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+7832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+7833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+7834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+7836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+7837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+7791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+7817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+7795,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+7791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+7794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+7795,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+7791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+7838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7796,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7797,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+7838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+7840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12805,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12800,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+7801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+7802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7800,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+7810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+7809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+7810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+7816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+7814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+7815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+7816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+7814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+7811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+7815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+7816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+7814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+7857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+7858,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+7816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+7821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+7817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+7820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+7821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+7817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+7875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+7823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+7875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+7876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+7824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+7838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+7877,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+7878,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+7879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+7880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+7881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+7882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+7883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+7884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+7885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+7886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+7887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12828,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+7885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+7886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+7887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+7889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+7836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+7837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+7834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+7836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+7837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+7834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+7832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+7833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+7829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+7836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+7837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+7834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+7890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+7890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+7891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+7837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+7893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+7894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+7895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+7896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+7897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+7898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+7899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+7900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+7901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+7890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+7898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+7901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+7899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+7905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+7906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+7907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+7908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+7909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+7923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+7924,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+7925,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+7926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+7927,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+7928,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+7929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+7930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+7931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+7932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+7933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+7934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+7935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+7923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7936,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7924,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+7926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7925,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+7938,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7939,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+7941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+7926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+7927,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+7928,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+7943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7946,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+7929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+7930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+7931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7947,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+7948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7949,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+7950,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+7951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+7932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+7933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+7932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+7933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+7953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+7909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+7915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7954,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+7955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+7956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+7957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+7958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+7959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+7960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+7961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+7960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+7959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+7961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+7959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+7962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+7963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+7959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+7962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+7963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+7964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+7965,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7966,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12877,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+7967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12878,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+7968,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[9] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7969,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+7971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+7972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux test_i", false,-1);
        tracep->declArray(c+7973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+7979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+7981,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+7993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+7997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+8000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+8001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+8002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+8003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+8004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+8005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+8006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+8007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+8008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+8009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+8011,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+8012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+8013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+8015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+8016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+8017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+8018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+8019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+8020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+8021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+8022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+8023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+8026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+8027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+8028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+8029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+8030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+8031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+8032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+8033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+8034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+8035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+8038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+8039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+8040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+8042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+8043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+7997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+8023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+8001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+7997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+8000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+8001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+7997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+8044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+8003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+8044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+8004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+8046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8047,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+8048,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+8049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+8050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+8051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+8052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+8053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+8054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+8055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8056,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8057,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+8007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+8008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+8016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+8015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+8016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+8022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+8020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+8021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+8022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+8020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+8018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+8019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+8017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+8021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+8022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+8020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+8063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+8064,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+8022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8065,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8067,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8068,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8068,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+8027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+8023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+8026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+8027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+8023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+8081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+8029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+8081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+8030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+8044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+8083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+8085,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+8086,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+8087,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+8088,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+8089,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+8090,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+8091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+8092,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+8093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8088,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8089,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8090,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8094,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8092,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+8043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+8042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+8043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+8038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+8039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+8035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+8042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+8043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+8040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+8096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+8097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+8043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+8115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+8121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8123,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+8129,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+8130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+8131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+8132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+8133,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+8134,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+8135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+12919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+8136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+8137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+12920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+8138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+8139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+12921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+12922,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+8140,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+12923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+8141,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+8129,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12924,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+8142,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+8132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12925,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8145,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12927,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+8147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+12928,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+12929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8133,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8134,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+8149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+12933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+12919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+12934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+8135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+8136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+12920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+8137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+8154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+12936,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+12937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+8157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+12938,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+8138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+8139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+12921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+12940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12922,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+8138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+8139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+12921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+12940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+12922,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+12941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+12942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+8159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+8115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+8121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8123,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8160,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+12943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+8161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+12944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+8162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+12945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+8163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+12946,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+8164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+12947,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+8165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+12948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+12949,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+12950,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+8166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+12951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+12952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+8167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+8166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+12951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+8165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+12952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+8167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+12948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+12953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+12954,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+12954,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+12953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+12955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+8165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+8168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+12948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+8169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+12956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+12954,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+12953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+12956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+8165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+8168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+12948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+8169,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8170,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+8171,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12959,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+12960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[10] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+8175,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+8176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+8177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+8178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux test_i", false,-1);
        tracep->declArray(c+8179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+8185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+8199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+8203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+8206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+8207,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+8208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+8209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+12961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+8210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+8211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+8212,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+12962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+8213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+8214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+8215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+12963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+8217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+8218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+8219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+8221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+8222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+8223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+8224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+8225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+8226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+8227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+8228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+8229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+8232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+8233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+8234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+8235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+12964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+8236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+8237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+12965,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+8238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+8239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+8240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+8241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+8244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+8245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+8246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+8248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+8249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+8203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+8229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+8207,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+8203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+8206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+8207,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+8203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+8250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+8209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+8250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+8210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+8252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12966,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+8254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+8255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12968,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+8256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+8257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12969,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+8258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+8259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+8260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+8261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12969,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8262,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8263,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+8213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+12975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+8214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8212,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12976,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+12977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+12978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+12979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+8222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+8221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+8222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8219,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+8228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+8226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+8227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+8228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+8226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+8224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+8225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+8223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+8227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+8228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+8226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+8269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+8270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+8228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12981,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+8233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+8229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+8232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+8233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+8229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+8287,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+8235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+12964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+8287,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8288,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+8236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+8250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+8289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+12983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+8291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+8292,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+8293,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+12984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+12985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+8294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+8295,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+12986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+8296,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+8297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+8298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+12988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+8299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+12989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8295,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8296,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+12989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+12988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+12991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8301,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+8249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+8248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+8249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+8244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+8245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+8241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+8248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+8249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+8246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+8302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+8303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+8249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+12992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+12993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+12994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+8321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+8327,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+12995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+8335,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+8336,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+8337,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+8338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+12996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+12997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+8339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+8340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+12998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+8341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+12999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+13000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+8342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+8343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+13001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+8344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+8345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+13002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+13003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+8346,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+13004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+8347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+12995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+8335,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+13005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+8348,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8336,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+8338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8337,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8351,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+13008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+8353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+13009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+12996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+12997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+13010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+12998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+8355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13011,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13012,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+13014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+12999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+13000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+13015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+8341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+8342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+13001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+8343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+8360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8362,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+13018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+8363,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+13019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+8344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+8345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+13002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+13021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+13003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+13022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+8344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+8345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+13002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+13021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+13003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+13022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+13023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+8365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+8321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+8327,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8366,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+13024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+8367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+13025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+8368,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+13026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+8369,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+13027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+8370,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+13028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+8371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+13029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+13030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+13031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+8372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+13032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+13033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+8373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+8372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+13032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+8371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+13033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+8373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+13029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+13034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+13035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+13035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+13034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+13036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+8371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+8374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+13029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+8375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+13037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+13035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+13034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+13037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+8371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+8374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+13029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+8375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8376,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+8377,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8380,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+13041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[11] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+8381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+5906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+8382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+8383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+24958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+5902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+5907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+5908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+8384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux test_i", false,-1);
        tracep->declArray(c+8385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux slv_req_i", false,-1, 189,0);
        tracep->declBus(c+5903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+5904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+8391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux mst_reqs_o", false,-1, 379,0);
        tracep->declArray(c+8405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux mst_resps_i", false,-1, 111,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+8409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_aw_chan_select", false,-1, 74,0);
        tracep->declBit(c+8412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+8413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+8414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+8415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+13042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+8416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux aw_push", false,-1);
        tracep->declBit(c+8417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux atop_inject", false,-1);
        tracep->declBit(c+8418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+13043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+8419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux w_fifo_empty", false,-1);
        tracep->declBus(c+8420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+8421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+13044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+8423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux aw_valid", false,-1);
        tracep->declBit(c+8424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux aw_ready", false,-1);
        tracep->declQuad(c+8425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+8427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+8428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+8429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux mst_b_chans", false,-1, 17,0);
        tracep->declBus(c+8430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+8431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+8432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_b_chan", false,-1, 8,0);
        tracep->declBit(c+8433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+8434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+8435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_ar_chan_select", false,-1, 68,0);
        tracep->declBit(c+8438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+8439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+8440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+8441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+13045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+8442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux ar_push", false,-1);
        tracep->declBit(c+8443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+13046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+8444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+8445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux ar_valid", false,-1);
        tracep->declBit(c+8446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux ar_ready", false,-1);
        tracep->declArray(c+8447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux mst_r_chans", false,-1, 83,0);
        tracep->declBus(c+8450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+8451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+8452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_r_chan", false,-1, 41,0);
        tracep->declBit(c+8454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+8455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+8409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_aw_chan_select_in", false,-1, 74,0);
        tracep->declArray(c+8435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux slv_ar_chan_select_in", false,-1, 68,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+8413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+8409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg data_i", false,-1, 74,0);
        tracep->declBit(c+8412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+8413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+8409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_spill_reg data_o", false,-1, 74,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+8456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+8415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+13042,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+8456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+8416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+8458,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+13047,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+8460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+8461,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+13048,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+13049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+8462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+8463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+13050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+8464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+8465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+8466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+13052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+8467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13054,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8469,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+13043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+8419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+13056,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+8420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13057,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8472,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8474,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+13060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+8428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+8427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+8428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+8434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+8432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg data_i", false,-1, 8,0);
        tracep->declBit(c+8433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+8434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+8432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_spill_reg data_o", false,-1, 8,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+8430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+8431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+8429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux data_i", false,-1, 17,0);
        tracep->declBit(c+8433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+8434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+8432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux data_o", false,-1, 8,0);
        tracep->declBus(c+8475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+8476,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 8,0);
        tracep->declBus(c+8434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8477,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+13061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8479,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+13062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+13063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8480,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8480,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8488,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+8439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+8435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg data_i", false,-1, 68,0);
        tracep->declBit(c+8438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+8439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+8435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_spill_reg data_o", false,-1, 68,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+8493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+8441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+13045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+8493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter push_axi_id_i", false,-1, 0,0);
        tracep->declBus(c+8494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+8442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+8456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+8495,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 0,0);
        tracep->declBit(c+8496,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+13064,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter mst_select_q", false,-1, 1,0);
        tracep->declBus(c+8497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter push_en", false,-1, 1,0);
        tracep->declBus(c+8498,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter inject_en", false,-1, 1,0);
        tracep->declBus(c+8499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter pop_en", false,-1, 1,0);
        tracep->declBus(c+13065,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter occupied", false,-1, 1,0);
        tracep->declBus(c+13066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter cnt_full", false,-1, 1,0);
        tracep->declBit(c+8500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+8501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+13067,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+8502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13068,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+8503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+8504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+13069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+8505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13068,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13067,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8506,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+8503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+8504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+8505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+8507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+8455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg data_i", false,-1, 41,0);
        tracep->declBit(c+8454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+8455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+8452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_spill_reg data_o", false,-1, 41,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+8450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+8451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+8447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux data_i", false,-1, 83,0);
        tracep->declBit(c+8454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+8455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+8452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux data_o", false,-1, 41,0);
        tracep->declBus(c+8508,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+8508,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+8509,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 41,0);
        tracep->declBus(c+8455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+8511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+13073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+8512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+8513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+13074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+13075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+8514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+8515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+8516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+8517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+8518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+8519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+8508,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+8516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+8519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8522,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+8517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+8523,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+8524,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+8525,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+8526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_demux gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+8527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+8533,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv err_req", false,-1, 189,0);
        tracep->declQuad(c+10702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv err_resp", false,-1, 55,0);
        tracep->declBit(c+13076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+8541,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+8542,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+8543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+8544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv w_fifo_data", false,-1, 0,0);
        tracep->declBit(c+13077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+13078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+8545,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+8546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+13079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv b_fifo_data", false,-1, 0,0);
        tracep->declBus(c+8547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_fifo_inp", false,-1, 8,0);
        tracep->declBit(c+13080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+13081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+8548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+8549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+13082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_fifo_data", false,-1, 8,0);
        tracep->declBit(c+8550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+8551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+13083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+13084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+8552,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+13085,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+8553,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+13076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+8541,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+13086,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+8554,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8542,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+8544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+8556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13087,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13088,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+13089,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+8559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo mem_n", false,-1, 3,0);
        tracep->declBus(c+13090,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_w_fifo mem_q", false,-1, 3,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+13077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+13078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+13091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+8544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+8545,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+13079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+8546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+8561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13092,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8563,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13094,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo mem_n", false,-1, 1,0);
        tracep->declBus(c+13095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_b_fifo mem_q", false,-1, 1,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+13080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+13081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+13096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+8547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo data_i", false,-1, 8,0);
        tracep->declBit(c+8548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+13082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo data_o", false,-1, 8,0);
        tracep->declBit(c+8549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+8566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+8568,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+13099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+8569,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo mem_n", false,-1, 35,0);
        tracep->declQuad(c+13100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_fifo mem_q", false,-1, 35,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+8550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+8551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+13083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+13102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+13084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+13103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+8550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+8551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+13083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+13102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+13084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+13103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+13104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+8571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter rst_ni", false,-1);
        tracep->declArray(c+8527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter slv_req_i", false,-1, 189,0);
        tracep->declQuad(c+8533,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter slv_resp_o", false,-1, 55,0);
        tracep->declArray(c+8535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter mst_req_o", false,-1, 189,0);
        tracep->declQuad(c+10702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter mst_resp_i", false,-1, 55,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8572,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter w_cnt_d", false,-1, 3,0);
        tracep->declBus(c+13105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter w_cnt_q", false,-1, 3,0);
        tracep->declBus(c+8573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+13106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+8574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+13107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+8575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter id_d", false,-1, 0,0);
        tracep->declBus(c+13108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter id_q", false,-1, 0,0);
        tracep->declBus(c+8576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+13109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+8577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+13110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+13111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+13112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+8578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+13113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+13114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+8579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+8578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+13113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+8577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+13114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+8579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+13110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+13115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+13116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+13116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+13115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+13117,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+8577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+8580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+13110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+8581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+13118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+13116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+13115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+13118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+8577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+8580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+13110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+8581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+8582,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+8583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13119,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13120,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+8585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+8586,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+13122,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_slv_port_demux[12] i_axi_err_slv genblk1 i_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SlvAxiIDWidth", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux NoSlvPorts", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux MaxWTrans", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux FallThrough", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillAw", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillW", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillB", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillAr", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux SpillR", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux test_i", false,-1);
        tracep->declArray(c+8587,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_reqs_i", false,-1, 2469,0);
        tracep->declArray(c+10629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux slv_resps_o", false,-1, 727,0);
        tracep->declArray(c+12063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_req_o", false,-1, 197,0);
        tracep->declQuad(c+5423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux mst_resp_i", false,-1, 63,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux MstIdxBits", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux MstAxiIDWidth", false,-1, 31,0);
        tracep->declArray(c+8665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_chans", false,-1, 1013,0);
        tracep->declBus(c+8697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_valids", false,-1, 12,0);
        tracep->declBus(c+8698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_aw_readies", false,-1, 12,0);
        tracep->declArray(c+8699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_chans", false,-1, 558,0);
        tracep->declBus(c+8717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_valids", false,-1, 12,0);
        tracep->declBus(c+8718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_w_readies", false,-1, 12,0);
        tracep->declArray(c+13123,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_chans", false,-1, 168,0);
        tracep->declBus(c+13129,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_valids", false,-1, 12,0);
        tracep->declBus(c+8719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_b_readies", false,-1, 12,0);
        tracep->declArray(c+8720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_chans", false,-1, 935,0);
        tracep->declBus(c+8750,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_valids", false,-1, 12,0);
        tracep->declBus(c+8751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_ar_readies", false,-1, 12,0);
        tracep->declArray(c+13130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_chans", false,-1, 597,0);
        tracep->declBus(c+13149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_valids", false,-1, 12,0);
        tracep->declBus(c+8752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux slv_r_readies", false,-1, 12,0);
        tracep->declArray(c+8753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_chan", false,-1, 77,0);
        tracep->declBit(c+8756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_valid", false,-1);
        tracep->declBit(c+13150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_aw_ready", false,-1);
        tracep->declBit(c+8757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux aw_valid", false,-1);
        tracep->declBit(c+8758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux aw_ready", false,-1);
        tracep->declBit(c+8759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux lock_aw_valid_d", false,-1);
        tracep->declBit(c+13151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux lock_aw_valid_q", false,-1);
        tracep->declBit(c+8760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux load_aw_lock", false,-1);
        tracep->declBit(c+13152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_full", false,-1);
        tracep->declBit(c+8761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_empty", false,-1);
        tracep->declBit(c+8762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_push", false,-1);
        tracep->declBit(c+8763,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_pop", false,-1);
        tracep->declBus(c+8764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux w_fifo_data", false,-1, 3,0);
        tracep->declQuad(c+8765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_chan", false,-1, 42,0);
        tracep->declBit(c+8767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_valid", false,-1);
        tracep->declBit(c+13153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_w_ready", false,-1);
        tracep->declBus(c+13154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux switch_b_id", false,-1, 3,0);
        tracep->declBus(c+13155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_b_chan", false,-1, 12,0);
        tracep->declBit(c+13156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_b_valid", false,-1);
        tracep->declArray(c+8768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_ar_chan", false,-1, 71,0);
        tracep->declBit(c+8771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux ar_valid", false,-1);
        tracep->declBit(c+13157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux ar_ready", false,-1);
        tracep->declBus(c+13158,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux switch_r_id", false,-1, 3,0);
        tracep->declQuad(c+13159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_chan", false,-1, 45,0);
        tracep->declBit(c+13161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux mst_r_valid", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8775,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8776,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8777,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8781,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8782,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8788,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8775,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8776,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8777,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8781,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[0] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24669,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8797,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13170,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13171,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8797,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13170,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13171,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[1] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[2] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13175,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13175,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[3] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[4] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[5] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24612,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[6] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24613,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8936,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8939,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13183,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8939,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13183,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[7] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[8] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24615,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+8978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+8979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+8980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+8983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+8984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+8985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+8986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+8978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+8979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+8989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+8983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+8984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+8985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[9] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+8992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+8995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+8996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+8997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+8999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+9002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+9005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+9008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+8995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+8996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+8997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+8999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+9011,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+9005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[10] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24617,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+9014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+9017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+9019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+9021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+9024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+9027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+9030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+9017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+9019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+9021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+9033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+9027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[11] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend NoBus", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend AxiIdWidthSlvPort", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend AxiIdWidthMstPort", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend PreIdWidth", false,-1, 31,0);
        tracep->declBus(c+24990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend pre_id_i", false,-1, 3,0);
        tracep->declArray(c+9036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_aw_chans_i", false,-1, 73,0);
        tracep->declBus(c+9039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_aw_valids_i", false,-1, 0,0);
        tracep->declBus(c+9040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_aw_readies_o", false,-1, 0,0);
        tracep->declQuad(c+9041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_w_chans_i", false,-1, 42,0);
        tracep->declBus(c+9043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_w_valids_i", false,-1, 0,0);
        tracep->declBus(c+9044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_w_readies_o", false,-1, 0,0);
        tracep->declBus(c+13162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_b_chans_o", false,-1, 8,0);
        tracep->declBus(c+13192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_b_valids_o", false,-1, 0,0);
        tracep->declBus(c+9045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_b_readies_i", false,-1, 0,0);
        tracep->declArray(c+9046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_ar_chans_i", false,-1, 67,0);
        tracep->declBus(c+9049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_ar_valids_i", false,-1, 0,0);
        tracep->declBus(c+9050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_ar_readies_o", false,-1, 0,0);
        tracep->declQuad(c+13164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_r_chans_o", false,-1, 41,0);
        tracep->declBus(c+13193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_r_valids_o", false,-1, 0,0);
        tracep->declBus(c+9051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend slv_r_readies_i", false,-1, 0,0);
        tracep->declArray(c+9052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_aw_chans_o", false,-1, 77,0);
        tracep->declBus(c+9039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_aw_valids_o", false,-1, 0,0);
        tracep->declBus(c+9040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_aw_readies_i", false,-1, 0,0);
        tracep->declQuad(c+9041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_w_chans_o", false,-1, 42,0);
        tracep->declBus(c+9043,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_w_valids_o", false,-1, 0,0);
        tracep->declBus(c+9044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_w_readies_i", false,-1, 0,0);
        tracep->declBus(c+13167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_b_chans_i", false,-1, 12,0);
        tracep->declBus(c+13192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_b_valids_i", false,-1, 0,0);
        tracep->declBus(c+9045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_b_readies_o", false,-1, 0,0);
        tracep->declArray(c+9055,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_ar_chans_o", false,-1, 71,0);
        tracep->declBus(c+9049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_ar_valids_o", false,-1, 0,0);
        tracep->declBus(c+9050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_ar_readies_i", false,-1, 0,0);
        tracep->declQuad(c+13168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_r_chans_i", false,-1, 45,0);
        tracep->declBus(c+13193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_r_valids_i", false,-1, 0,0);
        tracep->declBus(c+9051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux gen_id_prepend[12] i_id_prepend mst_r_readies_o", false,-1, 0,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter rr_i", false,-1, 3,0);
        tracep->declBus(c+8697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter req_i", false,-1, 12,0);
        tracep->declBus(c+8698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gnt_o", false,-1, 12,0);
        tracep->declArray(c+8665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_i", false,-1, 1013,0);
        tracep->declBit(c+8757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter req_o", false,-1);
        tracep->declBit(c+8758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gnt_i", false,-1);
        tracep->declArray(c+8753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter data_o", false,-1, 77,0);
        tracep->declBus(c+9058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+9059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+9061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter data_nodes", false,-1, 1169,0);
        tracep->declBus(c+9098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+9099,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+13194,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+9100,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBit(c+9101,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+13195,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+13196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 12,0);
        tracep->declBus(c+9102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+9103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+9104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+9105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+9106,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+9107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+24991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9108,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9110,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+9111,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9112,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+9113,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+9114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+9115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+9117,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+9118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+9119,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+9120,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+24992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+24993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+9104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+9107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+262,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+9121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+9122,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+9124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9103,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+9105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+9125,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+9126,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+9127,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+9129,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+13152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo full_o", false,-1);
        tracep->declBit(c+8761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+13197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+9130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+8762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo push_i", false,-1);
        tracep->declBus(c+8764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+8763,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+9131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+9132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+9133,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+13199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+9134,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+13200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+9135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo mem_n", false,-1, 15,0);
        tracep->declBus(c+13201,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_fifo mem_q", false,-1, 15,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+13150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+8753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_i", false,-1, 77,0);
        tracep->declBit(c+13202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+9136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+13203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg data_o", false,-1, 77,0);
        tracep->declArray(c+13206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg a_data_q", false,-1, 77,0);
        tracep->declBit(c+13209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg a_full_q", false,-1);
        tracep->declBit(c+9137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg a_fill", false,-1);
        tracep->declBit(c+13210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg a_drain", false,-1);
        tracep->declBit(c+24994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg a_en", false,-1);
        tracep->declBit(c+24995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg a_en_data", false,-1);
        tracep->declArray(c+13211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg b_data_q", false,-1, 77,0);
        tracep->declBit(c+13214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg b_full_q", false,-1);
        tracep->declBit(c+9138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg b_fill", false,-1);
        tracep->declBit(c+10705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_aw_spill_reg gen_spill_reg b_drain", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+13153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+8765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+13215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+9139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+13216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declQuad(c+13218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg a_data_q", false,-1, 42,0);
        tracep->declBit(c+13220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg a_full_q", false,-1);
        tracep->declBit(c+9140,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg a_fill", false,-1);
        tracep->declBit(c+13221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg a_drain", false,-1);
        tracep->declBit(c+24996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg a_en", false,-1);
        tracep->declBit(c+24997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg a_en_data", false,-1);
        tracep->declQuad(c+13222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg b_data_q", false,-1, 42,0);
        tracep->declBit(c+13224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg b_full_q", false,-1);
        tracep->declBit(c+9141,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg b_fill", false,-1);
        tracep->declBit(c+10706,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_w_spill_reg gen_spill_reg b_drain", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9142,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+13225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+9143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_i", false,-1, 12,0);
        tracep->declBit(c+13156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+9144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+13155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg data_o", false,-1, 12,0);
        tracep->declBus(c+13226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg a_data_q", false,-1, 12,0);
        tracep->declBit(c+13227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg a_full_q", false,-1);
        tracep->declBit(c+9145,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg a_fill", false,-1);
        tracep->declBit(c+13228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg a_drain", false,-1);
        tracep->declBit(c+24998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg a_en", false,-1);
        tracep->declBit(c+24999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg a_en_data", false,-1);
        tracep->declBus(c+13229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg b_data_q", false,-1, 12,0);
        tracep->declBit(c+13230,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg b_full_q", false,-1);
        tracep->declBit(c+9146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg b_fill", false,-1);
        tracep->declBit(c+10707,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_b_spill_reg gen_spill_reg b_drain", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter FairArb", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter flush_i", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter rr_i", false,-1, 3,0);
        tracep->declBus(c+8750,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter req_i", false,-1, 12,0);
        tracep->declBus(c+8751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gnt_o", false,-1, 12,0);
        tracep->declArray(c+8720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_i", false,-1, 935,0);
        tracep->declBit(c+8771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter req_o", false,-1);
        tracep->declBit(c+13157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gnt_i", false,-1);
        tracep->declArray(c+8768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter data_o", false,-1, 71,0);
        tracep->declBus(c+9147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter idx_o", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declQuad(c+9148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter index_nodes", false,-1, 59,0);
        tracep->declArray(c+9150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter data_nodes", false,-1, 1079,0);
        tracep->declBus(c+10708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gnt_nodes", false,-1, 14,0);
        tracep->declBus(c+9184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_nodes", false,-1, 14,0);
        tracep->declBus(c+13231,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter rr_q", false,-1, 3,0);
        tracep->declBus(c+9185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter req_d", false,-1, 12,0);
        tracep->declBus(c+10709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr rr_d", false,-1, 3,0);
        tracep->declBit(c+10710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+13232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+13233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_lock req_q", false,-1, 12,0);
        tracep->declBus(c+9186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 12,0);
        tracep->declBus(c+9187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 12,0);
        tracep->declBus(c+9188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 3,0);
        tracep->declBus(c+9189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 3,0);
        tracep->declBus(c+9190,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 3,0);
        tracep->declBit(c+9191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+25000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9192,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9193,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[1] gen_level[0] sel", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[1] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9194,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[1] gen_level[1] sel", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[1] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+9195,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[0] sel", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9196,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[1] sel", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+9197,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[2] sel", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+9198,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[3] sel", false,-1);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[2] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+9199,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[0] sel", false,-1);
        tracep->declBus(c+24883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBit(c+9200,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[1] sel", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[1] Idx0", false,-1, 31,0);
        tracep->declBus(c+24885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[1] Idx1", false,-1, 31,0);
        tracep->declBit(c+9201,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[2] sel", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[2] Idx0", false,-1, 31,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[2] Idx1", false,-1, 31,0);
        tracep->declBit(c+9202,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[3] sel", false,-1);
        tracep->declBus(c+24887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[3] Idx0", false,-1, 31,0);
        tracep->declBus(c+24888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[3] Idx1", false,-1, 31,0);
        tracep->declBit(c+9203,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[4] sel", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[4] Idx0", false,-1, 31,0);
        tracep->declBus(c+24889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[4] Idx1", false,-1, 31,0);
        tracep->declBit(c+9204,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[5] sel", false,-1);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[5] Idx0", false,-1, 31,0);
        tracep->declBus(c+24890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[5] Idx1", false,-1, 31,0);
        tracep->declBit(c+25001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[6] sel", false,-1);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[6] Idx0", false,-1, 31,0);
        tracep->declBus(c+24892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[6] Idx1", false,-1, 31,0);
        tracep->declBit(c+25002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[7] sel", false,-1);
        tracep->declBus(c+24894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[7] Idx0", false,-1, 31,0);
        tracep->declBus(c+24895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_levels[3] gen_level[7] Idx1", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 12,0);
        tracep->declBus(c+9188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 3,0);
        tracep->declBit(c+9191,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+9205,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+9206,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+9208,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 12,0);
        tracep->declBus(c+9189,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 3,0);
        tracep->declBit(c+9209,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declQuad(c+268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 51,0);
        tracep->declBus(c+9210,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 15,0);
        tracep->declQuad(c+9211,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 63,0);
        tracep->declBus(c+9213,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 12,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_arbiter gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+8771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+13157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+8768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_i", false,-1, 71,0);
        tracep->declBit(c+13234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+9214,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+13235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg data_o", false,-1, 71,0);
        tracep->declArray(c+13238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg a_data_q", false,-1, 71,0);
        tracep->declBit(c+13241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg a_full_q", false,-1);
        tracep->declBit(c+9215,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg a_fill", false,-1);
        tracep->declBit(c+13242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg a_drain", false,-1);
        tracep->declBit(c+25003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg a_en", false,-1);
        tracep->declBit(c+25004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg a_en_data", false,-1);
        tracep->declArray(c+13243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg b_data_q", false,-1, 71,0);
        tracep->declBit(c+13246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg b_full_q", false,-1);
        tracep->declBit(c+9216,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg b_fill", false,-1);
        tracep->declBit(c+10711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_ar_spill_reg gen_spill_reg b_drain", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9217,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+13247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+9218,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_i", false,-1, 45,0);
        tracep->declBit(c+13161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+9220,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+13159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg data_o", false,-1, 45,0);
        tracep->declQuad(c+13248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg a_data_q", false,-1, 45,0);
        tracep->declBit(c+13250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg a_full_q", false,-1);
        tracep->declBit(c+9221,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg a_fill", false,-1);
        tracep->declBit(c+13251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg a_drain", false,-1);
        tracep->declBit(c+25005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg a_en", false,-1);
        tracep->declBit(c+25006,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg a_en_data", false,-1);
        tracep->declQuad(c+13252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg b_data_q", false,-1, 45,0);
        tracep->declBit(c+13254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg b_full_q", false,-1);
        tracep->declBit(c+9222,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg b_fill", false,-1);
        tracep->declBit(c+10712,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar i_xbar gen_mst_port_mux[0] i_axi_mux gen_mux i_r_spill_reg gen_spill_reg b_drain", false,-1);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9223,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+21225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+21228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+21229,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+21232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9224,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10714,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+21233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9225,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+21234,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+21233,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+21235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+21236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+21237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9227,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+9228,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+9231,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+9232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+9235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+9237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+3066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+9237,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+9240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+9241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+9242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+18564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+18567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+18568,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+18571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+18572,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+18105,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+18572,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+18573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+18574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+18575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+18576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+18579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+18580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+18583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+18584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9249,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9250,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13262,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+18107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+18584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+18585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+18586,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+18587,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9251,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+15940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+15943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+15944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+15947,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9252,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10733,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10737,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+15948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9253,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13263,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9254,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+15949,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+15948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+15950,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+15951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+15952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9255,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+23232,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+23235,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+23236,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+23239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9256,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10738,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10739,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10742,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+23240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9257,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9258,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+23241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+23240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+23242,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+23243,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+23244,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9259,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+23429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+23432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+23433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+23436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9260,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10743,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+23437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9261,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9262,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+23438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+23437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+23439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+23440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+23441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9263,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+23486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+23489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+23490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+23493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9264,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10748,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10749,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+23494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9265,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9266,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+23495,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+23494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+23496,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+23497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+23498,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9267,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+23543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+23546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+23547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+23550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9268,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+23551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+23552,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+23551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+23553,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+23554,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+23555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9272,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13273,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13274,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+25019,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10763,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+25020,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+292,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+293,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+301,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10769,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13277,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13278,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+25021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+304,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux NR_OUTPUTS", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux NR_ADDR_MAP_RULES", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux SLAVE_SEL_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux test_en_i", false,-1);
        tracep->declArray(c+24835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux addr_map_rules", false,-1, 383,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_req", false,-1, 2,0);
        tracep->declArray(c+306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_add", false,-1, 95,0);
        tracep->declBus(c+309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_wen", false,-1, 2,0);
        tracep->declArray(c+310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_wdata", false,-1, 95,0);
        tracep->declBus(c+313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_be", false,-1, 11,0);
        tracep->declBus(c+9284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_gnt", false,-1, 2,0);
        tracep->declBus(c+10773,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_r_opc", false,-1, 2,0);
        tracep->declArray(c+10774,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_r_rdata", false,-1, 95,0);
        tracep->declBus(c+10777,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports_r_valid", false,-1, 2,0);
        tracep->declBus(c+314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux port_sel", false,-1, 1,0);
        tracep->declBus(c+9285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux state_d", false,-1, 0,0);
        tracep->declBus(c+13279,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux state_q", false,-1, 0,0);
        tracep->declBus(c+9286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux active_slave_d", false,-1, 1,0);
        tracep->declBus(c+13280,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux active_slave_q", false,-1, 1,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+25022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25007,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode addr_map_i", false,-1, 383,0);
        tracep->declBus(c+314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode idx_o", false,-1, 1,0);
        tracep->declBit(c+315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode dec_valid_o", false,-1);
        tracep->declBit(c+316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode dec_error_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode default_idx_i", false,-1, 1,0);
        tracep->declBus(c+317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode matched_rules", false,-1, 3,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux i_addr_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9287,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+21238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+21239,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+21240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+21241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9288,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13281,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13282,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+21238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9292,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9293,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+21240,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+21241,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9295,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9296,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13283,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+21238,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9301,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9304,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13284,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9288,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+9310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+9311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+9312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+9313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13285,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13286,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+9310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+9312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+9313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9325,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13287,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+9310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9326,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9327,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9328,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9330,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9331,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9332,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13288,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9334,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9335,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+18588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+18589,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+18590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+18591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9336,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9337,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13289,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13290,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+18588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9341,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+18590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+18591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9342,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9343,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9344,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9345,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9346,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13291,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+18588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9348,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9351,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13292,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9337,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9336,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+18592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+18593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+18594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+18595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13293,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+18592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9362,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9363,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+18594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+18595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9364,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9366,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9368,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9369,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13295,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+18592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9370,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9376,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9377,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13296,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9379,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+15953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+15954,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+15955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+15956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9380,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13297,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13298,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+15953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+15955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+15956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9388,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13299,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+15953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9392,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9396,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13300,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9380,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+23245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+23246,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+23247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+23248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13301,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13302,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+23245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9406,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9407,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+23247,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+23248,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9410,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13303,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+23245,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13304,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+23442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+23443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+23444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+23445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13305,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+23442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+23444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+23445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13307,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+23442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13308,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+23499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+23500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+23501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+23502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9449,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13309,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+23499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+23501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+23502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9453,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13311,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+23499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9458,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9461,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13312,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9449,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+23556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+23557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+23558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+23559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9469,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13313,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13314,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+23556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9472,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+23558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+23559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9474,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9476,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9477,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9479,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13315,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+23556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9480,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13316,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9488,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9469,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13317,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9495,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9496,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9498,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13319,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+318,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9506,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9508,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9509,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13320,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9510,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+325,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13321,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+325,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9522,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9523,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+322,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9524,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9525,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9528,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9529,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9530,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9531,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13324,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9532,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9533,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+326,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+327,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+328,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9534,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9537,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13325,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13326,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+326,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9538,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9539,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+328,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9540,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9541,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9542,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9545,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13327,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+326,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9552,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9553,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13328,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9554,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9534,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9537,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge rst_ni", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi BE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+25023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi AUX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi AXI_STRB_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+25024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi REGISTERED_GRANT", false,-1, 39,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi rst_ni", false,-1);
        tracep->declBit(c+9555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_req_i", false,-1);
        tracep->declBus(c+330,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_addr_i", false,-1, 31,0);
        tracep->declBit(c+331,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_we_i", false,-1);
        tracep->declBus(c+332,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_wdata_i", false,-1, 31,0);
        tracep->declBus(c+333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_be_i", false,-1, 3,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_ID_i", false,-1, 15,0);
        tracep->declBus(c+25026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_aux_i", false,-1, 9,0);
        tracep->declBit(c+9556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_gnt_o", false,-1);
        tracep->declBit(c+9557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_rvalid_o", false,-1);
        tracep->declBus(c+9558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_rdata_o", false,-1, 31,0);
        tracep->declBit(c+9559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_ropc_o", false,-1);
        tracep->declBus(c+13329,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_raux_o", false,-1, 9,0);
        tracep->declBus(c+13330,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi data_rID_o", false,-1, 15,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_id_o", false,-1, 0,0);
        tracep->declBus(c+330,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_qos_o", false,-1, 3,0);
        tracep->declBit(c+9560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_valid_o", false,-1);
        tracep->declBit(c+9561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi aw_ready_i", false,-1);
        tracep->declBus(c+332,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi w_data_o", false,-1, 31,0);
        tracep->declBus(c+333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi w_strb_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi w_last_o", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi w_user_o", false,-1, 5,0);
        tracep->declBit(c+9562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi w_valid_o", false,-1);
        tracep->declBit(c+9563,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi w_ready_i", false,-1);
        tracep->declBus(c+9564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi b_id_i", false,-1, 0,0);
        tracep->declBus(c+9565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi b_resp_i", false,-1, 1,0);
        tracep->declBit(c+9566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi b_valid_i", false,-1);
        tracep->declBus(c+9567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi b_user_i", false,-1, 5,0);
        tracep->declBit(c+13331,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi b_ready_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_id_o", false,-1, 0,0);
        tracep->declBus(c+330,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_len_o", false,-1, 7,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_size_o", false,-1, 2,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_lock_o", false,-1);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_cache_o", false,-1, 3,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_prot_o", false,-1, 2,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_region_o", false,-1, 3,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_user_o", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_qos_o", false,-1, 3,0);
        tracep->declBit(c+9568,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_valid_o", false,-1);
        tracep->declBit(c+9569,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi ar_ready_i", false,-1);
        tracep->declBus(c+9570,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_id_i", false,-1, 0,0);
        tracep->declBus(c+9558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_data_i", false,-1, 31,0);
        tracep->declBus(c+9571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_resp_i", false,-1, 1,0);
        tracep->declBit(c+9572,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_last_i", false,-1);
        tracep->declBus(c+9573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_user_i", false,-1, 5,0);
        tracep->declBit(c+9574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_valid_i", false,-1);
        tracep->declBit(c+9575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_ready_o", false,-1);
        tracep->declBus(c+13332,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi CS", false,-1, 2,0);
        tracep->declBus(c+9576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi NS", false,-1, 2,0);
        tracep->declBus(c+9558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi rdata", false,-1, 31,0);
        tracep->declBit(c+9557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi valid", false,-1);
        tracep->declBit(c+9556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi granted", false,-1);
        tracep->declBit(c+9559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge i_lint_2_axi r_opc", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite AXI_MAX_WRITE_TXNS", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite AXI_MAX_READ_TXNS", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite FALL_THROUGH", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite testmode_i", false,-1);
        tracep->declArray(c+13333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite full_req", false,-1, 197,0);
        tracep->declQuad(c+9577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite full_resp", false,-1, 63,0);
        tracep->declArray(c+9579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite lite_req", false,-1, 110,0);
        tracep->declQuad(c+9583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite lite_resp", false,-1, 40,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite AxiAddrWidth", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite AxiDataWidth", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite AxiUserWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite AxiMaxReadTxns", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite FallThrough", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite test_i", false,-1);
        tracep->declArray(c+13333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite slv_req_i", false,-1, 197,0);
        tracep->declQuad(c+9577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite slv_resp_o", false,-1, 63,0);
        tracep->declArray(c+9579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite mst_req_o", false,-1, 110,0);
        tracep->declQuad(c+9583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite mst_resp_i", false,-1, 40,0);
        tracep->declArray(c+13340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite filtered_req", false,-1, 197,0);
        tracep->declArray(c+9585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite splitted_req", false,-1, 197,0);
        tracep->declQuad(c+9592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite filtered_resp", false,-1, 63,0);
        tracep->declQuad(c+9594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite splitted_resp", false,-1, 63,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter rst_ni", false,-1);
        tracep->declArray(c+13333,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter slv_req_i", false,-1, 197,0);
        tracep->declQuad(c+9577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter slv_resp_o", false,-1, 63,0);
        tracep->declArray(c+13340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter mst_req_o", false,-1, 197,0);
        tracep->declQuad(c+9592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter mst_resp_i", false,-1, 63,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter COUNTER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter w_cnt_d", false,-1, 2,0);
        tracep->declBus(c+13347,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter w_cnt_q", false,-1, 2,0);
        tracep->declBus(c+9597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter w_state_d", false,-1, 2,0);
        tracep->declBus(c+13348,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter w_state_q", false,-1, 2,0);
        tracep->declBus(c+9598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_state_d", false,-1, 1,0);
        tracep->declBus(c+13349,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_state_q", false,-1, 1,0);
        tracep->declBus(c+13350,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter id_d", false,-1, 4,0);
        tracep->declBus(c+13351,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter id_q", false,-1, 4,0);
        tracep->declBus(c+9599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_beats_d", false,-1, 7,0);
        tracep->declBus(c+13352,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_beats_q", false,-1, 7,0);
        tracep->declBus(c+13353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd_push", false,-1, 7,0);
        tracep->declBus(c+13354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd_pop", false,-1, 7,0);
        tracep->declBit(c+13355,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter aw_without_complete_w_downstream", false,-1);
        tracep->declBit(c+13356,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter complete_w_without_aw_downstream", false,-1);
        tracep->declBit(c+13357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd_push_valid", false,-1);
        tracep->declBit(c+13358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd_push_ready", false,-1);
        tracep->declBit(c+13359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd_pop_valid", false,-1);
        tracep->declBit(c+9600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd_pop_ready", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd testmode_i", false,-1);
        tracep->declBit(c+13357,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd valid_i", false,-1);
        tracep->declBit(c+13358,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd ready_o", false,-1);
        tracep->declBus(c+13353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd data_i", false,-1, 7,0);
        tracep->declBit(c+13359,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd valid_o", false,-1);
        tracep->declBit(c+9600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd ready_i", false,-1);
        tracep->declBus(c+13354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd data_o", false,-1, 7,0);
        tracep->declBit(c+13360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd fifo_empty", false,-1);
        tracep->declBit(c+13361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd fifo_full", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo testmode_i", false,-1);
        tracep->declBit(c+13361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo full_o", false,-1);
        tracep->declBit(c+13360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo empty_o", false,-1);
        tracep->declBit(c+13362,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+13353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+13363,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo push_i", false,-1);
        tracep->declBus(c+13354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+9601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo pop_i", false,-1);
        tracep->declBus(c+13364,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+13361,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+13360,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+13364,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+13353,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_i", false,-1, 7,0);
        tracep->declBit(c+13363,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+13354,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 data_o", false,-1, 7,0);
        tracep->declBit(c+9601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+13365,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+9602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13366,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+13367,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13368,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13369,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+13370,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_n", false,-1, 7,0);
        tracep->declBus(c+13371,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_atop_filter r_resp_cmd i_fifo i_fifo_v3 mem_q", false,-1, 7,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter MaxReadTxns", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter MaxWriteTxns", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter AddrWidth", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter DataWidth", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter IdWidth", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter UserWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter rst_ni", false,-1);
        tracep->declArray(c+13340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter slv_req_i", false,-1, 197,0);
        tracep->declQuad(c+9592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter slv_resp_o", false,-1, 63,0);
        tracep->declArray(c+9585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter mst_req_o", false,-1, 197,0);
        tracep->declQuad(c+9594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter mst_resp_i", false,-1, 63,0);
        tracep->declArray(c+9604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter act_req", false,-1, 197,0);
        tracep->declArray(c+9611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter unsupported_req", false,-1, 197,0);
        tracep->declQuad(c+9618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter act_resp", false,-1, 63,0);
        tracep->declQuad(c+10778,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter unsupported_resp", false,-1, 63,0);
        tracep->declBit(c+13372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter sel_aw_unsupported", false,-1);
        tracep->declBit(c+13373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter sel_ar_unsupported", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter MaxTxns", false,-1, 31,0);
        tracep->declBit(c+9620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter w_cnt_dec", false,-1);
        tracep->declBit(c+9621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter w_cnt_req", false,-1);
        tracep->declBit(c+9622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter w_cnt_gnt", false,-1);
        tracep->declBit(c+9623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter w_cnt_err", false,-1);
        tracep->declBus(c+9624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter w_cnt_len", false,-1, 7,0);
        tracep->declBit(c+9625,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter b_state_d", false,-1);
        tracep->declBit(c+13374,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter b_state_q", false,-1);
        tracep->declBit(c+9626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter b_err_d", false,-1);
        tracep->declBit(c+13375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter b_err_q", false,-1);
        tracep->declBit(c+9627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_cnt_dec", false,-1);
        tracep->declBit(c+9628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_cnt_req", false,-1);
        tracep->declBit(c+9629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_cnt_gnt", false,-1);
        tracep->declBus(c+9630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_cnt_len", false,-1, 7,0);
        tracep->declBit(c+9631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_last_d", false,-1);
        tracep->declBit(c+13376,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_last_q", false,-1);
        tracep->declBit(c+9632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_state_d", false,-1);
        tracep->declBit(c+13377,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter r_state_q", false,-1);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported NoMstPorts", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported MaxTrans", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported AxiLookBits", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported FallThrough", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported SpillAw", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported SpillW", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported SpillB", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported SpillAr", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported SpillR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported SelectWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported test_i", false,-1);
        tracep->declArray(c+13340,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported slv_req_i", false,-1, 197,0);
        tracep->declBus(c+13372,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported slv_aw_select_i", false,-1, 0,0);
        tracep->declBus(c+13373,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported slv_ar_select_i", false,-1, 0,0);
        tracep->declQuad(c+9592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported slv_resp_o", false,-1, 63,0);
        tracep->declArray(c+9633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported mst_reqs_o", false,-1, 395,0);
        tracep->declArray(c+9646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported mst_resps_i", false,-1, 127,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported IdCounterWidth", false,-1, 31,0);
        tracep->declArray(c+13378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_aw_chan_select", false,-1, 78,0);
        tracep->declBit(c+13381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_aw_valid", false,-1);
        tracep->declBit(c+9650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_aw_ready", false,-1);
        tracep->declBus(c+13382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux lookup_aw_select", false,-1, 0,0);
        tracep->declBit(c+13383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux aw_select_occupied", false,-1);
        tracep->declBit(c+13384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux aw_id_cnt_full", false,-1);
        tracep->declBit(c+13385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux aw_push", false,-1);
        tracep->declBit(c+9651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux atop_inject", false,-1);
        tracep->declBit(c+9652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux w_fifo_pop", false,-1);
        tracep->declBit(c+13386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux w_fifo_full", false,-1);
        tracep->declBit(c+13387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux w_fifo_empty", false,-1);
    }
}
