<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>sparsefpgaimp</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/.apc/.tb</location>
		</link>
		<link>
			<name>loop_uhat_sparse_imp/constraints</name>
			<type>2</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/.tcls</location>
		</link>
		<link>
			<name>source/call_rcond.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/call_rcond.c</location>
		</link>
		<link>
			<name>source/loop_uhat_sparse.cpp</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse.cpp</location>
		</link>
		<link>
			<name>source/rtGetInf.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/rtGetInf.c</location>
		</link>
		<link>
			<name>source/rtGetNaN.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/rtGetNaN.c</location>
		</link>
		<link>
			<name>source/rt_nonfinite.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/rt_nonfinite.c</location>
		</link>
		<link>
			<name>source/svd.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/svd.c</location>
		</link>
		<link>
			<name>source/xaxpy.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/xaxpy.c</location>
		</link>
		<link>
			<name>source/xdotc.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/xdotc.c</location>
		</link>
		<link>
			<name>source/xnrm2.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/xnrm2.c</location>
		</link>
		<link>
			<name>source/xrot.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/xrot.c</location>
		</link>
		<link>
			<name>source/xrotg.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/xrotg.c</location>
		</link>
		<link>
			<name>source/xswap.c</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/src/xswap.c</location>
		</link>
		<link>
			<name>testbench/mainsparse.cpp</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/CCE-C/library/mainsparse.cpp</location>
		</link>
		<link>
			<name>loop_uhat_sparse_imp/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/loop_uhat_sparse_imp.directive</location>
		</link>
		<link>
			<name>loop_uhat_sparse_imp/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/directives.tcl</location>
		</link>
		<link>
			<name>loop_uhat_sparse_imp/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
