Analysis & Synthesis report for FPGA_I2C_CAP_v2
Mon Dec  9 15:01:46 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0|state_rcv
  9. State Machine - |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0|state
 10. State Machine - |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|state
 11. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_31|state
 12. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_30|state
 13. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_29|state
 14. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_28|state
 15. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_27|state
 16. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_26|state
 17. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_25|state
 18. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_24|state
 19. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_23|state
 20. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_22|state
 21. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_21|state
 22. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_20|state
 23. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_19|state
 24. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_18|state
 25. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_17|state
 26. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_16|state
 27. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_15|state
 28. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_14|state
 29. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_13|state
 30. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_12|state
 31. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_11|state
 32. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_10|state
 33. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_9|state
 34. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_8|state
 35. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_7|state
 36. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_6|state
 37. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_5|state
 38. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_4|state
 39. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_3|state
 40. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_2|state
 41. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_1|state
 42. State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_0|state
 43. Registers Removed During Synthesis
 44. Removed Registers Triggering Further Register Optimizations
 45. General Register Statistics
 46. Inverted Register Statistics
 47. Multiplexer Restructuring Statistics (Restructuring Performed)
 48. Parameter Settings for User Entity Instance: Top-level Entity: |FPGA_I2C_CAP_v1
 49. Parameter Settings for User Entity Instance: i2c_master:i2c_master_0
 50. Parameter Settings for User Entity Instance: i2c_master:i2c_master_1
 51. Parameter Settings for User Entity Instance: i2c_master:i2c_master_2
 52. Parameter Settings for User Entity Instance: i2c_master:i2c_master_3
 53. Parameter Settings for User Entity Instance: i2c_master:i2c_master_4
 54. Parameter Settings for User Entity Instance: i2c_master:i2c_master_5
 55. Parameter Settings for User Entity Instance: i2c_master:i2c_master_6
 56. Parameter Settings for User Entity Instance: i2c_master:i2c_master_7
 57. Parameter Settings for User Entity Instance: i2c_master:i2c_master_8
 58. Parameter Settings for User Entity Instance: i2c_master:i2c_master_9
 59. Parameter Settings for User Entity Instance: i2c_master:i2c_master_10
 60. Parameter Settings for User Entity Instance: i2c_master:i2c_master_11
 61. Parameter Settings for User Entity Instance: i2c_master:i2c_master_12
 62. Parameter Settings for User Entity Instance: i2c_master:i2c_master_13
 63. Parameter Settings for User Entity Instance: i2c_master:i2c_master_14
 64. Parameter Settings for User Entity Instance: i2c_master:i2c_master_15
 65. Parameter Settings for User Entity Instance: i2c_master:i2c_master_16
 66. Parameter Settings for User Entity Instance: i2c_master:i2c_master_17
 67. Parameter Settings for User Entity Instance: i2c_master:i2c_master_18
 68. Parameter Settings for User Entity Instance: i2c_master:i2c_master_19
 69. Parameter Settings for User Entity Instance: i2c_master:i2c_master_20
 70. Parameter Settings for User Entity Instance: i2c_master:i2c_master_21
 71. Parameter Settings for User Entity Instance: i2c_master:i2c_master_22
 72. Parameter Settings for User Entity Instance: i2c_master:i2c_master_23
 73. Parameter Settings for User Entity Instance: i2c_master:i2c_master_24
 74. Parameter Settings for User Entity Instance: i2c_master:i2c_master_25
 75. Parameter Settings for User Entity Instance: i2c_master:i2c_master_26
 76. Parameter Settings for User Entity Instance: i2c_master:i2c_master_27
 77. Parameter Settings for User Entity Instance: i2c_master:i2c_master_28
 78. Parameter Settings for User Entity Instance: i2c_master:i2c_master_29
 79. Parameter Settings for User Entity Instance: i2c_master:i2c_master_30
 80. Parameter Settings for User Entity Instance: i2c_master:i2c_master_31
 81. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_31"
 82. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_30"
 83. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_29"
 84. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_28"
 85. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_27"
 86. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_26"
 87. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_25"
 88. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_24"
 89. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_23"
 90. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_22"
 91. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_21"
 92. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_20"
 93. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_19"
 94. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_18"
 95. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_17"
 96. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_16"
 97. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_15"
 98. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_14"
 99. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_13"
100. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_12"
101. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_11"
102. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_10"
103. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_9"
104. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_8"
105. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_7"
106. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_6"
107. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_5"
108. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_4"
109. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_3"
110. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_2"
111. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_1"
112. Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_0"
113. Port Connectivity Checks: "i2c_master:i2c_master_31"
114. Port Connectivity Checks: "i2c_master:i2c_master_30"
115. Port Connectivity Checks: "i2c_master:i2c_master_29"
116. Port Connectivity Checks: "i2c_master:i2c_master_28"
117. Port Connectivity Checks: "i2c_master:i2c_master_27"
118. Port Connectivity Checks: "i2c_master:i2c_master_26"
119. Port Connectivity Checks: "i2c_master:i2c_master_25"
120. Port Connectivity Checks: "i2c_master:i2c_master_24"
121. Port Connectivity Checks: "i2c_master:i2c_master_23"
122. Port Connectivity Checks: "i2c_master:i2c_master_22"
123. Port Connectivity Checks: "i2c_master:i2c_master_21"
124. Port Connectivity Checks: "i2c_master:i2c_master_20"
125. Port Connectivity Checks: "i2c_master:i2c_master_19"
126. Port Connectivity Checks: "i2c_master:i2c_master_18"
127. Port Connectivity Checks: "i2c_master:i2c_master_17"
128. Port Connectivity Checks: "i2c_master:i2c_master_16"
129. Port Connectivity Checks: "i2c_master:i2c_master_15"
130. Port Connectivity Checks: "i2c_master:i2c_master_14"
131. Port Connectivity Checks: "i2c_master:i2c_master_13"
132. Port Connectivity Checks: "i2c_master:i2c_master_12"
133. Port Connectivity Checks: "i2c_master:i2c_master_11"
134. Port Connectivity Checks: "i2c_master:i2c_master_10"
135. Port Connectivity Checks: "i2c_master:i2c_master_9"
136. Port Connectivity Checks: "i2c_master:i2c_master_8"
137. Port Connectivity Checks: "i2c_master:i2c_master_7"
138. Port Connectivity Checks: "i2c_master:i2c_master_6"
139. Port Connectivity Checks: "i2c_master:i2c_master_5"
140. Port Connectivity Checks: "i2c_master:i2c_master_4"
141. Port Connectivity Checks: "i2c_master:i2c_master_3"
142. Port Connectivity Checks: "i2c_master:i2c_master_2"
143. Port Connectivity Checks: "i2c_master:i2c_master_1"
144. Port Connectivity Checks: "i2c_master:i2c_master_0"
145. Elapsed Time Per Partition
146. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec  9 15:01:45 2013           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FPGA_I2C_CAP_v2                                 ;
; Top-level Entity Name              ; FPGA_I2C_CAP_v1                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 21,277                                          ;
;     Total combinational functions  ; 20,927                                          ;
;     Dedicated logic registers      ; 12,469                                          ;
; Total registers                    ; 12469                                           ;
; Total pins                         ; 86                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; FPGA_I2C_CAP_v1    ; FPGA_I2C_CAP_v2    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; i2c_master.vhd                   ; yes             ; User VHDL File  ; /home/ssafarik/FeedingDetector/FPGA/i2c_master.vhd      ;         ;
; USB_IF_SEND.vhd                  ; yes             ; User VHDL File  ; /home/ssafarik/FeedingDetector/FPGA/USB_IF_SEND.vhd     ;         ;
; I2C_USB_BRIDGE.vhd               ; yes             ; User VHDL File  ; /home/ssafarik/FeedingDetector/FPGA/I2C_USB_BRIDGE.vhd  ;         ;
; FPGA_I2C_CAP_v1.vhd              ; yes             ; User VHDL File  ; /home/ssafarik/FeedingDetector/FPGA/FPGA_I2C_CAP_v1.vhd ;         ;
; I2C_BLOCK_MUX.vhd                ; yes             ; User VHDL File  ; /home/ssafarik/FeedingDetector/FPGA/I2C_BLOCK_MUX.vhd   ;         ;
; I2C_CH_SCHED.vhd                 ; yes             ; User VHDL File  ; /home/ssafarik/FeedingDetector/FPGA/I2C_CH_SCHED.vhd    ;         ;
; USB_IF_RCV.vhd                   ; yes             ; User VHDL File  ; /home/ssafarik/FeedingDetector/FPGA/USB_IF_RCV.vhd      ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 21,277    ;
;                                             ;           ;
; Total combinational functions               ; 20927     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 9294      ;
;     -- 3 input functions                    ; 3967      ;
;     -- <=2 input functions                  ; 7666      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 19615     ;
;     -- arithmetic mode                      ; 1312      ;
;                                             ;           ;
; Total registers                             ; 12469     ;
;     -- Dedicated logic registers            ; 12469     ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 86        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 12469     ;
; Total fan-out                               ; 112319    ;
; Average fan-out                             ; 3.34      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; |FPGA_I2C_CAP_v1                      ; 20927 (0)         ; 12469 (0)    ; 0           ; 0            ; 0       ; 0         ; 86   ; 0            ; |FPGA_I2C_CAP_v1                                  ; work         ;
;    |I2C_BLOCK_MUX:I2C_BLOCK_MUX_0|    ; 2397 (2397)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_BLOCK_MUX:I2C_BLOCK_MUX_0    ; work         ;
;    |I2C_CH_SCHED:I2C_CH_SCHED_0|      ; 203 (203)         ; 157 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0      ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|  ; 445 (445)         ; 341 (341)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_10| ; 459 (459)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_11| ; 465 (465)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_12| ; 455 (455)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_13| ; 450 (450)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_14| ; 442 (442)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_15| ; 461 (461)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_16| ; 440 (440)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_17| ; 462 (462)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_18| ; 437 (437)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_19| ; 449 (449)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|  ; 455 (455)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_20| ; 460 (460)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_21| ; 455 (455)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_22| ; 461 (461)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_23| ; 453 (453)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_24| ; 445 (445)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_25| ; 452 (452)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_26| ; 466 (466)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_27| ; 443 (443)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_28| ; 448 (448)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_29| ; 459 (459)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|  ; 460 (460)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_30| ; 449 (449)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_31| ; 465 (465)         ; 341 (341)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31 ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|  ; 459 (459)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|  ; 468 (468)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|  ; 448 (448)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|  ; 462 (462)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|  ; 458 (458)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|  ; 451 (451)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8  ; work         ;
;    |I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|  ; 461 (461)         ; 340 (340)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9  ; work         ;
;    |USB_IF_RCV:USB_IF_RCV_0|          ; 38 (38)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0          ; work         ;
;    |USB_IF_SEND:USB_IF_SEND_0|        ; 902 (902)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0        ; work         ;
;    |i2c_master:i2c_master_0|          ; 88 (88)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_0          ; work         ;
;    |i2c_master:i2c_master_10|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_10         ; work         ;
;    |i2c_master:i2c_master_11|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_11         ; work         ;
;    |i2c_master:i2c_master_12|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_12         ; work         ;
;    |i2c_master:i2c_master_13|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_13         ; work         ;
;    |i2c_master:i2c_master_14|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_14         ; work         ;
;    |i2c_master:i2c_master_15|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_15         ; work         ;
;    |i2c_master:i2c_master_16|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_16         ; work         ;
;    |i2c_master:i2c_master_17|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_17         ; work         ;
;    |i2c_master:i2c_master_18|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_18         ; work         ;
;    |i2c_master:i2c_master_19|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_19         ; work         ;
;    |i2c_master:i2c_master_1|          ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_1          ; work         ;
;    |i2c_master:i2c_master_20|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_20         ; work         ;
;    |i2c_master:i2c_master_21|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_21         ; work         ;
;    |i2c_master:i2c_master_22|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_22         ; work         ;
;    |i2c_master:i2c_master_23|         ; 88 (88)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_23         ; work         ;
;    |i2c_master:i2c_master_24|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_24         ; work         ;
;    |i2c_master:i2c_master_25|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_25         ; work         ;
;    |i2c_master:i2c_master_26|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_26         ; work         ;
;    |i2c_master:i2c_master_27|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_27         ; work         ;
;    |i2c_master:i2c_master_28|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_28         ; work         ;
;    |i2c_master:i2c_master_29|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_29         ; work         ;
;    |i2c_master:i2c_master_2|          ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_2          ; work         ;
;    |i2c_master:i2c_master_30|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_30         ; work         ;
;    |i2c_master:i2c_master_31|         ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_31         ; work         ;
;    |i2c_master:i2c_master_3|          ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_3          ; work         ;
;    |i2c_master:i2c_master_4|          ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_4          ; work         ;
;    |i2c_master:i2c_master_5|          ; 88 (88)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_5          ; work         ;
;    |i2c_master:i2c_master_6|          ; 88 (88)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_6          ; work         ;
;    |i2c_master:i2c_master_7|          ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_7          ; work         ;
;    |i2c_master:i2c_master_8|          ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_8          ; work         ;
;    |i2c_master:i2c_master_9|          ; 89 (89)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_9          ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0|state_rcv                                                                                                                                                                ;
+----------------------------------+--------------------------+------------------------+---------------------+----------------------------------+----------------------+------------------------------+-----------------------------+
; Name                             ; state_rcv.rd_to_rd_tempo ; state_rcv.release_read ; state_rcv.read_data ; state_rcv.rd_to_valid_data_tempo ; state_rcv.read_order ; state_rcv.check_data_present ; state_rcv.check_can_receive ;
+----------------------------------+--------------------------+------------------------+---------------------+----------------------------------+----------------------+------------------------------+-----------------------------+
; state_rcv.check_can_receive      ; 0                        ; 0                      ; 0                   ; 0                                ; 0                    ; 0                            ; 0                           ;
; state_rcv.check_data_present     ; 0                        ; 0                      ; 0                   ; 0                                ; 0                    ; 1                            ; 1                           ;
; state_rcv.read_order             ; 0                        ; 0                      ; 0                   ; 0                                ; 1                    ; 0                            ; 1                           ;
; state_rcv.rd_to_valid_data_tempo ; 0                        ; 0                      ; 0                   ; 1                                ; 0                    ; 0                            ; 1                           ;
; state_rcv.read_data              ; 0                        ; 0                      ; 1                   ; 0                                ; 0                    ; 0                            ; 1                           ;
; state_rcv.release_read           ; 0                        ; 1                      ; 0                   ; 0                                ; 0                    ; 0                            ; 1                           ;
; state_rcv.rd_to_rd_tempo         ; 1                        ; 0                      ; 0                   ; 0                                ; 0                    ; 0                            ; 1                           ;
+----------------------------------+--------------------------+------------------------+---------------------+----------------------------------+----------------------+------------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0|state                                                   ;
+----------------------+--------------------+--------------+----------------------+--------------------+-------------+
; Name                 ; state.WR_end_tempo ; state.WR_end ; state.WR_start_tempo ; state.present_data ; state.ready ;
+----------------------+--------------------+--------------+----------------------+--------------------+-------------+
; state.ready          ; 0                  ; 0            ; 0                    ; 0                  ; 0           ;
; state.present_data   ; 0                  ; 0            ; 0                    ; 1                  ; 1           ;
; state.WR_start_tempo ; 0                  ; 0            ; 1                    ; 0                  ; 1           ;
; state.WR_end         ; 0                  ; 1            ; 0                    ; 0                  ; 1           ;
; state.WR_end_tempo   ; 1                  ; 0            ; 0                    ; 0                  ; 1           ;
+----------------------+--------------------+--------------+----------------------+--------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|state                                                                                                            ;
+----------------------------+------------+----------------------------+----------------------------+-----------------------+----------------+-----------------+----------------+
; Name                       ; state.idle ; state.round_robin_usb_sent ; state.round_robin_usb_send ; state.round_robin_mux ; state.i2c_wait ; state.i2c_start ; state.finished ;
+----------------------------+------------+----------------------------+----------------------------+-----------------------+----------------+-----------------+----------------+
; state.finished             ; 0          ; 0                          ; 0                          ; 0                     ; 0              ; 0               ; 0              ;
; state.i2c_start            ; 0          ; 0                          ; 0                          ; 0                     ; 0              ; 1               ; 1              ;
; state.i2c_wait             ; 0          ; 0                          ; 0                          ; 0                     ; 1              ; 0               ; 1              ;
; state.round_robin_mux      ; 0          ; 0                          ; 0                          ; 1                     ; 0              ; 0               ; 1              ;
; state.round_robin_usb_send ; 0          ; 0                          ; 1                          ; 0                     ; 0              ; 0               ; 1              ;
; state.round_robin_usb_sent ; 0          ; 1                          ; 0                          ; 0                     ; 0              ; 0               ; 1              ;
; state.idle                 ; 1          ; 0                          ; 0                          ; 0                     ; 0              ; 0               ; 1              ;
+----------------------------+------------+----------------------------+----------------------------+-----------------------+----------------+-----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_31|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_30|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_29|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_28|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_27|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_26|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_25|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_24|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_23|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_22|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_21|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_20|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_19|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_18|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_17|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_16|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_15|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_14|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_13|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_12|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_11|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_10|state                                                                                                    ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_9|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_8|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_7|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_6|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_5|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_4|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_3|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_2|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_1|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_I2C_CAP_v1|i2c_master:i2c_master_0|state                                                                                                     ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; Name            ; state.s_stop ; state.s_ack_rd ; state.s_ack_wr ; state.s_read ; state.s_write ; state.s_ack_cmd ; state.s_command ; state.s_start ; state.s_idle ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+
; state.s_idle    ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 0            ;
; state.s_start   ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 1             ; 1            ;
; state.s_command ; 0            ; 0              ; 0              ; 0            ; 0             ; 0               ; 1               ; 0             ; 1            ;
; state.s_ack_cmd ; 0            ; 0              ; 0              ; 0            ; 0             ; 1               ; 0               ; 0             ; 1            ;
; state.s_write   ; 0            ; 0              ; 0              ; 0            ; 1             ; 0               ; 0               ; 0             ; 1            ;
; state.s_read    ; 0            ; 0              ; 0              ; 1            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_wr  ; 0            ; 0              ; 1              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_ack_rd  ; 0            ; 1              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
; state.s_stop    ; 1            ; 0              ; 0              ; 0            ; 0             ; 0               ; 0               ; 0             ; 1            ;
+-----------------+--------------+----------------+----------------+--------------+---------------+-----------------+-----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                              ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[158,159]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[152,158,159]         ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[153,158,159]         ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[152,153,158,159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[154,158,159]         ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[152,154,158,159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[153,154,158,159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[152..154,158,159]    ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[155,158,159]         ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[152,155,158,159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[153,155,158,159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[152,153,155,158,159] ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[154,155,158,159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[152,154,155,158,159] ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[153..155,158,159]    ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[152..155,158,159]    ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[157..159]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[152,157..159]        ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[153,157..159]        ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[152,153,157..159]    ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[154,157..159]        ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[152,154,157..159]    ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[153,154,157..159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[152..154,157..159]    ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[155,157..159]         ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[152,155,157..159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[153,155,157..159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[152,153,155,157..159] ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[154,155,157..159]     ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[152,154,155,157..159] ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[153..155,157..159]    ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[152..155,157..159]    ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_31|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_30|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_29|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_28|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_27|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_26|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_25|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_24|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_23|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_22|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_21|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_20|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_19|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_18|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_17|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_16|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_15|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_14|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_13|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_12|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_11|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_10|bus_clk                             ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_9|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_8|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_7|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_6|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_5|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_4|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_3|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_2|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_1|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_0|bus_clk                              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_ADDR[0..2,4,5]            ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA_WR[0..7]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_ADDR[0..2,4,5]             ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA_WR[0..7]              ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[152]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[153]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[152]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[153]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[153]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[154]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[152]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[154]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[154]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[153]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[154]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[154]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[152]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[153]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[153]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[154]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[154]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[155]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[152]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[155]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[155]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[152]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[154]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[152]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[154]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[154]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[152]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[152]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[154]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[152]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[152]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[154]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[152]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[153]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[155]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[156]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[157]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[154]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|b_i2c_acq_req_prev           ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|b_i2c_acq_req_prev          ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|b_i2c_acq_req_prev ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[155]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[157]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[156]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[152]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[153]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[154]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[156]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[156]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_ADDR[6]                   ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_ADDR[3]          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_ADDR[3]           ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_ADDR[6]                    ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_ADDR[3]           ;
; i2c_master:i2c_master_31|addr_rw[7]                          ; Merged with i2c_master:i2c_master_31|addr_rw[4]                 ;
; i2c_master:i2c_master_31|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_31|addr_rw[1]                 ;
; i2c_master:i2c_master_31|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_31|addr_rw[1]                 ;
; i2c_master:i2c_master_30|addr_rw[7]                          ; Merged with i2c_master:i2c_master_30|addr_rw[4]                 ;
; i2c_master:i2c_master_30|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_30|addr_rw[1]                 ;
; i2c_master:i2c_master_30|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_30|addr_rw[1]                 ;
; i2c_master:i2c_master_29|addr_rw[7]                          ; Merged with i2c_master:i2c_master_29|addr_rw[4]                 ;
; i2c_master:i2c_master_29|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_29|addr_rw[1]                 ;
; i2c_master:i2c_master_29|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_29|addr_rw[1]                 ;
; i2c_master:i2c_master_28|addr_rw[7]                          ; Merged with i2c_master:i2c_master_28|addr_rw[4]                 ;
; i2c_master:i2c_master_28|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_28|addr_rw[1]                 ;
; i2c_master:i2c_master_28|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_28|addr_rw[1]                 ;
; i2c_master:i2c_master_27|addr_rw[7]                          ; Merged with i2c_master:i2c_master_27|addr_rw[4]                 ;
; i2c_master:i2c_master_27|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_27|addr_rw[1]                 ;
; i2c_master:i2c_master_27|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_27|addr_rw[1]                 ;
; i2c_master:i2c_master_26|addr_rw[7]                          ; Merged with i2c_master:i2c_master_26|addr_rw[4]                 ;
; i2c_master:i2c_master_26|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_26|addr_rw[1]                 ;
; i2c_master:i2c_master_26|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_26|addr_rw[1]                 ;
; i2c_master:i2c_master_25|addr_rw[7]                          ; Merged with i2c_master:i2c_master_25|addr_rw[4]                 ;
; i2c_master:i2c_master_25|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_25|addr_rw[1]                 ;
; i2c_master:i2c_master_25|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_25|addr_rw[1]                 ;
; i2c_master:i2c_master_24|addr_rw[7]                          ; Merged with i2c_master:i2c_master_24|addr_rw[4]                 ;
; i2c_master:i2c_master_24|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_24|addr_rw[1]                 ;
; i2c_master:i2c_master_24|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_24|addr_rw[1]                 ;
; i2c_master:i2c_master_23|addr_rw[7]                          ; Merged with i2c_master:i2c_master_23|addr_rw[4]                 ;
; i2c_master:i2c_master_23|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_23|addr_rw[1]                 ;
; i2c_master:i2c_master_23|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_23|addr_rw[1]                 ;
; i2c_master:i2c_master_22|addr_rw[7]                          ; Merged with i2c_master:i2c_master_22|addr_rw[4]                 ;
; i2c_master:i2c_master_22|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_22|addr_rw[1]                 ;
; i2c_master:i2c_master_22|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_22|addr_rw[1]                 ;
; i2c_master:i2c_master_21|addr_rw[7]                          ; Merged with i2c_master:i2c_master_21|addr_rw[4]                 ;
; i2c_master:i2c_master_21|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_21|addr_rw[1]                 ;
; i2c_master:i2c_master_21|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_21|addr_rw[1]                 ;
; i2c_master:i2c_master_20|addr_rw[7]                          ; Merged with i2c_master:i2c_master_20|addr_rw[4]                 ;
; i2c_master:i2c_master_20|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_20|addr_rw[1]                 ;
; i2c_master:i2c_master_20|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_20|addr_rw[1]                 ;
; i2c_master:i2c_master_19|addr_rw[7]                          ; Merged with i2c_master:i2c_master_19|addr_rw[4]                 ;
; i2c_master:i2c_master_19|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_19|addr_rw[1]                 ;
; i2c_master:i2c_master_19|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_19|addr_rw[1]                 ;
; i2c_master:i2c_master_18|addr_rw[7]                          ; Merged with i2c_master:i2c_master_18|addr_rw[4]                 ;
; i2c_master:i2c_master_18|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_18|addr_rw[1]                 ;
; i2c_master:i2c_master_18|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_18|addr_rw[1]                 ;
; i2c_master:i2c_master_17|addr_rw[7]                          ; Merged with i2c_master:i2c_master_17|addr_rw[4]                 ;
; i2c_master:i2c_master_17|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_17|addr_rw[1]                 ;
; i2c_master:i2c_master_17|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_17|addr_rw[1]                 ;
; i2c_master:i2c_master_16|addr_rw[7]                          ; Merged with i2c_master:i2c_master_16|addr_rw[4]                 ;
; i2c_master:i2c_master_16|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_16|addr_rw[1]                 ;
; i2c_master:i2c_master_16|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_16|addr_rw[1]                 ;
; i2c_master:i2c_master_15|addr_rw[7]                          ; Merged with i2c_master:i2c_master_15|addr_rw[4]                 ;
; i2c_master:i2c_master_15|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_15|addr_rw[1]                 ;
; i2c_master:i2c_master_15|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_15|addr_rw[1]                 ;
; i2c_master:i2c_master_14|addr_rw[7]                          ; Merged with i2c_master:i2c_master_14|addr_rw[4]                 ;
; i2c_master:i2c_master_14|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_14|addr_rw[1]                 ;
; i2c_master:i2c_master_14|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_14|addr_rw[1]                 ;
; i2c_master:i2c_master_13|addr_rw[7]                          ; Merged with i2c_master:i2c_master_13|addr_rw[4]                 ;
; i2c_master:i2c_master_13|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_13|addr_rw[1]                 ;
; i2c_master:i2c_master_13|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_13|addr_rw[1]                 ;
; i2c_master:i2c_master_12|addr_rw[7]                          ; Merged with i2c_master:i2c_master_12|addr_rw[4]                 ;
; i2c_master:i2c_master_12|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_12|addr_rw[1]                 ;
; i2c_master:i2c_master_12|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_12|addr_rw[1]                 ;
; i2c_master:i2c_master_11|addr_rw[7]                          ; Merged with i2c_master:i2c_master_11|addr_rw[4]                 ;
; i2c_master:i2c_master_11|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_11|addr_rw[1]                 ;
; i2c_master:i2c_master_11|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_11|addr_rw[1]                 ;
; i2c_master:i2c_master_10|addr_rw[7]                          ; Merged with i2c_master:i2c_master_10|addr_rw[4]                 ;
; i2c_master:i2c_master_10|addr_rw[2,3,5,6]                    ; Merged with i2c_master:i2c_master_10|addr_rw[1]                 ;
; i2c_master:i2c_master_10|data_tx[0..7]                       ; Merged with i2c_master:i2c_master_10|addr_rw[1]                 ;
; i2c_master:i2c_master_9|addr_rw[7]                           ; Merged with i2c_master:i2c_master_9|addr_rw[4]                  ;
; i2c_master:i2c_master_9|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_9|addr_rw[1]                  ;
; i2c_master:i2c_master_9|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_9|addr_rw[1]                  ;
; i2c_master:i2c_master_8|addr_rw[7]                           ; Merged with i2c_master:i2c_master_8|addr_rw[4]                  ;
; i2c_master:i2c_master_8|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_8|addr_rw[1]                  ;
; i2c_master:i2c_master_8|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_8|addr_rw[1]                  ;
; i2c_master:i2c_master_7|addr_rw[7]                           ; Merged with i2c_master:i2c_master_7|addr_rw[4]                  ;
; i2c_master:i2c_master_7|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_7|addr_rw[1]                  ;
; i2c_master:i2c_master_7|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_7|addr_rw[1]                  ;
; i2c_master:i2c_master_6|addr_rw[7]                           ; Merged with i2c_master:i2c_master_6|addr_rw[4]                  ;
; i2c_master:i2c_master_6|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_6|addr_rw[1]                  ;
; i2c_master:i2c_master_6|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_6|addr_rw[1]                  ;
; i2c_master:i2c_master_5|addr_rw[7]                           ; Merged with i2c_master:i2c_master_5|addr_rw[4]                  ;
; i2c_master:i2c_master_5|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_5|addr_rw[1]                  ;
; i2c_master:i2c_master_5|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_5|addr_rw[1]                  ;
; i2c_master:i2c_master_4|addr_rw[7]                           ; Merged with i2c_master:i2c_master_4|addr_rw[4]                  ;
; i2c_master:i2c_master_4|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_4|addr_rw[1]                  ;
; i2c_master:i2c_master_4|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_4|addr_rw[1]                  ;
; i2c_master:i2c_master_3|addr_rw[7]                           ; Merged with i2c_master:i2c_master_3|addr_rw[4]                  ;
; i2c_master:i2c_master_3|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_3|addr_rw[1]                  ;
; i2c_master:i2c_master_3|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_3|addr_rw[1]                  ;
; i2c_master:i2c_master_2|addr_rw[7]                           ; Merged with i2c_master:i2c_master_2|addr_rw[4]                  ;
; i2c_master:i2c_master_2|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_2|addr_rw[1]                  ;
; i2c_master:i2c_master_2|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_2|addr_rw[1]                  ;
; i2c_master:i2c_master_1|addr_rw[7]                           ; Merged with i2c_master:i2c_master_1|addr_rw[4]                  ;
; i2c_master:i2c_master_1|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_1|addr_rw[1]                  ;
; i2c_master:i2c_master_1|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_1|addr_rw[1]                  ;
; i2c_master:i2c_master_0|addr_rw[7]                           ; Merged with i2c_master:i2c_master_0|addr_rw[4]                  ;
; i2c_master:i2c_master_0|addr_rw[2,3,5,6]                     ; Merged with i2c_master:i2c_master_0|addr_rw[1]                  ;
; i2c_master:i2c_master_0|data_tx[0..7]                        ; Merged with i2c_master:i2c_master_0|addr_rw[1]                  ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[7]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[6]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[5]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[4]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[3]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[2]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[1]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; USB_IF_RCV:USB_IF_RCV_0|RCV_FTDI_DATA[0]~reg0                ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_31|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_30|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_29|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_28|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_27|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_26|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_25|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_24|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_23|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_22|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_21|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_20|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_19|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_18|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_17|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_16|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_15|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_14|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_13|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_12|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_11|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_10|addr_rw[1]                          ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_9|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_8|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_7|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_6|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_5|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_4|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_3|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_2|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_1|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; i2c_master:i2c_master_0|addr_rw[1]                           ; Stuck at GND due to stuck port data_in                          ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[151]                  ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[150]         ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[150]        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[151]                 ; Merged with I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[150]        ;
; USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[2]~en                ; Merged with USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[0]~en       ;
; USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[1]~en                ; Merged with USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[0]~en       ;
; USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[3]~en                ; Merged with USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[0]~en       ;
; USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[4]~en                ; Merged with USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[0]~en       ;
; USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[5]~en                ; Merged with USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[0]~en       ;
; USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[6]~en                ; Merged with USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[0]~en       ;
; USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[7]~en                ; Merged with USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[0]~en       ;
; Total Number of Removed Registers = 1261                     ;                                                                 ;
+--------------------------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+--------------------------------------------+---------------------------+----------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------------------+---------------------------+----------------------------------------+
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_31|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_30|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_29|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_28|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_27|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_26|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_25|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_24|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_23|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_22|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_21|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_20|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_19|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_18|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_17|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_16|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_15|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_14|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_13|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_12|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_11|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_ADDR[0] ; Stuck at GND              ; i2c_master:i2c_master_10|addr_rw[1]    ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_9|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_8|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_7|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_6|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_5|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_4|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_3|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_2|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_1|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
; I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_ADDR[0]  ; Stuck at GND              ; i2c_master:i2c_master_0|addr_rw[1]     ;
;                                            ; due to stuck port data_in ;                                        ;
+--------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12469 ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 11887 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10775 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; USB_IF_RCV:USB_IF_RCV_0|RCV_RD             ; 2       ;
; I2C_CH_SCHED:I2C_CH_SCHED_0|all_words_sent ; 5       ;
; USB_IF_SEND:USB_IF_SEND_0|USB_SENT         ; 4       ;
; i2c_master:i2c_master_0|sda_int_n          ; 2       ;
; i2c_master:i2c_master_0|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_1|sda_int_n          ; 2       ;
; i2c_master:i2c_master_1|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_2|sda_int_n          ; 2       ;
; i2c_master:i2c_master_2|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_3|sda_int_n          ; 2       ;
; i2c_master:i2c_master_3|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_4|sda_int_n          ; 2       ;
; i2c_master:i2c_master_4|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_5|sda_int_n          ; 2       ;
; i2c_master:i2c_master_5|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_6|sda_int_n          ; 2       ;
; i2c_master:i2c_master_6|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_7|sda_int_n          ; 2       ;
; i2c_master:i2c_master_7|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_8|sda_int_n          ; 2       ;
; i2c_master:i2c_master_8|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_9|sda_int_n          ; 2       ;
; i2c_master:i2c_master_9|bus_clk~en         ; 2       ;
; i2c_master:i2c_master_10|sda_int_n         ; 2       ;
; i2c_master:i2c_master_10|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_11|sda_int_n         ; 2       ;
; i2c_master:i2c_master_11|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_12|sda_int_n         ; 2       ;
; i2c_master:i2c_master_12|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_13|sda_int_n         ; 2       ;
; i2c_master:i2c_master_13|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_14|sda_int_n         ; 2       ;
; i2c_master:i2c_master_14|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_15|sda_int_n         ; 2       ;
; i2c_master:i2c_master_15|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_16|sda_int_n         ; 2       ;
; i2c_master:i2c_master_16|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_17|sda_int_n         ; 2       ;
; i2c_master:i2c_master_17|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_18|sda_int_n         ; 2       ;
; i2c_master:i2c_master_18|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_19|sda_int_n         ; 2       ;
; i2c_master:i2c_master_19|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_20|sda_int_n         ; 2       ;
; i2c_master:i2c_master_20|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_21|sda_int_n         ; 2       ;
; i2c_master:i2c_master_21|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_22|sda_int_n         ; 2       ;
; i2c_master:i2c_master_22|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_23|sda_int_n         ; 2       ;
; i2c_master:i2c_master_23|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_24|sda_int_n         ; 2       ;
; i2c_master:i2c_master_24|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_25|sda_int_n         ; 2       ;
; i2c_master:i2c_master_25|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_26|sda_int_n         ; 2       ;
; i2c_master:i2c_master_26|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_27|sda_int_n         ; 2       ;
; i2c_master:i2c_master_27|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_28|sda_int_n         ; 2       ;
; i2c_master:i2c_master_28|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_29|sda_int_n         ; 2       ;
; i2c_master:i2c_master_29|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_30|sda_int_n         ; 2       ;
; i2c_master:i2c_master_30|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_31|sda_int_n         ; 2       ;
; i2c_master:i2c_master_31|bus_clk~en        ; 2       ;
; i2c_master:i2c_master_0|bit_cnt[2]         ; 19      ;
; i2c_master:i2c_master_0|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_0|bit_cnt[0]         ; 19      ;
; i2c_master:i2c_master_1|bit_cnt[2]         ; 20      ;
; i2c_master:i2c_master_1|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_1|bit_cnt[0]         ; 20      ;
; i2c_master:i2c_master_2|bit_cnt[2]         ; 19      ;
; i2c_master:i2c_master_2|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_2|bit_cnt[0]         ; 19      ;
; i2c_master:i2c_master_3|bit_cnt[2]         ; 20      ;
; i2c_master:i2c_master_3|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_3|bit_cnt[0]         ; 20      ;
; i2c_master:i2c_master_4|bit_cnt[2]         ; 20      ;
; i2c_master:i2c_master_4|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_4|bit_cnt[0]         ; 20      ;
; i2c_master:i2c_master_5|bit_cnt[2]         ; 19      ;
; i2c_master:i2c_master_5|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_5|bit_cnt[0]         ; 19      ;
; i2c_master:i2c_master_6|bit_cnt[2]         ; 19      ;
; i2c_master:i2c_master_6|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_6|bit_cnt[0]         ; 19      ;
; i2c_master:i2c_master_7|bit_cnt[2]         ; 19      ;
; i2c_master:i2c_master_7|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_7|bit_cnt[0]         ; 19      ;
; i2c_master:i2c_master_8|bit_cnt[2]         ; 19      ;
; i2c_master:i2c_master_8|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_8|bit_cnt[0]         ; 19      ;
; i2c_master:i2c_master_9|bit_cnt[2]         ; 20      ;
; i2c_master:i2c_master_9|bit_cnt[1]         ; 19      ;
; i2c_master:i2c_master_9|bit_cnt[0]         ; 20      ;
; i2c_master:i2c_master_10|bit_cnt[2]        ; 20      ;
; i2c_master:i2c_master_10|bit_cnt[1]        ; 19      ;
; i2c_master:i2c_master_10|bit_cnt[0]        ; 20      ;
; Total number of inverted registers = 195*  ;         ;
+--------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|SCH_SEL_EXP[4]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_31|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_30|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_29|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_28|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_27|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_26|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_25|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_24|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_23|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_22|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_21|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_20|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_19|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_18|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_17|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_16|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_15|addr_rw[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_14|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_13|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_12|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_11|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_10|addr_rw[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_9|addr_rw[4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_8|addr_rw[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_7|addr_rw[4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_6|addr_rw[4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_5|addr_rw[4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_4|addr_rw[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_3|addr_rw[4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_2|addr_rw[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_1|addr_rw[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_0|addr_rw[4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[151]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[151]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[151]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[150]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[151]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[151]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[150]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[150]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[151]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[150]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[150]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[151]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[151]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|cnt_100Hz[4]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|cnt_latch[31]             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|rd_rb_loop_cnt[26]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|B_DATA[149]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|busy_cnt[26]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|B_DATA[147]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|busy_cnt[31]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|B_DATA[147]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|busy_cnt[25]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|B_DATA[148]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|busy_cnt[19]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|B_DATA[147]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|busy_cnt[20]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|B_DATA[145]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|busy_cnt[18]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|B_DATA[146]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|busy_cnt[17]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|B_DATA[149]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|busy_cnt[2]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|B_DATA[144]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|busy_cnt[13]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|B_DATA[149]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|busy_cnt[30]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|B_DATA[144]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|busy_cnt[27]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|B_DATA[145]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|busy_cnt[1]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|B_DATA[146]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|busy_cnt[31]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|B_DATA[144]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|busy_cnt[12]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|B_DATA[146]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|busy_cnt[18]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|B_DATA[145]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|busy_cnt[30]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|B_DATA[146]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|busy_cnt[15]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|B_DATA[145]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|busy_cnt[1]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|B_DATA[148]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|busy_cnt[7]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|B_DATA[148]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|busy_cnt[11]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|B_DATA[148]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|busy_cnt[30]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|B_DATA[144]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|busy_cnt[15]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|B_DATA[146]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|busy_cnt[3]           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|B_DATA[144]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|busy_cnt[12]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|B_DATA[144]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|busy_cnt[21]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|B_DATA[144]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|busy_cnt[25]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|B_DATA[144]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|busy_cnt[0]           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|B_DATA[144]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|busy_cnt[29]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|B_DATA[147]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|busy_cnt[12]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|B_DATA[148]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|busy_cnt[22]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|B_DATA[147]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|busy_cnt[4]           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|B_DATA[146]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|busy_cnt[11]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[8]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[23]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[28]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[32]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[44]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[51]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[60]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[68]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[72]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[82]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[93]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[102] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[107] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[112] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[127] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[134] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[143] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|I2C_DATA_BUFFER[148] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[15]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[21]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[25]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[36]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[42]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[51]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[62]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[71]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[87]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[92]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[100] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[110] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[113] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[122] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[133] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[141] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|I2C_DATA_BUFFER[144] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[11]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[23]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[27]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[37]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[43]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[55]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[63]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[71]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[75]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[85]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[89]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[103] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[106] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[114] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[123] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[133] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[142] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|I2C_DATA_BUFFER[150] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[3]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[12]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[23]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[27]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[38]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[41]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[52]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[56]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[66]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[76]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[86]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[95]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[98]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[109] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[113] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[125] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[135] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[136] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|I2C_DATA_BUFFER[151] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[10]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[17]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[26]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[37]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[43]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[54]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[61]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[70]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[76]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[81]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[91]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[102] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[109] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[118] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[120] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[131] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[139] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|I2C_DATA_BUFFER[148] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[6]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[12]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[18]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[31]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[35]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[40]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[54]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[57]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[65]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[85]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[93]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[99]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[107] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[116] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[127] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[134] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[142] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|I2C_DATA_BUFFER[144] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[15]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[18]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[26]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[33]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[44]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[50]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[60]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[65]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[87]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[93]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[99]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[104] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[118] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[120] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[128] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[140] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|I2C_DATA_BUFFER[145] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[9]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[21]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[24]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[33]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[43]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[49]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[56]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[69]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[73]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[82]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[95]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[96]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[111] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[112] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[122] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[133] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[139] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|I2C_DATA_BUFFER[151] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[10]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[18]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[29]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[36]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[45]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[52]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[58]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[70]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[72]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[81]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[90]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[97]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[107] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[116] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[122] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[133] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[141] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|I2C_DATA_BUFFER[150] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[5]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[8]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[21]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[25]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[33]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[45]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[48]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[58]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[70]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[83]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[90]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[102] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[109] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[117] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[123] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[134] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[136] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|I2C_DATA_BUFFER[146] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[12]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[21]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[29]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[34]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[45]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[48]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[61]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[65]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[76]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[83]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[89]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[99]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[111] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[118] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[126] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[130] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[137] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|I2C_DATA_BUFFER[148] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[13]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[17]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[28]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[35]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[40]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[53]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[59]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[70]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[73]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[84]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[92]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[96]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[110] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[116] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[123] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[131] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[139] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|I2C_DATA_BUFFER[148] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[7]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[15]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[23]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[24]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[36]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[47]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[53]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[61]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[65]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[82]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[92]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[100] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[107] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[119] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[127] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[129] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[141] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|I2C_DATA_BUFFER[145] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[3]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[15]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[19]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[28]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[32]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[42]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[48]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[60]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[67]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[78]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[80]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[88]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[97]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[105] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[117] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[124] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[134] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[140] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|I2C_DATA_BUFFER[150] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[10]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[23]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[30]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[35]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[41]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[55]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[60]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[65]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[82]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[90]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[96]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[109] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[116] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[123] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[130] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[142] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|I2C_DATA_BUFFER[148] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[14]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[19]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[28]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[35]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[40]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[53]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[60]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[65]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[76]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[82]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[95]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[96]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[105] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[118] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[122] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[129] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[136] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|I2C_DATA_BUFFER[149] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[15]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[22]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[30]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[39]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[43]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[48]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[58]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[68]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[81]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[88]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[99]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[109] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[112] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[124] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[129] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[141] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|I2C_DATA_BUFFER[147] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[12]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[19]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[28]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[32]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[40]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[50]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[58]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[69]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[83]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[91]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[100] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[110] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[115] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[125] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[131] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[140] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|I2C_DATA_BUFFER[146] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[2]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[8]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[16]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[31]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[37]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[45]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[55]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[58]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[70]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[72]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[84]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[88]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[102] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[105] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[118] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[125] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[129] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[141] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|I2C_DATA_BUFFER[145] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[5]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[9]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[21]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[28]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[34]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[42]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[48]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[59]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[66]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[78]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[84]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[91]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[102] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[106] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[113] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[121] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[128] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[143] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|I2C_DATA_BUFFER[146] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[10]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[18]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[24]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[38]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[46]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[55]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[57]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[68]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[77]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[84]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[94]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[100] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[110] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[117] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[123] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[130] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[141] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|I2C_DATA_BUFFER[147] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[14]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[22]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[27]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[36]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[46]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[49]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[60]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[68]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[75]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[86]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[88]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[103] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[111] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[115] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[126] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[133] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[137] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|I2C_DATA_BUFFER[145] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[7]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[18]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[26]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[33]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[42]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[50]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[61]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[69]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[72]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[84]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[91]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[99]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[109]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[118]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[120]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[135]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[143]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|I2C_DATA_BUFFER[149]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[12]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[16]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[30]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[37]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[47]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[49]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[60]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[70]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[74]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[86]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[92]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[103]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[106]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[117]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[120]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[134]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[143]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|I2C_DATA_BUFFER[147]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[3]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[18]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[31]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[33]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[40]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[54]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[63]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[64]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[78]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[83]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[90]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[103]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[108]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[119]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[127]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[134]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[138]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|I2C_DATA_BUFFER[151]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[8]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[20]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[25]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[33]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[47]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[52]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[56]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[69]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[76]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[82]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[92]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[101]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[111]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[113]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[126]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[131]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[141]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|I2C_DATA_BUFFER[149]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[22]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[30]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[37]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[42]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[55]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[61]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[69]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[72]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[84]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[89]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[102]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[110]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[112]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[123]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[135]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[137]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|I2C_DATA_BUFFER[146]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[9]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[23]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[30]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[32]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[46]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[53]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[58]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[66]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[76]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[82]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[88]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[98]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[108]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[116]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[124]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[128]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[137]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|I2C_DATA_BUFFER[151]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[13]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[19]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[31]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[38]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[46]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[50]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[62]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[70]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[75]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[82]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[94]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[101]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[110]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[118]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[120]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[130]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[141]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|I2C_DATA_BUFFER[149]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[11]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[17]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[26]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[38]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[46]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[55]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[56]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[71]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[77]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[81]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[92]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[103]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[105]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[118]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[126]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[131]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[141]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|I2C_DATA_BUFFER[144]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[6]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[15]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[19]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[24]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[35]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[43]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[49]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[56]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[65]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[73]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[80]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[93]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[98]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[104]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[115]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[125]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[132]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[141]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|I2C_DATA_BUFFER[144]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[4]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[12]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[16]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[24]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[38]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[40]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[54]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[59]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[65]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[77]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[83]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[94]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[99]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[109]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[114]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[127]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[131]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[138]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|I2C_DATA_BUFFER[151]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0|count_WR_start[1]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0|count_WR_end[0]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_31|bit_cnt[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_30|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_29|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_28|bit_cnt[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_27|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_26|bit_cnt[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_25|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_24|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_23|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_22|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_21|bit_cnt[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_20|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_19|bit_cnt[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_18|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_17|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_16|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_15|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_14|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_13|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_12|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_11|bit_cnt[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_10|bit_cnt[2]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_9|bit_cnt[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_8|bit_cnt[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_7|bit_cnt[0]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_6|bit_cnt[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_5|bit_cnt[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_4|bit_cnt[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_3|bit_cnt[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_2|bit_cnt[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_1|bit_cnt[0]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|i2c_master:i2c_master_0|bit_cnt[0]                    ;
; 609:1              ; 2 bits    ; 812 LEs       ; 812 LEs              ; 0 LEs                  ; Yes        ; |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0|USB_FTDI_DATA[7]~reg0       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_31|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_30|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_29|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_28|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_27|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_26|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_25|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_24|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_23|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_22|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_21|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_20|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_19|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_18|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_17|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_16|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_14|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_13|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_12|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_11|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_10|busy_cnt             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_9|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_8|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_7|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_6|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_5|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_4|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_3|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_2|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_1|busy_cnt              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0|busy_cnt              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0|Selector5                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0|state                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0|Selector1                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |FPGA_I2C_CAP_v1|USB_IF_SEND:USB_IF_SEND_0|state                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|state                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0|state                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FPGA_I2C_CAP_v1 ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; sys_clk_frq    ; 50000000 ; Signed Integer                                      ;
; i2c_scl_frq    ; 400000   ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_0 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_1 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_2 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_3 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_4 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_5 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_6 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_7 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_8 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_9 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                           ;
; bus_clk_frq    ; 400000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_10 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_11 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_12 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_13 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_14 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_15 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_16 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_17 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_18 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_19 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_20 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_21 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_22 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_23 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_24 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_25 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_26 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_27 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_28 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_29 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_30 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_31 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk_frq  ; 50000000 ; Signed Integer                            ;
; bus_clk_frq    ; 400000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_31" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..0] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_30" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..1] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_29" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..2] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_28" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..2] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1..0] ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_27" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..3] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[1..0] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_26" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..3] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_25" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..3] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2..1] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_24" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..3] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2..0] ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_23" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[2..0] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_22" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[2..1] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_21" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_20" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1..0] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at VCC         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_19" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[1..0] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3..2] ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_18" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3..2] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_17" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3..1] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_16" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[5..4] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..6] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[3..0] ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_15" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[4..0] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_14" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[4..1] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_13" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[4..2] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_12" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[4..2] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1..0] ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_11" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[4..3] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[1..0] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_10" ;
+--------------------+-------+----------+----------------------+
; Port               ; Type  ; Severity ; Details              ;
+--------------------+-------+----------+----------------------+
; b_channel_id[4..3] ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at GND         ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at VCC         ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND         ;
+--------------------+-------+----------+----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_9" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[4..3] ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[2..1] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_8" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[4..3] ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[2..0] ; Input ; Info     ; Stuck at GND        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_7" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[2..0] ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_6" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[2..1] ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_5" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_4" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[1..0] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[3]    ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[2]    ; Input ; Info     ; Stuck at VCC        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_3" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[1..0] ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[3..2] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_2" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[3..2] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[1]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at GND        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_1" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[3..1] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
; b_channel_id[0]    ; Input ; Info     ; Stuck at VCC        ;
+--------------------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_USB_BRIDGE:I2C_USB_BRIDGE_0" ;
+--------------------+-------+----------+---------------------+
; Port               ; Type  ; Severity ; Details             ;
+--------------------+-------+----------+---------------------+
; b_channel_id[7..5] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[3..0] ; Input ; Info     ; Stuck at GND        ;
; b_channel_id[4]    ; Input ; Info     ; Stuck at VCC        ;
+--------------------+-------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_31"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_30"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_29"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_28"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_27"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_26"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_25"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_24"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_23"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_22"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_21"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_20"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_19"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_18"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_17"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_16"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_15"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_14"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_13"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_12"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_11"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_10"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_9"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_8"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_7"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_6"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_5"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_4"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_3"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_2"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_1"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_0"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec  9 15:00:35 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic
    Info (12023): Found entity 1: i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file USB_IF_SEND.vhd
    Info (12022): Found design unit 1: USB_IF_SEND-archi
    Info (12023): Found entity 1: USB_IF_SEND
Info (12021): Found 2 design units, including 1 entities, in source file I2C_USB_BRIDGE.vhd
    Info (12022): Found design unit 1: I2C_USB_BRIDGE-archi
    Info (12023): Found entity 1: I2C_USB_BRIDGE
Info (12021): Found 2 design units, including 1 entities, in source file FPGA_I2C_CAP_v1.vhd
    Info (12022): Found design unit 1: FPGA_I2C_CAP_v1-behav_v1
    Info (12023): Found entity 1: FPGA_I2C_CAP_v1
Info (12021): Found 2 design units, including 1 entities, in source file I2C_BLOCK_MUX.vhd
    Info (12022): Found design unit 1: I2C_BLOCK_MUX-archi
    Info (12023): Found entity 1: I2C_BLOCK_MUX
Info (12021): Found 2 design units, including 1 entities, in source file I2C_CH_SCHED.vhd
    Info (12022): Found design unit 1: I2C_CH_SCHED-archi
    Info (12023): Found entity 1: I2C_CH_SCHED
Info (12021): Found 2 design units, including 1 entities, in source file USB_IF_RCV.vhd
    Info (12022): Found design unit 1: USB_IF_RCV-archi
    Info (12023): Found entity 1: USB_IF_RCV
Info (12127): Elaborating entity "FPGA_I2C_CAP_v1" for the top level hierarchy
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:i2c_master_0"
Info (12128): Elaborating entity "I2C_USB_BRIDGE" for hierarchy "I2C_USB_BRIDGE:I2C_USB_BRIDGE_0"
Warning (10540): VHDL Signal Declaration warning at I2C_USB_BRIDGE.vhd(35): used explicit default value for signal "slave_addr" because signal was never assigned a value
Info (12128): Elaborating entity "I2C_BLOCK_MUX" for hierarchy "I2C_BLOCK_MUX:I2C_BLOCK_MUX_0"
Info (12128): Elaborating entity "I2C_CH_SCHED" for hierarchy "I2C_CH_SCHED:I2C_CH_SCHED_0"
Info (12128): Elaborating entity "USB_IF_SEND" for hierarchy "USB_IF_SEND:USB_IF_SEND_0"
Info (12128): Elaborating entity "USB_IF_RCV" for hierarchy "USB_IF_RCV:USB_IF_RCV_0"
Warning (10631): VHDL Process Statement warning at USB_IF_RCV.vhd(35): inferring latch(es) for signal or variable "RCV_RCVD_DATA", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "RCV_RCVD_DATA[8]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[9]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[10]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[11]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[12]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[13]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[14]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[15]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[16]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[17]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[18]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[19]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[20]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[21]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[22]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[23]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[24]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[25]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[26]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[27]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[28]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[29]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[30]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[31]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[32]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[33]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[34]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[35]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[36]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[37]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[38]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[39]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[40]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[41]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[42]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[43]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[44]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[45]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[46]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[47]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[48]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[49]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[50]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[51]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[52]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[53]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[54]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[55]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[56]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[57]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[58]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[59]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[60]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[61]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[62]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[63]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[64]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[65]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[66]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[67]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[68]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[69]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[70]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[71]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[72]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[73]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[74]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[75]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[76]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[77]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[78]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[79]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[80]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[81]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[82]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[83]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[84]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[85]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[86]" at USB_IF_RCV.vhd(35)
Info (10041): Inferred latch for "RCV_RCVD_DATA[87]" at USB_IF_RCV.vhd(35)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 21673 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 21587 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 809 megabytes
    Info: Processing ended: Mon Dec  9 15:01:46 2013
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:11


