

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Sat Jun  8 17:58:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      523|      523|  5.230 us|  5.230 us|  523|  523|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read    |      521|      521|        11|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     170|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     170|    145|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_111_p2                  |         +|   0|  0|  13|          10|           1|
    |ap_block_state10_pp0_stage0_iter9   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_254                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_326                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_105_p2                 |      icmp|   0|  0|  12|          10|          11|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  41|          28|          21|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|   10|         20|
    |gmem1_blk_n_AR           |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|   10|         20|
    |left_stream_blk_n        |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |first_iter_0_reg_85               |   1|   0|    1|          0|
    |gmem1_addr_read_reg_150           |   8|   0|    8|          0|
    |i_fu_56                           |  10|   0|   10|          0|
    |icmp_ln40_reg_140                 |   1|   0|    1|          0|
    |input_read_reg_135                |  64|   0|   64|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln40_reg_140                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 170|  32|  107|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|    read_input|  return value|
|m_axi_gmem1_AWVALID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR          |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID            |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN           |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK          |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS           |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA           |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID             |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR          |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID            |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN           |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK          |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT          |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS           |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA           |   in|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID             |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM        |   in|   11|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP           |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP           |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID             |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER           |   in|    1|       m_axi|         gmem1|       pointer|
|left_stream_din             |  out|    8|     ap_fifo|   left_stream|       pointer|
|left_stream_num_data_valid  |   in|    3|     ap_fifo|   left_stream|       pointer|
|left_stream_fifo_cap        |   in|    3|     ap_fifo|   left_stream|       pointer|
|left_stream_full_n          |   in|    1|     ap_fifo|   left_stream|       pointer|
|left_stream_write           |  out|    1|     ap_fifo|   left_stream|       pointer|
|input_r                     |   in|   64|     ap_none|       input_r|        scalar|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %left_stream, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_22, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_20, void @empty_19, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:38]   --->   Operation 17 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln40 = store i10 0, i10 %i" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 18 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln40 = br void %for.inc" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 19 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %for.inc.split, i1 1, void %entry"   --->   Operation 20 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_7 = load i10 %i" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 21 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln40 = icmp_eq  i10 %i_7, i10 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 22 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln40 = add i10 %i_7, i10 1" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 23 'add' 'add_ln40' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %new.body.for.inc, void %for.end" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 24 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 25 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln40 = store i10 %add_ln40, i10 %i" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 26 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 27 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %input_read" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 28 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 29 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 30 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 31 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 31 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 32 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 33 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 34 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 35 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 35 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem1_addr, i32 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 36 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.split" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 37 'br' 'br_ln40' <Predicate = (first_iter_0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 38 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem1_addr" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:42]   --->   Operation 38 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:44]   --->   Operation 43 'ret' 'ret_ln44' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:41]   --->   Operation 39 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:40]   --->   Operation 41 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (3.63ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %left_stream, i8 %gmem1_addr_read" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:42]   --->   Operation 42 'write' 'write_ln42' <Predicate = (!icmp_ln40)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ left_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
input_read             (read             ) [ 011000000000]
store_ln40             (store            ) [ 000000000000]
br_ln40                (br               ) [ 000000000000]
first_iter_0           (phi              ) [ 011111111100]
i_7                    (load             ) [ 000000000000]
icmp_ln40              (icmp             ) [ 011111111111]
add_ln40               (add              ) [ 000000000000]
br_ln40                (br               ) [ 000000000000]
br_ln40                (br               ) [ 000000000000]
store_ln40             (store            ) [ 000000000000]
br_ln40                (br               ) [ 010000000000]
gmem1_addr             (getelementptr    ) [ 010111111110]
empty                  (readreq          ) [ 000000000000]
br_ln40                (br               ) [ 000000000000]
gmem1_addr_read        (read             ) [ 010000000001]
specpipeline_ln41      (specpipeline     ) [ 000000000000]
speclooptripcount_ln40 (speclooptripcount) [ 000000000000]
specloopname_ln40      (specloopname     ) [ 000000000000]
write_ln42             (write            ) [ 000000000000]
ret_ln44               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="left_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="input_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_readreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="gmem1_addr_read_read_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="8"/>
<pin id="76" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/10 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln42_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="1"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/11 "/>
</bind>
</comp>

<comp id="85" class="1005" name="first_iter_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="first_iter_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln40_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_7_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln40_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln40_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln40_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="gmem1_addr_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="1"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="input_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="icmp_ln40_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="144" class="1005" name="gmem1_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="gmem1_addr_read_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="88" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="122" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="131"><net_src comp="56" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="138"><net_src comp="60" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="143"><net_src comp="105" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="122" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="153"><net_src comp="73" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: left_stream | {11 }
 - Input state : 
	Port: read_input : gmem1 | {2 3 4 5 6 7 8 9 10 }
	Port: read_input : input_r | {1 }
  - Chain level:
	State 1
		store_ln40 : 1
		first_iter_0 : 1
		i_7 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		br_ln40 : 2
		store_ln40 : 3
	State 2
		empty : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln40_fu_105      |    0    |    13   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln40_fu_111      |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   |    input_read_read_fu_60   |    0    |    0    |
|          | gmem1_addr_read_read_fu_73 |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_66     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln42_write_fu_78   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    26   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  first_iter_0_reg_85  |    1   |
|gmem1_addr_read_reg_150|    8   |
|   gmem1_addr_reg_144  |    8   |
|       i_reg_128       |   10   |
|   icmp_ln40_reg_140   |    1   |
|   input_read_reg_135  |   64   |
+-----------------------+--------+
|         Total         |   92   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_66 |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   92   |   35   |
+-----------+--------+--------+--------+
