// -----------------------------------------------------------------------------
// $Id$
//
// Copyright(c) 2010-2013 Renesas Electronics Corporation
// Copyright(c) 2010-2013 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py 1.9 2013/12/04 09:51:36 sontran
//    gen_regif_class.py 1.59 2014/05/19 02:28:17 sontran
//    regif_h.skl 1.29 2014/05/09 02:57:13 sontran
//
// Input file : ecm_regif.txt
////////////////////////////////////////////////////////////////////////////////
// ## ----------------------------------------------------------------------
// ## $Id: ecm_regif.txt,v 1.8 2013/07/23 08:03:11 uyenle
// ##
// ## Copyright(c) 2012 Renesas Electronics Corporation
// ## Copyright(c) 2012 Renesas Design Vietnam Co., Ltd.
// ## RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY
// ## This program must be used solely for the purpose for which
// ## it was furnished by Renesas Electronics Corporation. No part of this
// ## program may be reproduced or disclosed to others, in any
// ## form, without the prior written permission of Renesas Electronics
// ## Corporation.
// ## ----------------------------------------------------------------------
// 
// %MODULE ECM 
//     #              name     offset_size
//     %%REG_INSTANCE reg_def  9
// 
// %REG_CHANNEL reg_def
//     %%TITLE    name         reg_name       size       wsize      length  offset    access  init     support  callback
//     %%REG      ECMmESET     ECMmESET       8|16|32    8|16|32    8       0x000      W       0        TRUE     -
//     %%REG      ECMmECLR     ECMmECLR       8|16|32    8|16|32    8       0x004      W       0        TRUE     -
//     %%REG      ECMmESSTR0   ECMmESSTR0     8|16|32    32         32      0x008      R       0        TRUE     -
//     %%REG      ECMmESSTR1   ECMmESSTR1     8|16|32    32         32      0x00C      R       0        TRUE     -
//     %%REG      ECMmESSTR2   ECMmESSTR2     8|16|32    32         32      0x010      R       0        TRUE     -
//     %%REG      ECMmPCMD0    ECMmPCMD0      8|16|32    32         32      0x014      W       0        TRUE     -
//                                                                  
//     %%REG      ECMEPCFG     ECMEPCFG       8|16|32    8|16|32    8       0x100      R|W     0        TRUE     -
//     %%REG      ECMMICFG0    ECMMICFG0      8|16|32    8|16|32    32      0x104      R|W     0        TRUE     -
//     %%REG      ECMMICFG1    ECMMICFG1      8|16|32    8|16|32    32      0x108      R|W     0        TRUE     -
//     %%REG      ECMMICFG2    ECMMICFG2      8|16|32    8|16|32    32      0x10C      R|W     0        TRUE     -
//     %%REG      ECMNMICFG0   ECMNMICFG0     8|16|32    8|16|32    32      0x110      R|W     0        TRUE     -
//     %%REG      ECMNMICFG1   ECMNMICFG1     8|16|32    8|16|32    32      0x114      R|W     0        TRUE     -
//     %%REG      ECMNMICFG2   ECMNMICFG2     8|16|32    8|16|32    32      0x118      R|W     0        TRUE     -
//     %%REG      ECMIRCFG0    ECMIRCFG0      8|16|32    8|16|32    32      0x11C      R|W     1        TRUE     -
//     %%REG      ECMIRCFG1    ECMIRCFG1      8|16|32    8|16|32    32      0x120      R|W     0        TRUE     -
//     %%REG      ECMIRCFG2    ECMIRCFG2      8|16|32    8|16|32    32      0x124      R|W     0        TRUE     -
//     %%REG      ECMEMK0      ECMEMK0        8|16|32    8|16|32    32      0x128      R|W     0        TRUE     -
//     %%REG      ECMEMK1      ECMEMK1        8|16|32    8|16|32    32      0x12C      R|W     0        TRUE     -
//     %%REG      ECMEMK2      ECMEMK2        8|16|32    8|16|32    32      0x130      R|W     0        TRUE     -
//     %%REG      ECMESSTC0    ECMESSTC0      8|16|32    32         32      0x134      W       0        TRUE     -
//     %%REG      ECMESSTC1    ECMESSTC1      8|16|32    32         32      0x138      W       0        TRUE     -
//     %%REG      ECMESSTC2    ECMESSTC2      8|16|32    32         32      0x13C      W       0        TRUE     -
//     %%REG      ECMPCMD1     ECMPCMD1       8|16|32    32         32      0x140      W       0        TRUE     -
//     %%REG      ECMPS        ECMPS          8|16|32    32         8       0x144      R       0        TRUE     -
//     %%REG      ECMPE0       ECMPE0         8|16|32    8|16|32    32      0x148      W       0        TRUE     -
//     %%REG      ECMPE1       ECMPE1         8|16|32    8|16|32    32      0x14C      W       0        TRUE     -
//     %%REG      ECMPE2       ECMPE2         8|16|32    8|16|32    32      0x150      W       0        TRUE     -
//     %%REG      ECMDTMCTL    ECMDTMCTL      8|16|32    8|16|32    8       0x154      R|W     0        TRUE     -
//     %%REG      ECMDTMR      ECMDTMR        8|16|32    16         16      0x158      R       0        TRUE     -
//     %%REG      ECMDTMCMP    ECMDTMCMP      8|16|32    16|32      16      0x15C      R|W     0        TRUE     -
//     %%REG      ECMDTMCFG0   ECMDTMCFG0     8|16|32    8|16|32    32      0x160      R|W     0        TRUE     -
//     %%REG      ECMDTMCFG1   ECMDTMCFG1     8|16|32    8|16|32    32      0x164      R|W     0        TRUE     -
//     %%REG      ECMDTMCFG2   ECMDTMCFG2     8|16|32    8|16|32    32      0x168      R|W     0        TRUE     -
//     %%REG      ECMDTMCFG3   ECMDTMCFG3     8|16|32    8|16|32    32      0x16C      R|W     0        TRUE     -
//     %%REG      ECMDTMCFG4   ECMDTMCFG4     8|16|32    8|16|32    32      0x170      R|W     0        TRUE     -
//     %%REG      ECMDTMCFG5   ECMDTMCFG5     8|16|32    8|16|32    32      0x174      R|W     0        TRUE     -
//     %%REG      ECMEOUTCLRT  ECMEOUTCLRT    8|16|32    16|32      16      0x178      R|W     0        TRUE     -
// 
// %REG_NAME ECMmESET      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMmEST        0      0      0     W1      TRUE     W   
// 
// %REG_NAME ECMmECLR      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMmECT        0      0      0     W1      TRUE     W   
// 
// %REG_NAME ECMmESSTR0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMmSSE031    31     31     0     R       TRUE     -    
//     %%BIT    ECMmSSE030    30     30     0     R       TRUE     -    
//     %%BIT    ECMmSSE029    29     29     0     R       TRUE     -    
//     %%BIT    ECMmSSE028    28     28     0     R       TRUE     -    
//     %%BIT    ECMmSSE027    27     27     0     R       TRUE     -    
//     %%BIT    ECMmSSE026    26     26     0     R       TRUE     -    
//     %%BIT    ECMmSSE025    25     25     0     R       TRUE     -    
//     %%BIT    ECMmSSE024    24     24     0     R       TRUE     -    
//     %%BIT    ECMmSSE023    23     23     0     R       TRUE     -    
//     %%BIT    ECMmSSE022    22     22     0     R       TRUE     -    
//     %%BIT    ECMmSSE021    21     21     0     R       TRUE     -    
//     %%BIT    ECMmSSE020    20     20     0     R       TRUE     -    
//     %%BIT    ECMmSSE019    19     19     0     R       TRUE     -    
//     %%BIT    ECMmSSE018    18     18     0     R       TRUE     -    
//     %%BIT    ECMmSSE017    17     17     0     R       TRUE     -    
//     %%BIT    ECMmSSE016    16     16     0     R       TRUE     -    
//     %%BIT    ECMmSSE015    15     15     0     R       TRUE     -    
//     %%BIT    ECMmSSE014    14     14     0     R       TRUE     -    
//     %%BIT    ECMmSSE013    13     13     0     R       TRUE     -    
//     %%BIT    ECMmSSE012    12     12     0     R       TRUE     -    
//     %%BIT    ECMmSSE011    11     11     0     R       TRUE     -    
//     %%BIT    ECMmSSE010    10     10     0     R       TRUE     -    
//     %%BIT    ECMmSSE009    9      9      0     R       TRUE     -    
//     %%BIT    ECMmSSE008    8      8      0     R       TRUE     -    
//     %%BIT    ECMmSSE007    7      7      0     R       TRUE     -    
//     %%BIT    ECMmSSE006    6      6      0     R       TRUE     -    
//     %%BIT    ECMmSSE005    5      5      0     R       TRUE     -    
//     %%BIT    ECMmSSE004    4      4      0     R       TRUE     -    
//     %%BIT    ECMmSSE003    3      3      0     R       TRUE     -    
//     %%BIT    ECMmSSE002    2      2      0     R       TRUE     -    
//     %%BIT    ECMmSSE001    1      1      0     R       TRUE     -    
//     %%BIT    ECMmSSE000    0      0      0     R       TRUE     -    
//     
// %REG_NAME ECMmESSTR1     
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMmSSE131    31     31     0     R       TRUE     -    
//     %%BIT    ECMmSSE130    30     30     0     R       TRUE     -    
//     %%BIT    ECMmSSE129    29     29     0     R       TRUE     -    
//     %%BIT    ECMmSSE128    28     28     0     R       TRUE     -    
//     %%BIT    ECMmSSE127    27     27     0     R       TRUE     -    
//     %%BIT    ECMmSSE126    26     26     0     R       TRUE     -    
//     %%BIT    ECMmSSE125    25     25     0     R       TRUE     -    
//     %%BIT    ECMmSSE124    24     24     0     R       TRUE     -    
//     %%BIT    ECMmSSE123    23     23     0     R       TRUE     -    
//     %%BIT    ECMmSSE122    22     22     0     R       TRUE     -    
//     %%BIT    ECMmSSE121    21     21     0     R       TRUE     -    
//     %%BIT    ECMmSSE120    20     20     0     R       TRUE     -    
//     %%BIT    ECMmSSE119    19     19     0     R       TRUE     -    
//     %%BIT    ECMmSSE118    18     18     0     R       TRUE     -    
//     %%BIT    ECMmSSE117    17     17     0     R       TRUE     -    
//     %%BIT    ECMmSSE116    16     16     0     R       TRUE     -    
//     %%BIT    ECMmSSE115    15     15     0     R       TRUE     -    
//     %%BIT    ECMmSSE114    14     14     0     R       TRUE     -    
//     %%BIT    ECMmSSE113    13     13     0     R       TRUE     -    
//     %%BIT    ECMmSSE112    12     12     0     R       TRUE     -    
//     %%BIT    ECMmSSE111    11     11     0     R       TRUE     -    
//     %%BIT    ECMmSSE110    10     10     0     R       TRUE     -    
//     %%BIT    ECMmSSE109    9      9      0     R       TRUE     -    
//     %%BIT    ECMmSSE108    8      8      0     R       TRUE     -    
//     %%BIT    ECMmSSE107    7      7      0     R       TRUE     -    
//     %%BIT    ECMmSSE106    6      6      0     R       TRUE     -    
//     %%BIT    ECMmSSE105    5      5      0     R       TRUE     -    
//     %%BIT    ECMmSSE104    4      4      0     R       TRUE     -    
//     %%BIT    ECMmSSE103    3      3      0     R       TRUE     -    
//     %%BIT    ECMmSSE102    2      2      0     R       TRUE     -    
//     %%BIT    ECMmSSE101    1      1      0     R       TRUE     -    
//     %%BIT    ECMmSSE100    0      0      0     R       TRUE     -    
// 
// %REG_NAME ECMmESSTR2    
//     %%TITLE  name          upper  lower  init  access  support  callback    
//     %%BIT    ECMmSSE231    31     31     0     R       TRUE     -    
//     %%BIT    ECMmSSE230    30     30     0     R       TRUE     -    
//     %%BIT    ECMmSSE229    29     29     0     R       TRUE     -    
//     %%BIT    ECMmSSE228    28     28     0     R       TRUE     -    
//     %%BIT    ECMmSSE227    27     27     0     R       TRUE     -    
//     %%BIT    ECMmSSE226    26     26     0     R       TRUE     -    
//     %%BIT    ECMmSSE225    25     25     0     R       TRUE     -    
//     %%BIT    ECMmSSE224    24     24     0     R       TRUE     -    
//     %%BIT    ECMmSSE223    23     23     0     R       TRUE     -    
//     %%BIT    ECMmSSE222    22     22     0     R       TRUE     -    
//     %%BIT    ECMmSSE221    21     21     0     R       TRUE     -    
//     %%BIT    ECMmSSE220    20     20     0     R       TRUE     -    
//     %%BIT    ECMmSSE219    19     19     0     R       TRUE     -    
//     %%BIT    ECMmSSE218    18     18     0     R       TRUE     -    
//     %%BIT    ECMmSSE217    17     17     0     R       TRUE     -    
//     %%BIT    ECMmSSE216    16     16     0     R       TRUE     -    
//     %%BIT    ECMmSSE215    15     15     0     R       TRUE     -    
//     %%BIT    ECMmSSE214    14     14     0     R       TRUE     -    
//     %%BIT    ECMmSSE213    13     13     0     R       TRUE     -    
//     %%BIT    ECMmSSE212    12     12     0     R       TRUE     -    
//     %%BIT    ECMmSSE211    11     11     0     R       TRUE     -    
//     %%BIT    ECMmSSE210    10     10     0     R       TRUE     -    
//     %%BIT    ECMmSSE209    9      9      0     R       TRUE     -    
//     %%BIT    ECMmSSE208    8      8      0     R       TRUE     -    
//     %%BIT    ECMmSSE207    7      7      0     R       TRUE     -    
//     %%BIT    ECMmSSE206    6      6      0     R       TRUE     -    
//     %%BIT    ECMmSSE205    5      5      0     R       TRUE     -    
//     %%BIT    ECMmSSE204    4      4      0     R       TRUE     -    
//     %%BIT    ECMmSSE203    3      3      0     R       TRUE     -    
//     %%BIT    ECMmSSE202    2      2      0     R       TRUE     -    
//     %%BIT    ECMmSSE201    1      1      0     R       TRUE     -    
//     %%BIT    ECMmSSE200    0      0      0     R       TRUE     -    
// 
// %REG_NAME ECMmPCMD0     
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMm0REG       7      0      0     W       TRUE     -    
// 
// %REG_NAME ECMEPCFG      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMSL0         0      0      0     R|W     TRUE     -   
// 
// %REG_NAME ECMMICFG0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMMIE031     31     31     0     R|W     TRUE     -    
//     %%BIT    ECMMIE030     30     30     0     R|W     TRUE     -    
//     %%BIT    ECMMIE029     29     29     0     R|W     TRUE     -    
//     %%BIT    ECMMIE028     28     28     0     R|W     TRUE     -    
//     %%BIT    ECMMIE027     27     27     0     R|W     TRUE     -    
//     %%BIT    ECMMIE026     26     26     0     R|W     TRUE     -    
//     %%BIT    ECMMIE025     25     25     0     R|W     TRUE     -    
//     %%BIT    ECMMIE024     24     24     0     R|W     TRUE     -    
//     %%BIT    ECMMIE023     23     23     0     R|W     TRUE     -    
//     %%BIT    ECMMIE022     22     22     0     R|W     TRUE     -    
//     %%BIT    ECMMIE021     21     21     0     R|W     TRUE     -    
//     %%BIT    ECMMIE020     20     20     0     R|W     TRUE     -    
//     %%BIT    ECMMIE019     19     19     0     R|W     TRUE     -    
//     %%BIT    ECMMIE018     18     18     0     R|W     TRUE     -    
//     %%BIT    ECMMIE017     17     17     0     R|W     TRUE     -    
//     %%BIT    ECMMIE016     16     16     0     R|W     TRUE     -    
//     %%BIT    ECMMIE015     15     15     0     R|W     TRUE     -    
//     %%BIT    ECMMIE014     14     14     0     R|W     TRUE     -    
//     %%BIT    ECMMIE013     13     13     0     R|W     TRUE     -    
//     %%BIT    ECMMIE012     12     12     0     R|W     TRUE     -    
//     %%BIT    ECMMIE011     11     11     0     R|W     TRUE     -    
//     %%BIT    ECMMIE010     10     10     0     R|W     TRUE     -    
//     %%BIT    ECMMIE009     9      9      0     R|W     TRUE     -    
//     %%BIT    ECMMIE008     8      8      0     R|W     TRUE     -    
//     %%BIT    ECMMIE007     7      7      0     R|W     TRUE     -    
//     %%BIT    ECMMIE006     6      6      0     R|W     TRUE     -    
//     %%BIT    ECMMIE005     5      5      0     R|W     TRUE     -    
//     %%BIT    ECMMIE004     4      4      0     R|W     TRUE     -    
//     %%BIT    ECMMIE003     3      3      0     R|W     TRUE     -    
//     %%BIT    ECMMIE002     2      2      0     R|W     TRUE     -    
//     %%BIT    ECMMIE001     1      1      0     R|W     TRUE     -    
//     %%BIT    ECMMIE000     0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMMICFG1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMMIE131     31     31     0     R|W     TRUE     -    
//     %%BIT    ECMMIE130     30     30     0     R|W     TRUE     -    
//     %%BIT    ECMMIE129     29     29     0     R|W     TRUE     -    
//     %%BIT    ECMMIE128     28     28     0     R|W     TRUE     -    
//     %%BIT    ECMMIE127     27     27     0     R|W     TRUE     -    
//     %%BIT    ECMMIE126     26     26     0     R|W     TRUE     -    
//     %%BIT    ECMMIE125     25     25     0     R|W     TRUE     -    
//     %%BIT    ECMMIE124     24     24     0     R|W     TRUE     -    
//     %%BIT    ECMMIE123     23     23     0     R|W     TRUE     -    
//     %%BIT    ECMMIE122     22     22     0     R|W     TRUE     -    
//     %%BIT    ECMMIE121     21     21     0     R|W     TRUE     -    
//     %%BIT    ECMMIE120     20     20     0     R|W     TRUE     -    
//     %%BIT    ECMMIE119     19     19     0     R|W     TRUE     -    
//     %%BIT    ECMMIE118     18     18     0     R|W     TRUE     -    
//     %%BIT    ECMMIE117     17     17     0     R|W     TRUE     -    
//     %%BIT    ECMMIE116     16     16     0     R|W     TRUE     -    
//     %%BIT    ECMMIE115     15     15     0     R|W     TRUE     -    
//     %%BIT    ECMMIE114     14     14     0     R|W     TRUE     -    
//     %%BIT    ECMMIE113     13     13     0     R|W     TRUE     -    
//     %%BIT    ECMMIE112     12     12     0     R|W     TRUE     -    
//     %%BIT    ECMMIE111     11     11     0     R|W     TRUE     -    
//     %%BIT    ECMMIE110     10     10     0     R|W     TRUE     -    
//     %%BIT    ECMMIE109     9      9      0     R|W     TRUE     -    
//     %%BIT    ECMMIE108     8      8      0     R|W     TRUE     -    
//     %%BIT    ECMMIE107     7      7      0     R|W     TRUE     -    
//     %%BIT    ECMMIE106     6      6      0     R|W     TRUE     -    
//     %%BIT    ECMMIE105     5      5      0     R|W     TRUE     -    
//     %%BIT    ECMMIE104     4      4      0     R|W     TRUE     -    
//     %%BIT    ECMMIE103     3      3      0     R|W     TRUE     -    
//     %%BIT    ECMMIE102     2      2      0     R|W     TRUE     -    
//     %%BIT    ECMMIE101     1      1      0     R|W     TRUE     -    
//     %%BIT    ECMMIE100     0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMMICFG2      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMMIE228     28     28     0     R|W     TRUE     -    
//     %%BIT    ECMMIE227     27     27     0     R|W     TRUE     -    
//     %%BIT    ECMMIE226     26     26     0     R|W     TRUE     -    
//     %%BIT    ECMMIE225     25     25     0     R|W     TRUE     -    
//     %%BIT    ECMMIE224     24     24     0     R|W     TRUE     -    
//     %%BIT    ECMMIE223     23     23     0     R|W     TRUE     -    
//     %%BIT    ECMMIE222     22     22     0     R|W     TRUE     -    
//     %%BIT    ECMMIE221     21     21     0     R|W     TRUE     -    
//     %%BIT    ECMMIE220     20     20     0     R|W     TRUE     -    
//     %%BIT    ECMMIE219     19     19     0     R|W     TRUE     -    
//     %%BIT    ECMMIE218     18     18     0     R|W     TRUE     -    
//     %%BIT    ECMMIE217     17     17     0     R|W     TRUE     -    
//     %%BIT    ECMMIE216     16     16     0     R|W     TRUE     -    
//     %%BIT    ECMMIE215     15     15     0     R|W     TRUE     -    
//     %%BIT    ECMMIE214     14     14     0     R|W     TRUE     -    
//     %%BIT    ECMMIE213     13     13     0     R|W     TRUE     -    
//     %%BIT    ECMMIE212     12     12     0     R|W     TRUE     -    
//     %%BIT    ECMMIE211     11     11     0     R|W     TRUE     -    
//     %%BIT    ECMMIE210     10     10     0     R|W     TRUE     -    
//     %%BIT    ECMMIE209     9      9      0     R|W     TRUE     -    
//     %%BIT    ECMMIE208     8      8      0     R|W     TRUE     -    
//     %%BIT    ECMMIE207     7      7      0     R|W     TRUE     -    
//     %%BIT    ECMMIE206     6      6      0     R|W     TRUE     -    
//     %%BIT    ECMMIE205     5      5      0     R|W     TRUE     -    
//     %%BIT    ECMMIE204     4      4      0     R|W     TRUE     -    
//     %%BIT    ECMMIE203     3      3      0     R|W     TRUE     -    
//     %%BIT    ECMMIE202     2      2      0     R|W     TRUE     -    
//     %%BIT    ECMMIE201     1      1      0     R|W     TRUE     -    
//     %%BIT    ECMMIE200     0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMNMICFG0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMNMIE031     31     31     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE030     30     30     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE029     29     29     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE028     28     28     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE027     27     27     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE026     26     26     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE025     25     25     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE024     24     24     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE023     23     23     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE022     22     22     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE021     21     21     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE020     20     20     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE019     19     19     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE018     18     18     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE017     17     17     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE016     16     16     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE015     15     15     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE014     14     14     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE013     13     13     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE012     12     12     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE011     11     11     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE010     10     10     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE009     9      9      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE008     8      8      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE007     7      7      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE006     6      6      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE005     5      5      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE004     4      4      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE003     3      3      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE002     2      2      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE001     1      1      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE000     0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMNMICFG1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMNMIE131     31     31     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE130     30     30     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE129     29     29     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE128     28     28     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE127     27     27     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE126     26     26     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE125     25     25     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE124     24     24     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE123     23     23     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE122     22     22     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE121     21     21     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE120     20     20     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE119     19     19     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE118     18     18     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE117     17     17     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE116     16     16     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE115     15     15     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE114     14     14     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE113     13     13     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE112     12     12     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE111     11     11     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE110     10     10     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE109     9      9      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE108     8      8      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE107     7      7      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE106     6      6      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE105     5      5      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE104     4      4      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE103     3      3      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE102     2      2      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE101     1      1      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE100     0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMNMICFG2      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMNMIE228     28     28     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE227     27     27     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE226     26     26     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE225     25     25     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE224     24     24     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE223     23     23     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE222     22     22     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE221     21     21     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE220     20     20     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE219     19     19     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE218     18     18     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE217     17     17     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE216     16     16     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE215     15     15     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE214     14     14     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE213     13     13     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE212     12     12     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE211     11     11     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE210     10     10     0     R|W     TRUE     -    
//     %%BIT    ECMNMIE209     9      9      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE208     8      8      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE207     7      7      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE206     6      6      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE205     5      5      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE204     4      4      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE203     3      3      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE202     2      2      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE201     1      1      0     R|W     TRUE     -    
//     %%BIT    ECMNMIE200     0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMIRCFG0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMIRE031      31     31     0     R|W     TRUE     -    
//     %%BIT    ECMIRE030      30     30     0     R|W     TRUE     -    
//     %%BIT    ECMIRE029      29     29     0     R|W     TRUE     -    
//     %%BIT    ECMIRE028      28     28     0     R|W     TRUE     -    
//     %%BIT    ECMIRE027      27     27     0     R|W     TRUE     -    
//     %%BIT    ECMIRE026      26     26     0     R|W     TRUE     -    
//     %%BIT    ECMIRE025      25     25     0     R|W     TRUE     -    
//     %%BIT    ECMIRE024      24     24     0     R|W     TRUE     -    
//     %%BIT    ECMIRE023      23     23     0     R|W     TRUE     -    
//     %%BIT    ECMIRE022      22     22     0     R|W     TRUE     -    
//     %%BIT    ECMIRE021      21     21     0     R|W     TRUE     -    
//     %%BIT    ECMIRE020      20     20     0     R|W     TRUE     -    
//     %%BIT    ECMIRE019      19     19     0     R|W     TRUE     -    
//     %%BIT    ECMIRE018      18     18     0     R|W     TRUE     -    
//     %%BIT    ECMIRE017      17     17     0     R|W     TRUE     -    
//     %%BIT    ECMIRE016      16     16     0     R|W     TRUE     -    
//     %%BIT    ECMIRE015      15     15     0     R|W     TRUE     -    
//     %%BIT    ECMIRE014      14     14     0     R|W     TRUE     -    
//     %%BIT    ECMIRE013      13     13     0     R|W     TRUE     -    
//     %%BIT    ECMIRE012      12     12     0     R|W     TRUE     -    
//     %%BIT    ECMIRE011      11     11     0     R|W     TRUE     -    
//     %%BIT    ECMIRE010      10     10     0     R|W     TRUE     -    
//     %%BIT    ECMIRE009      9      9      0     R|W     TRUE     -    
//     %%BIT    ECMIRE008      8      8      0     R|W     TRUE     -    
//     %%BIT    ECMIRE007      7      7      0     R|W     TRUE     -    
//     %%BIT    ECMIRE006      6      6      0     R|W     TRUE     -    
//     %%BIT    ECMIRE005      5      5      0     R|W     TRUE     -    
//     %%BIT    ECMIRE004      4      4      0     R|W     TRUE     -    
//     %%BIT    ECMIRE003      3      3      0     R|W     TRUE     -    
//     %%BIT    ECMIRE002      2      2      0     R|W     TRUE     -    
//     %%BIT    ECMIRE001      1      1      0     R|W     TRUE     -    
//     %%BIT    ECMIRE000      0      0      1     R|W     TRUE     W    
// 
// %REG_NAME ECMIRCFG1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMIRE131      31     31     0     R|W     TRUE     -    
//     %%BIT    ECMIRE130      30     30     0     R|W     TRUE     -    
//     %%BIT    ECMIRE129      29     29     0     R|W     TRUE     -    
//     %%BIT    ECMIRE128      28     28     0     R|W     TRUE     -    
//     %%BIT    ECMIRE127      27     27     0     R|W     TRUE     -    
//     %%BIT    ECMIRE126      26     26     0     R|W     TRUE     -    
//     %%BIT    ECMIRE125      25     25     0     R|W     TRUE     -    
//     %%BIT    ECMIRE124      24     24     0     R|W     TRUE     -    
//     %%BIT    ECMIRE123      23     23     0     R|W     TRUE     -    
//     %%BIT    ECMIRE122      22     22     0     R|W     TRUE     -    
//     %%BIT    ECMIRE121      21     21     0     R|W     TRUE     -    
//     %%BIT    ECMIRE120      20     20     0     R|W     TRUE     -    
//     %%BIT    ECMIRE119      19     19     0     R|W     TRUE     -    
//     %%BIT    ECMIRE118      18     18     0     R|W     TRUE     -    
//     %%BIT    ECMIRE117      17     17     0     R|W     TRUE     -    
//     %%BIT    ECMIRE116      16     16     0     R|W     TRUE     -    
//     %%BIT    ECMIRE115      15     15     0     R|W     TRUE     -    
//     %%BIT    ECMIRE114      14     14     0     R|W     TRUE     -    
//     %%BIT    ECMIRE113      13     13     0     R|W     TRUE     -    
//     %%BIT    ECMIRE112      12     12     0     R|W     TRUE     -    
//     %%BIT    ECMIRE111      11     11     0     R|W     TRUE     -    
//     %%BIT    ECMIRE110      10     10     0     R|W     TRUE     -    
//     %%BIT    ECMIRE109      9      9      0     R|W     TRUE     -    
//     %%BIT    ECMIRE108      8      8      0     R|W     TRUE     -    
//     %%BIT    ECMIRE107      7      7      0     R|W     TRUE     -    
//     %%BIT    ECMIRE106      6      6      0     R|W     TRUE     -    
//     %%BIT    ECMIRE105      5      5      0     R|W     TRUE     -    
//     %%BIT    ECMIRE104      4      4      0     R|W     TRUE     -    
//     %%BIT    ECMIRE103      3      3      0     R|W     TRUE     -    
//     %%BIT    ECMIRE102      2      2      0     R|W     TRUE     -    
//     %%BIT    ECMIRE101      1      1      0     R|W     TRUE     -    
//     %%BIT    ECMIRE100      0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMIRCFG2      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMIRE229      29     29     0     R|W     TRUE     -    
//     %%BIT    ECMIRE228      28     28     0     R|W     TRUE     -    
//     %%BIT    ECMIRE227      27     27     0     R|W     TRUE     -    
//     %%BIT    ECMIRE226      26     26     0     R|W     TRUE     -    
//     %%BIT    ECMIRE225      25     25     0     R|W     TRUE     -    
//     %%BIT    ECMIRE224      24     24     0     R|W     TRUE     -    
//     %%BIT    ECMIRE223      23     23     0     R|W     TRUE     -    
//     %%BIT    ECMIRE222      22     22     0     R|W     TRUE     -    
//     %%BIT    ECMIRE221      21     21     0     R|W     TRUE     -    
//     %%BIT    ECMIRE220      20     20     0     R|W     TRUE     -    
//     %%BIT    ECMIRE219      19     19     0     R|W     TRUE     -    
//     %%BIT    ECMIRE218      18     18     0     R|W     TRUE     -    
//     %%BIT    ECMIRE217      17     17     0     R|W     TRUE     -    
//     %%BIT    ECMIRE216      16     16     0     R|W     TRUE     -    
//     %%BIT    ECMIRE215      15     15     0     R|W     TRUE     -    
//     %%BIT    ECMIRE214      14     14     0     R|W     TRUE     -    
//     %%BIT    ECMIRE213      13     13     0     R|W     TRUE     -    
//     %%BIT    ECMIRE212      12     12     0     R|W     TRUE     -    
//     %%BIT    ECMIRE211      11     11     0     R|W     TRUE     -    
//     %%BIT    ECMIRE210      10     10     0     R|W     TRUE     -    
//     %%BIT    ECMIRE209      9      9      0     R|W     TRUE     -    
//     %%BIT    ECMIRE208      8      8      0     R|W     TRUE     -    
//     %%BIT    ECMIRE207      7      7      0     R|W     TRUE     -    
//     %%BIT    ECMIRE206      6      6      0     R|W     TRUE     -    
//     %%BIT    ECMIRE205      5      5      0     R|W     TRUE     -    
//     %%BIT    ECMIRE204      4      4      0     R|W     TRUE     -    
//     %%BIT    ECMIRE203      3      3      0     R|W     TRUE     -    
//     %%BIT    ECMIRE202      2      2      0     R|W     TRUE     -    
//     %%BIT    ECMIRE201      1      1      0     R|W     TRUE     -    
//     %%BIT    ECMIRE200      0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMEMK0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMEMK031      31     31     0     R|W     TRUE     -    
//     %%BIT    ECMEMK030      30     30     0     R|W     TRUE     -    
//     %%BIT    ECMEMK029      29     29     0     R|W     TRUE     -    
//     %%BIT    ECMEMK028      28     28     0     R|W     TRUE     -    
//     %%BIT    ECMEMK027      27     27     0     R|W     TRUE     -    
//     %%BIT    ECMEMK026      26     26     0     R|W     TRUE     -    
//     %%BIT    ECMEMK025      25     25     0     R|W     TRUE     -    
//     %%BIT    ECMEMK024      24     24     0     R|W     TRUE     -    
//     %%BIT    ECMEMK023      23     23     0     R|W     TRUE     -    
//     %%BIT    ECMEMK022      22     22     0     R|W     TRUE     -    
//     %%BIT    ECMEMK021      21     21     0     R|W     TRUE     -    
//     %%BIT    ECMEMK020      20     20     0     R|W     TRUE     -    
//     %%BIT    ECMEMK019      19     19     0     R|W     TRUE     -    
//     %%BIT    ECMEMK018      18     18     0     R|W     TRUE     -    
//     %%BIT    ECMEMK017      17     17     0     R|W     TRUE     -    
//     %%BIT    ECMEMK016      16     16     0     R|W     TRUE     -    
//     %%BIT    ECMEMK015      15     15     0     R|W     TRUE     -    
//     %%BIT    ECMEMK014      14     14     0     R|W     TRUE     -    
//     %%BIT    ECMEMK013      13     13     0     R|W     TRUE     -    
//     %%BIT    ECMEMK012      12     12     0     R|W     TRUE     -    
//     %%BIT    ECMEMK011      11     11     0     R|W     TRUE     -    
//     %%BIT    ECMEMK010      10     10     0     R|W     TRUE     -    
//     %%BIT    ECMEMK009      9      9      0     R|W     TRUE     -    
//     %%BIT    ECMEMK008      8      8      0     R|W     TRUE     -    
//     %%BIT    ECMEMK007      7      7      0     R|W     TRUE     -    
//     %%BIT    ECMEMK006      6      6      0     R|W     TRUE     -    
//     %%BIT    ECMEMK005      5      5      0     R|W     TRUE     -    
//     %%BIT    ECMEMK004      4      4      0     R|W     TRUE     -    
//     %%BIT    ECMEMK003      3      3      0     R|W     TRUE     -    
//     %%BIT    ECMEMK002      2      2      0     R|W     TRUE     -    
//     %%BIT    ECMEMK001      1      1      0     R|W     TRUE     -    
//     %%BIT    ECMEMK000      0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMEMK1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMEMK131      31     31     0     R|W     TRUE     -    
//     %%BIT    ECMEMK130      30     30     0     R|W     TRUE     -    
//     %%BIT    ECMEMK129      29     29     0     R|W     TRUE     -    
//     %%BIT    ECMEMK128      28     28     0     R|W     TRUE     -    
//     %%BIT    ECMEMK127      27     27     0     R|W     TRUE     -    
//     %%BIT    ECMEMK126      26     26     0     R|W     TRUE     -    
//     %%BIT    ECMEMK125      25     25     0     R|W     TRUE     -    
//     %%BIT    ECMEMK124      24     24     0     R|W     TRUE     -    
//     %%BIT    ECMEMK123      23     23     0     R|W     TRUE     -    
//     %%BIT    ECMEMK122      22     22     0     R|W     TRUE     -    
//     %%BIT    ECMEMK121      21     21     0     R|W     TRUE     -    
//     %%BIT    ECMEMK120      20     20     0     R|W     TRUE     -    
//     %%BIT    ECMEMK119      19     19     0     R|W     TRUE     -    
//     %%BIT    ECMEMK118      18     18     0     R|W     TRUE     -    
//     %%BIT    ECMEMK117      17     17     0     R|W     TRUE     -    
//     %%BIT    ECMEMK116      16     16     0     R|W     TRUE     -    
//     %%BIT    ECMEMK115      15     15     0     R|W     TRUE     -    
//     %%BIT    ECMEMK114      14     14     0     R|W     TRUE     -    
//     %%BIT    ECMEMK113      13     13     0     R|W     TRUE     -    
//     %%BIT    ECMEMK112      12     12     0     R|W     TRUE     -    
//     %%BIT    ECMEMK111      11     11     0     R|W     TRUE     -    
//     %%BIT    ECMEMK110      10     10     0     R|W     TRUE     -    
//     %%BIT    ECMEMK109      9      9      0     R|W     TRUE     -    
//     %%BIT    ECMEMK108      8      8      0     R|W     TRUE     -    
//     %%BIT    ECMEMK107      7      7      0     R|W     TRUE     -    
//     %%BIT    ECMEMK106      6      6      0     R|W     TRUE     -    
//     %%BIT    ECMEMK105      5      5      0     R|W     TRUE     -    
//     %%BIT    ECMEMK104      4      4      0     R|W     TRUE     -    
//     %%BIT    ECMEMK103      3      3      0     R|W     TRUE     -    
//     %%BIT    ECMEMK102      2      2      0     R|W     TRUE     -    
//     %%BIT    ECMEMK101      1      1      0     R|W     TRUE     -    
//     %%BIT    ECMEMK100      0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMEMK2      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMEMK229      29     29     0     R|W     TRUE     -    
//     %%BIT    ECMEMK228      28     28     0     R|W     TRUE     -    
//     %%BIT    ECMEMK227      27     27     0     R|W     TRUE     -    
//     %%BIT    ECMEMK226      26     26     0     R|W     TRUE     -    
//     %%BIT    ECMEMK225      25     25     0     R|W     TRUE     -    
//     %%BIT    ECMEMK224      24     24     0     R|W     TRUE     -    
//     %%BIT    ECMEMK223      23     23     0     R|W     TRUE     -    
//     %%BIT    ECMEMK222      22     22     0     R|W     TRUE     -    
//     %%BIT    ECMEMK221      21     21     0     R|W     TRUE     -    
//     %%BIT    ECMEMK220      20     20     0     R|W     TRUE     -    
//     %%BIT    ECMEMK219      19     19     0     R|W     TRUE     -    
//     %%BIT    ECMEMK218      18     18     0     R|W     TRUE     -    
//     %%BIT    ECMEMK217      17     17     0     R|W     TRUE     -    
//     %%BIT    ECMEMK216      16     16     0     R|W     TRUE     -    
//     %%BIT    ECMEMK215      15     15     0     R|W     TRUE     -    
//     %%BIT    ECMEMK214      14     14     0     R|W     TRUE     -    
//     %%BIT    ECMEMK213      13     13     0     R|W     TRUE     -    
//     %%BIT    ECMEMK212      12     12     0     R|W     TRUE     -    
//     %%BIT    ECMEMK211      11     11     0     R|W     TRUE     -    
//     %%BIT    ECMEMK210      10     10     0     R|W     TRUE     -    
//     %%BIT    ECMEMK209      9      9      0     R|W     TRUE     -    
//     %%BIT    ECMEMK208      8      8      0     R|W     TRUE     -    
//     %%BIT    ECMEMK207      7      7      0     R|W     TRUE     -    
//     %%BIT    ECMEMK206      6      6      0     R|W     TRUE     -    
//     %%BIT    ECMEMK205      5      5      0     R|W     TRUE     -    
//     %%BIT    ECMEMK204      4      4      0     R|W     TRUE     -    
//     %%BIT    ECMEMK203      3      3      0     R|W     TRUE     -    
//     %%BIT    ECMEMK202      2      2      0     R|W     TRUE     -    
//     %%BIT    ECMEMK201      1      1      0     R|W     TRUE     -    
//     %%BIT    ECMEMK200      0      0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMESSTC0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMCLSSE031    31     31     0     W       TRUE     -    
//     %%BIT    ECMCLSSE030    30     30     0     W       TRUE     -    
//     %%BIT    ECMCLSSE029    29     29     0     W       TRUE     -    
//     %%BIT    ECMCLSSE028    28     28     0     W       TRUE     -    
//     %%BIT    ECMCLSSE027    27     27     0     W       TRUE     -    
//     %%BIT    ECMCLSSE026    26     26     0     W       TRUE     -    
//     %%BIT    ECMCLSSE025    25     25     0     W       TRUE     -    
//     %%BIT    ECMCLSSE024    24     24     0     W       TRUE     -    
//     %%BIT    ECMCLSSE023    23     23     0     W       TRUE     -    
//     %%BIT    ECMCLSSE022    22     22     0     W       TRUE     -    
//     %%BIT    ECMCLSSE021    21     21     0     W       TRUE     -    
//     %%BIT    ECMCLSSE020    20     20     0     W       TRUE     -    
//     %%BIT    ECMCLSSE019    19     19     0     W       TRUE     -    
//     %%BIT    ECMCLSSE018    18     18     0     W       TRUE     -    
//     %%BIT    ECMCLSSE017    17     17     0     W       TRUE     -    
//     %%BIT    ECMCLSSE016    16     16     0     W       TRUE     -    
//     %%BIT    ECMCLSSE015    15     15     0     W       TRUE     -    
//     %%BIT    ECMCLSSE014    14     14     0     W       TRUE     -    
//     %%BIT    ECMCLSSE013    13     13     0     W       TRUE     -    
//     %%BIT    ECMCLSSE012    12     12     0     W       TRUE     -    
//     %%BIT    ECMCLSSE011    11     11     0     W       TRUE     -    
//     %%BIT    ECMCLSSE010    10     10     0     W       TRUE     -    
//     %%BIT    ECMCLSSE009    9      9      0     W       TRUE     -    
//     %%BIT    ECMCLSSE008    8      8      0     W       TRUE     -    
//     %%BIT    ECMCLSSE007    7      7      0     W       TRUE     -    
//     %%BIT    ECMCLSSE006    6      6      0     W       TRUE     -    
//     %%BIT    ECMCLSSE005    5      5      0     W       TRUE     -    
//     %%BIT    ECMCLSSE004    4      4      0     W       TRUE     -    
//     %%BIT    ECMCLSSE003    3      3      0     W       TRUE     -    
//     %%BIT    ECMCLSSE002    2      2      0     W       TRUE     -    
//     %%BIT    ECMCLSSE001    1      1      0     W       TRUE     -    
//     %%BIT    ECMCLSSE000    0      0      0     W       TRUE     W    
// 
// %REG_NAME ECMESSTC1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMCLSSE131    31     31     0     W       TRUE     -    
//     %%BIT    ECMCLSSE130    30     30     0     W       TRUE     -    
//     %%BIT    ECMCLSSE129    29     29     0     W       TRUE     -    
//     %%BIT    ECMCLSSE128    28     28     0     W       TRUE     -    
//     %%BIT    ECMCLSSE127    27     27     0     W       TRUE     -    
//     %%BIT    ECMCLSSE126    26     26     0     W       TRUE     -    
//     %%BIT    ECMCLSSE125    25     25     0     W       TRUE     -    
//     %%BIT    ECMCLSSE124    24     24     0     W       TRUE     -    
//     %%BIT    ECMCLSSE123    23     23     0     W       TRUE     -    
//     %%BIT    ECMCLSSE122    22     22     0     W       TRUE     -    
//     %%BIT    ECMCLSSE121    21     21     0     W       TRUE     -    
//     %%BIT    ECMCLSSE120    20     20     0     W       TRUE     -    
//     %%BIT    ECMCLSSE119    19     19     0     W       TRUE     -    
//     %%BIT    ECMCLSSE118    18     18     0     W       TRUE     -    
//     %%BIT    ECMCLSSE117    17     17     0     W       TRUE     -    
//     %%BIT    ECMCLSSE116    16     16     0     W       TRUE     -    
//     %%BIT    ECMCLSSE115    15     15     0     W       TRUE     -    
//     %%BIT    ECMCLSSE114    14     14     0     W       TRUE     -    
//     %%BIT    ECMCLSSE113    13     13     0     W       TRUE     -    
//     %%BIT    ECMCLSSE112    12     12     0     W       TRUE     -    
//     %%BIT    ECMCLSSE111    11     11     0     W       TRUE     -    
//     %%BIT    ECMCLSSE110    10     10     0     W       TRUE     -    
//     %%BIT    ECMCLSSE109    9      9      0     W       TRUE     -    
//     %%BIT    ECMCLSSE108    8      8      0     W       TRUE     -    
//     %%BIT    ECMCLSSE107    7      7      0     W       TRUE     -    
//     %%BIT    ECMCLSSE106    6      6      0     W       TRUE     -    
//     %%BIT    ECMCLSSE105    5      5      0     W       TRUE     -    
//     %%BIT    ECMCLSSE104    4      4      0     W       TRUE     -    
//     %%BIT    ECMCLSSE103    3      3      0     W       TRUE     -    
//     %%BIT    ECMCLSSE102    2      2      0     W       TRUE     -    
//     %%BIT    ECMCLSSE101    1      1      0     W       TRUE     -    
//     %%BIT    ECMCLSSE100    0      0      0     W       TRUE     W    
// 
// %REG_NAME ECMESSTC2      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMCLSSE230    30     30     0     W       TRUE     -    
//     %%BIT    ECMCLSSE229    29     29     0     W       TRUE     -    
//     %%BIT    ECMCLSSE228    28     28     0     W       TRUE     -    
//     %%BIT    ECMCLSSE227    27     27     0     W       TRUE     -    
//     %%BIT    ECMCLSSE226    26     26     0     W       TRUE     -    
//     %%BIT    ECMCLSSE225    25     25     0     W       TRUE     -    
//     %%BIT    ECMCLSSE224    24     24     0     W       TRUE     -    
//     %%BIT    ECMCLSSE223    23     23     0     W       TRUE     -    
//     %%BIT    ECMCLSSE222    22     22     0     W       TRUE     -    
//     %%BIT    ECMCLSSE221    21     21     0     W       TRUE     -    
//     %%BIT    ECMCLSSE220    20     20     0     W       TRUE     -    
//     %%BIT    ECMCLSSE219    19     19     0     W       TRUE     -    
//     %%BIT    ECMCLSSE218    18     18     0     W       TRUE     -    
//     %%BIT    ECMCLSSE217    17     17     0     W       TRUE     -    
//     %%BIT    ECMCLSSE216    16     16     0     W       TRUE     -    
//     %%BIT    ECMCLSSE215    15     15     0     W       TRUE     -    
//     %%BIT    ECMCLSSE214    14     14     0     W       TRUE     -    
//     %%BIT    ECMCLSSE213    13     13     0     W       TRUE     -    
//     %%BIT    ECMCLSSE212    12     12     0     W       TRUE     -    
//     %%BIT    ECMCLSSE211    11     11     0     W       TRUE     -    
//     %%BIT    ECMCLSSE210    10     10     0     W       TRUE     -    
//     %%BIT    ECMCLSSE209    9      9      0     W       TRUE     -    
//     %%BIT    ECMCLSSE208    8      8      0     W       TRUE     -    
//     %%BIT    ECMCLSSE207    7      7      0     W       TRUE     -    
//     %%BIT    ECMCLSSE206    6      6      0     W       TRUE     -    
//     %%BIT    ECMCLSSE205    5      5      0     W       TRUE     -    
//     %%BIT    ECMCLSSE204    4      4      0     W       TRUE     -    
//     %%BIT    ECMCLSSE203    3      3      0     W       TRUE     -    
//     %%BIT    ECMCLSSE202    2      2      0     W       TRUE     -    
//     %%BIT    ECMCLSSE201    1      1      0     W       TRUE     -    
//     %%BIT    ECMCLSSE200    0      0      0     W       TRUE     W    
// 
// %REG_NAME ECMPCMD1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECM1REG        7      0      0     W       TRUE     -    
// 
// %REG_NAME ECMPS      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMPRERR       0      0      0     R       TRUE     -    
// 
// %REG_NAME ECMPE0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMPE031       31     31     0     W       TRUE     -    
//     %%BIT    ECMPE030       30     30     0     W       TRUE     -    
//     %%BIT    ECMPE029       29     29     0     W       TRUE     -    
//     %%BIT    ECMPE028       28     28     0     W       TRUE     -    
//     %%BIT    ECMPE027       27     27     0     W       TRUE     -    
//     %%BIT    ECMPE026       26     26     0     W       TRUE     -    
//     %%BIT    ECMPE025       25     25     0     W       TRUE     -    
//     %%BIT    ECMPE024       24     24     0     W       TRUE     -    
//     %%BIT    ECMPE023       23     23     0     W       TRUE     -    
//     %%BIT    ECMPE022       22     22     0     W       TRUE     -    
//     %%BIT    ECMPE021       21     21     0     W       TRUE     -    
//     %%BIT    ECMPE020       20     20     0     W       TRUE     -    
//     %%BIT    ECMPE019       19     19     0     W       TRUE     -    
//     %%BIT    ECMPE018       18     18     0     W       TRUE     -    
//     %%BIT    ECMPE017       17     17     0     W       TRUE     -    
//     %%BIT    ECMPE016       16     16     0     W       TRUE     -    
//     %%BIT    ECMPE015       15     15     0     W       TRUE     -    
//     %%BIT    ECMPE014       14     14     0     W       TRUE     -    
//     %%BIT    ECMPE013       13     13     0     W       TRUE     -    
//     %%BIT    ECMPE012       12     12     0     W       TRUE     -    
//     %%BIT    ECMPE011       11     11     0     W       TRUE     -    
//     %%BIT    ECMPE010       10     10     0     W       TRUE     -    
//     %%BIT    ECMPE009       9      9      0     W       TRUE     -    
//     %%BIT    ECMPE008       8      8      0     W       TRUE     -    
//     %%BIT    ECMPE007       7      7      0     W       TRUE     -    
//     %%BIT    ECMPE006       6      6      0     W       TRUE     -    
//     %%BIT    ECMPE005       5      5      0     W       TRUE     -    
//     %%BIT    ECMPE004       4      4      0     W       TRUE     -    
//     %%BIT    ECMPE003       3      3      0     W       TRUE     -    
//     %%BIT    ECMPE002       2      2      0     W       TRUE     -    
//     %%BIT    ECMPE001       1      1      0     W       TRUE     -    
//     %%BIT    ECMPE000       0      0      0     W       TRUE     W    
// 
// %REG_NAME ECMPE1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMPE131       31     31     0     W       TRUE     -    
//     %%BIT    ECMPE130       30     30     0     W       TRUE     -    
//     %%BIT    ECMPE129       29     29     0     W       TRUE     -    
//     %%BIT    ECMPE128       28     28     0     W       TRUE     -    
//     %%BIT    ECMPE127       27     27     0     W       TRUE     -    
//     %%BIT    ECMPE126       26     26     0     W       TRUE     -    
//     %%BIT    ECMPE125       25     25     0     W       TRUE     -    
//     %%BIT    ECMPE124       24     24     0     W       TRUE     -    
//     %%BIT    ECMPE123       23     23     0     W       TRUE     -    
//     %%BIT    ECMPE122       22     22     0     W       TRUE     -    
//     %%BIT    ECMPE121       21     21     0     W       TRUE     -    
//     %%BIT    ECMPE120       20     20     0     W       TRUE     -    
//     %%BIT    ECMPE119       19     19     0     W       TRUE     -    
//     %%BIT    ECMPE118       18     18     0     W       TRUE     -    
//     %%BIT    ECMPE117       17     17     0     W       TRUE     -    
//     %%BIT    ECMPE116       16     16     0     W       TRUE     -    
//     %%BIT    ECMPE115       15     15     0     W       TRUE     -    
//     %%BIT    ECMPE114       14     14     0     W       TRUE     -    
//     %%BIT    ECMPE113       13     13     0     W       TRUE     -    
//     %%BIT    ECMPE112       12     12     0     W       TRUE     -    
//     %%BIT    ECMPE111       11     11     0     W       TRUE     -    
//     %%BIT    ECMPE110       10     10     0     W       TRUE     -    
//     %%BIT    ECMPE109       9      9      0     W       TRUE     -    
//     %%BIT    ECMPE108       8      8      0     W       TRUE     -    
//     %%BIT    ECMPE107       7      7      0     W       TRUE     -    
//     %%BIT    ECMPE106       6      6      0     W       TRUE     -    
//     %%BIT    ECMPE105       5      5      0     W       TRUE     -    
//     %%BIT    ECMPE104       4      4      0     W       TRUE     -    
//     %%BIT    ECMPE103       3      3      0     W       TRUE     -    
//     %%BIT    ECMPE102       2      2      0     W       TRUE     -    
//     %%BIT    ECMPE101       1      1      0     W       TRUE     -    
//     %%BIT    ECMPE100       0      0      0     W       TRUE     W    
// 
// %REG_NAME ECMPE2      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMPE229       29     29     0     W       TRUE     -    
//     %%BIT    ECMPE228       28     28     0     W       TRUE     -    
//     %%BIT    ECMPE227       27     27     0     W       TRUE     -    
//     %%BIT    ECMPE226       26     26     0     W       TRUE     -    
//     %%BIT    ECMPE225       25     25     0     W       TRUE     -    
//     %%BIT    ECMPE224       24     24     0     W       TRUE     -    
//     %%BIT    ECMPE223       23     23     0     W       TRUE     -    
//     %%BIT    ECMPE222       22     22     0     W       TRUE     -    
//     %%BIT    ECMPE221       21     21     0     W       TRUE     -    
//     %%BIT    ECMPE220       20     20     0     W       TRUE     -    
//     %%BIT    ECMPE219       19     19     0     W       TRUE     -    
//     %%BIT    ECMPE218       18     18     0     W       TRUE     -    
//     %%BIT    ECMPE217       17     17     0     W       TRUE     -    
//     %%BIT    ECMPE216       16     16     0     W       TRUE     -    
//     %%BIT    ECMPE215       15     15     0     W       TRUE     -    
//     %%BIT    ECMPE214       14     14     0     W       TRUE     -    
//     %%BIT    ECMPE213       13     13     0     W       TRUE     -    
//     %%BIT    ECMPE212       12     12     0     W       TRUE     -    
//     %%BIT    ECMPE211       11     11     0     W       TRUE     -    
//     %%BIT    ECMPE210       10     10     0     W       TRUE     -    
//     %%BIT    ECMPE209       9      9      0     W       TRUE     -    
//     %%BIT    ECMPE208       8      8      0     W       TRUE     -    
//     %%BIT    ECMPE207       7      7      0     W       TRUE     -    
//     %%BIT    ECMPE206       6      6      0     W       TRUE     -    
//     %%BIT    ECMPE205       5      5      0     W       TRUE     -    
//     %%BIT    ECMPE204       4      4      0     W       TRUE     -    
//     %%BIT    ECMPE203       3      3      0     W       TRUE     -    
//     %%BIT    ECMPE202       2      2      0     W       TRUE     -    
//     %%BIT    ECMPE201       1      1      0     W       TRUE     -    
//     %%BIT    ECMPE200       0      0      0     W       TRUE     W    
// 
// %REG_NAME ECMDTMCTL      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMSTP         1      1      0     W       TRUE     W    
//     %%BIT    ECMSTA         0      0      0     R|W     TRUE     -    
// 
// %REG_NAME ECMDTMR      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMR        15     0      0     R       TRUE     R    
// 
// %REG_NAME ECMDTMCMP      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMCMP      15     0      0     R|W     TRUE     W    
// 
// %REG_NAME ECMDTMCFG0      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMCFG031       31     31      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG030       30     30      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG029       29     29      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG028       28     28      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG027       27     27      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG026       26     26      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG025       25     25      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG024       24     24      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG023       23     23      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG022       22     22      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG021       21     21      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG020       20     20      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG019       19     19      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG018       18     18      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG017       17     17      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG016       16     16      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG015       15     15      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG014       14     14      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG013       13     13      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG012       12     12      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG011       11     11      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG010       10     10      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG009       9      9       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG008       8      8       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG007       7      7       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG006       6      6       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG005       5      5       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG004       4      4       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG003       3      3       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG002       2      2       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG001       1      1       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG000       0      0       0     R|W     TRUE     W    
// 
// %REG_NAME ECMDTMCFG1      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMCFG131       31     31      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG130       30     30      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG129       29     29      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG128       28     28      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG127       27     27      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG126       26     26      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG125       25     25      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG124       24     24      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG123       23     23      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG122       22     22      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG121       21     21      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG120       20     20      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG119       19     19      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG118       18     18      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG117       17     17      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG116       16     16      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG115       15     15      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG114       14     14      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG113       13     13      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG112       12     12      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG111       11     11      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG110       10     10      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG109       9      9       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG108       8      8       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG107       7      7       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG106       6      6       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG105       5      5       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG104       4      4       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG103       3      3       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG102       2      2       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG101       1      1       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG100       0      0       0     R|W     TRUE     W    
// 
// %REG_NAME ECMDTMCFG2      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMCFG228       28     28      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG227       27     27      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG226       26     26      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG225       25     25      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG224       24     24      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG223       23     23      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG222       22     22      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG221       21     21      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG220       20     20      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG219       19     19      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG218       18     18      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG217       17     17      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG216       16     16      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG215       15     15      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG214       14     14      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG213       13     13      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG212       12     12      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG211       11     11      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG210       10     10      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG209       9      9       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG208       8      8       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG207       7      7       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG206       6      6       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG205       5      5       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG204       4      4       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG203       3      3       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG202       2      2       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG201       1      1       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG200       0      0       0     R|W     TRUE     W    
// 
// %REG_NAME ECMDTMCFG3      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMCFG331       31     31      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG330       30     30      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG329       29     29      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG328       28     28      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG327       27     27      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG326       26     26      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG325       25     25      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG324       24     24      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG323       23     23      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG322       22     22      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG321       21     21      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG320       20     20      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG319       19     19      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG318       18     18      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG317       17     17      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG316       16     16      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG315       15     15      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG314       14     14      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG313       13     13      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG312       12     12      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG311       11     11      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG310       10     10      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG309       9      9       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG308       8      8       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG307       7      7       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG306       6      6       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG305       5      5       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG304       4      4       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG303       3      3       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG302       2      2       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG301       1      1       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG300       0      0       0     R|W     TRUE     W    
// 
// %REG_NAME ECMDTMCFG4      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMCFG431       31     31      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG430       30     30      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG429       29     29      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG428       28     28      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG427       27     27      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG426       26     26      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG425       25     25      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG424       24     24      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG423       23     23      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG422       22     22      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG421       21     21      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG420       20     20      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG419       19     19      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG418       18     18      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG417       17     17      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG416       16     16      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG415       15     15      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG414       14     14      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG413       13     13      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG412       12     12      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG411       11     11      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG410       10     10      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG409       9      9       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG408       8      8       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG407       7      7       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG406       6      6       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG405       5      5       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG404       4      4       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG403       3      3       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG402       2      2       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG401       1      1       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG400       0      0       0     R|W     TRUE     W    
// 
// %REG_NAME ECMDTMCFG5      
//     %%TITLE  name           upper  lower  init  access  support  callback    
//     %%BIT    ECMDTMCFG528       28     28      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG527       27     27      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG526       26     26      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG525       25     25      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG524       24     24      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG523       23     23      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG522       22     22      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG521       21     21      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG520       20     20      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG519       19     19      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG518       18     18      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG517       17     17      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG516       16     16      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG515       15     15      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG514       14     14      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG513       13     13      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG512       12     12      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG511       11     11      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG510       10     10      0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG509       9      9       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG508       8      8       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG507       7      7       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG506       6      6       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG505       5      5       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG504       4      4       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG503       3      3       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG502       2      2       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG501       1      1       0     R|W     TRUE     -    
//     %%BIT    ECMDTMCFG500       0      0       0     R|W     TRUE     W    
// 
// %REG_NAME ECMEOUTCLRT      
//     %%TITLE  name               upper  lower   init  access  support  callback    
//     %%BIT    ECMEOUTCLRT        15     0       0     R|W     TRUE     W    
//                                                
////////////////////////////////////////////////////////////////////////////////
/// @file ecm_regif.h
/// @brief Register IF class of model ECM
/// $Id$
/// $Date$
/// $Revison$
/// $Author$
////////////////////////////////////////////////////////////////////////////////
#ifndef __ECM_REGIF_H__
#define __ECM_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#ifdef REGIF_NOT_USE_SYSTEMC
#include <cassert>
#else
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef CWR_SYSTEMC
#include "scml.h"
#endif

/// Register IF class of ECM model
class Cecm_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel = channel;
            this-> is_wr   = is_wr;
            this-> size    = size;
            this-> pre_data= pre_data;
            this-> data    = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel = _channel;
            this->length  = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block = _block;
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;

public:
    Cecm_regif(std::string name, uint buswidth);
    ~Cecm_regif();

protected:
    vpcl::re_register *ECMmESET   ;
    vpcl::re_register *ECMmECLR   ;
    vpcl::re_register *ECMmESSTR0 ;
    vpcl::re_register *ECMmESSTR1 ;
    vpcl::re_register *ECMmESSTR2 ;
    vpcl::re_register *ECMmPCMD0  ;
    vpcl::re_register *ECMEPCFG   ;
    vpcl::re_register *ECMMICFG0  ;
    vpcl::re_register *ECMMICFG1  ;
    vpcl::re_register *ECMMICFG2  ;
    vpcl::re_register *ECMNMICFG0 ;
    vpcl::re_register *ECMNMICFG1 ;
    vpcl::re_register *ECMNMICFG2 ;
    vpcl::re_register *ECMIRCFG0  ;
    vpcl::re_register *ECMIRCFG1  ;
    vpcl::re_register *ECMIRCFG2  ;
    vpcl::re_register *ECMEMK0    ;
    vpcl::re_register *ECMEMK1    ;
    vpcl::re_register *ECMEMK2    ;
    vpcl::re_register *ECMESSTC0  ;
    vpcl::re_register *ECMESSTC1  ;
    vpcl::re_register *ECMESSTC2  ;
    vpcl::re_register *ECMPCMD1   ;
    vpcl::re_register *ECMPS      ;
    vpcl::re_register *ECMPE0     ;
    vpcl::re_register *ECMPE1     ;
    vpcl::re_register *ECMPE2     ;
    vpcl::re_register *ECMDTMCTL  ;
    vpcl::re_register *ECMDTMR    ;
    vpcl::re_register *ECMDTMCMP  ;
    vpcl::re_register *ECMDTMCFG0 ;
    vpcl::re_register *ECMDTMCFG1 ;
    vpcl::re_register *ECMDTMCFG2 ;
    vpcl::re_register *ECMDTMCFG3 ;
    vpcl::re_register *ECMDTMCFG4 ;
    vpcl::re_register *ECMDTMCFG5 ;
    vpcl::re_register *ECMEOUTCLRT;

    #ifdef CWR_SYSTEMC
    scml2::memory<uint> cwmem;
    scml2::reg<uint>      *CW_ECMmESET_  ;
    scml2::reg<uint>      *CW_ECMmECLR_  ;
    scml2::reg<uint>      *CW_ECMEPCFG_  ;
    scml2::reg<uint>      *CW_ECMPS_     ;
    scml2::reg<uint>      *CW_ECMDTMCTL_ ;
    scml2::reg<uint>      *CW_ECMDTMR_   ;
    scml2::reg<uint>      *CW_ECMDTMCMP_ ;
    scml2::reg<uint>      *CW_ECMEOUTCLRT_;
    scml2::bitfield<uint> *CW_ECMmESET   ;
    scml2::bitfield<uint> *CW_ECMmECLR   ;
    scml2::reg<uint>      *CW_ECMmESSTR0 ;
    scml2::reg<uint>      *CW_ECMmESSTR1 ;
    scml2::reg<uint>      *CW_ECMmESSTR2 ;
    scml2::reg<uint>      *CW_ECMmPCMD0  ;
    scml2::bitfield<uint> *CW_ECMEPCFG   ;
    scml2::reg<uint>      *CW_ECMMICFG0  ;
    scml2::reg<uint>      *CW_ECMMICFG1  ;
    scml2::reg<uint>      *CW_ECMMICFG2  ;
    scml2::reg<uint>      *CW_ECMNMICFG0 ;
    scml2::reg<uint>      *CW_ECMNMICFG1 ;
    scml2::reg<uint>      *CW_ECMNMICFG2 ;
    scml2::reg<uint>      *CW_ECMIRCFG0  ;
    scml2::reg<uint>      *CW_ECMIRCFG1  ;
    scml2::reg<uint>      *CW_ECMIRCFG2  ;
    scml2::reg<uint>      *CW_ECMEMK0    ;
    scml2::reg<uint>      *CW_ECMEMK1    ;
    scml2::reg<uint>      *CW_ECMEMK2    ;
    scml2::reg<uint>      *CW_ECMESSTC0  ;
    scml2::reg<uint>      *CW_ECMESSTC1  ;
    scml2::reg<uint>      *CW_ECMESSTC2  ;
    scml2::reg<uint>      *CW_ECMPCMD1   ;
    scml2::bitfield<uint> *CW_ECMPS      ;
    scml2::reg<uint>      *CW_ECMPE0     ;
    scml2::reg<uint>      *CW_ECMPE1     ;
    scml2::reg<uint>      *CW_ECMPE2     ;
    scml2::bitfield<uint> *CW_ECMDTMCTL  ;
    scml2::bitfield<uint> *CW_ECMDTMR    ;
    scml2::bitfield<uint> *CW_ECMDTMCMP  ;
    scml2::reg<uint>      *CW_ECMDTMCFG0 ;
    scml2::reg<uint>      *CW_ECMDTMCFG1 ;
    scml2::reg<uint>      *CW_ECMDTMCFG2 ;
    scml2::reg<uint>      *CW_ECMDTMCFG3 ;
    scml2::reg<uint>      *CW_ECMDTMCFG4 ;
    scml2::reg<uint>      *CW_ECMDTMCFG5 ;
    scml2::bitfield<uint> *CW_ECMEOUTCLRT;
    #endif

    uint ECMmESET_ECMmEST;
    uint ECMmECLR_ECMmECT;
    uint ECMmESSTR0_ECMmSSE031;
    uint ECMmESSTR0_ECMmSSE030;
    uint ECMmESSTR0_ECMmSSE029;
    uint ECMmESSTR0_ECMmSSE028;
    uint ECMmESSTR0_ECMmSSE027;
    uint ECMmESSTR0_ECMmSSE026;
    uint ECMmESSTR0_ECMmSSE025;
    uint ECMmESSTR0_ECMmSSE024;
    uint ECMmESSTR0_ECMmSSE023;
    uint ECMmESSTR0_ECMmSSE022;
    uint ECMmESSTR0_ECMmSSE021;
    uint ECMmESSTR0_ECMmSSE020;
    uint ECMmESSTR0_ECMmSSE019;
    uint ECMmESSTR0_ECMmSSE018;
    uint ECMmESSTR0_ECMmSSE017;
    uint ECMmESSTR0_ECMmSSE016;
    uint ECMmESSTR0_ECMmSSE015;
    uint ECMmESSTR0_ECMmSSE014;
    uint ECMmESSTR0_ECMmSSE013;
    uint ECMmESSTR0_ECMmSSE012;
    uint ECMmESSTR0_ECMmSSE011;
    uint ECMmESSTR0_ECMmSSE010;
    uint ECMmESSTR0_ECMmSSE009;
    uint ECMmESSTR0_ECMmSSE008;
    uint ECMmESSTR0_ECMmSSE007;
    uint ECMmESSTR0_ECMmSSE006;
    uint ECMmESSTR0_ECMmSSE005;
    uint ECMmESSTR0_ECMmSSE004;
    uint ECMmESSTR0_ECMmSSE003;
    uint ECMmESSTR0_ECMmSSE002;
    uint ECMmESSTR0_ECMmSSE001;
    uint ECMmESSTR0_ECMmSSE000;
    uint ECMmESSTR1_ECMmSSE131;
    uint ECMmESSTR1_ECMmSSE130;
    uint ECMmESSTR1_ECMmSSE129;
    uint ECMmESSTR1_ECMmSSE128;
    uint ECMmESSTR1_ECMmSSE127;
    uint ECMmESSTR1_ECMmSSE126;
    uint ECMmESSTR1_ECMmSSE125;
    uint ECMmESSTR1_ECMmSSE124;
    uint ECMmESSTR1_ECMmSSE123;
    uint ECMmESSTR1_ECMmSSE122;
    uint ECMmESSTR1_ECMmSSE121;
    uint ECMmESSTR1_ECMmSSE120;
    uint ECMmESSTR1_ECMmSSE119;
    uint ECMmESSTR1_ECMmSSE118;
    uint ECMmESSTR1_ECMmSSE117;
    uint ECMmESSTR1_ECMmSSE116;
    uint ECMmESSTR1_ECMmSSE115;
    uint ECMmESSTR1_ECMmSSE114;
    uint ECMmESSTR1_ECMmSSE113;
    uint ECMmESSTR1_ECMmSSE112;
    uint ECMmESSTR1_ECMmSSE111;
    uint ECMmESSTR1_ECMmSSE110;
    uint ECMmESSTR1_ECMmSSE109;
    uint ECMmESSTR1_ECMmSSE108;
    uint ECMmESSTR1_ECMmSSE107;
    uint ECMmESSTR1_ECMmSSE106;
    uint ECMmESSTR1_ECMmSSE105;
    uint ECMmESSTR1_ECMmSSE104;
    uint ECMmESSTR1_ECMmSSE103;
    uint ECMmESSTR1_ECMmSSE102;
    uint ECMmESSTR1_ECMmSSE101;
    uint ECMmESSTR1_ECMmSSE100;
    uint ECMmESSTR2_ECMmSSE231;
    uint ECMmESSTR2_ECMmSSE230;
    uint ECMmESSTR2_ECMmSSE229;
    uint ECMmESSTR2_ECMmSSE228;
    uint ECMmESSTR2_ECMmSSE227;
    uint ECMmESSTR2_ECMmSSE226;
    uint ECMmESSTR2_ECMmSSE225;
    uint ECMmESSTR2_ECMmSSE224;
    uint ECMmESSTR2_ECMmSSE223;
    uint ECMmESSTR2_ECMmSSE222;
    uint ECMmESSTR2_ECMmSSE221;
    uint ECMmESSTR2_ECMmSSE220;
    uint ECMmESSTR2_ECMmSSE219;
    uint ECMmESSTR2_ECMmSSE218;
    uint ECMmESSTR2_ECMmSSE217;
    uint ECMmESSTR2_ECMmSSE216;
    uint ECMmESSTR2_ECMmSSE215;
    uint ECMmESSTR2_ECMmSSE214;
    uint ECMmESSTR2_ECMmSSE213;
    uint ECMmESSTR2_ECMmSSE212;
    uint ECMmESSTR2_ECMmSSE211;
    uint ECMmESSTR2_ECMmSSE210;
    uint ECMmESSTR2_ECMmSSE209;
    uint ECMmESSTR2_ECMmSSE208;
    uint ECMmESSTR2_ECMmSSE207;
    uint ECMmESSTR2_ECMmSSE206;
    uint ECMmESSTR2_ECMmSSE205;
    uint ECMmESSTR2_ECMmSSE204;
    uint ECMmESSTR2_ECMmSSE203;
    uint ECMmESSTR2_ECMmSSE202;
    uint ECMmESSTR2_ECMmSSE201;
    uint ECMmESSTR2_ECMmSSE200;
    uint ECMmPCMD0_ECMm0REG;
    uint ECMEPCFG_ECMSL0;
    uint ECMMICFG0_ECMMIE031;
    uint ECMMICFG0_ECMMIE030;
    uint ECMMICFG0_ECMMIE029;
    uint ECMMICFG0_ECMMIE028;
    uint ECMMICFG0_ECMMIE027;
    uint ECMMICFG0_ECMMIE026;
    uint ECMMICFG0_ECMMIE025;
    uint ECMMICFG0_ECMMIE024;
    uint ECMMICFG0_ECMMIE023;
    uint ECMMICFG0_ECMMIE022;
    uint ECMMICFG0_ECMMIE021;
    uint ECMMICFG0_ECMMIE020;
    uint ECMMICFG0_ECMMIE019;
    uint ECMMICFG0_ECMMIE018;
    uint ECMMICFG0_ECMMIE017;
    uint ECMMICFG0_ECMMIE016;
    uint ECMMICFG0_ECMMIE015;
    uint ECMMICFG0_ECMMIE014;
    uint ECMMICFG0_ECMMIE013;
    uint ECMMICFG0_ECMMIE012;
    uint ECMMICFG0_ECMMIE011;
    uint ECMMICFG0_ECMMIE010;
    uint ECMMICFG0_ECMMIE009;
    uint ECMMICFG0_ECMMIE008;
    uint ECMMICFG0_ECMMIE007;
    uint ECMMICFG0_ECMMIE006;
    uint ECMMICFG0_ECMMIE005;
    uint ECMMICFG0_ECMMIE004;
    uint ECMMICFG0_ECMMIE003;
    uint ECMMICFG0_ECMMIE002;
    uint ECMMICFG0_ECMMIE001;
    uint ECMMICFG0_ECMMIE000;
    uint ECMMICFG1_ECMMIE131;
    uint ECMMICFG1_ECMMIE130;
    uint ECMMICFG1_ECMMIE129;
    uint ECMMICFG1_ECMMIE128;
    uint ECMMICFG1_ECMMIE127;
    uint ECMMICFG1_ECMMIE126;
    uint ECMMICFG1_ECMMIE125;
    uint ECMMICFG1_ECMMIE124;
    uint ECMMICFG1_ECMMIE123;
    uint ECMMICFG1_ECMMIE122;
    uint ECMMICFG1_ECMMIE121;
    uint ECMMICFG1_ECMMIE120;
    uint ECMMICFG1_ECMMIE119;
    uint ECMMICFG1_ECMMIE118;
    uint ECMMICFG1_ECMMIE117;
    uint ECMMICFG1_ECMMIE116;
    uint ECMMICFG1_ECMMIE115;
    uint ECMMICFG1_ECMMIE114;
    uint ECMMICFG1_ECMMIE113;
    uint ECMMICFG1_ECMMIE112;
    uint ECMMICFG1_ECMMIE111;
    uint ECMMICFG1_ECMMIE110;
    uint ECMMICFG1_ECMMIE109;
    uint ECMMICFG1_ECMMIE108;
    uint ECMMICFG1_ECMMIE107;
    uint ECMMICFG1_ECMMIE106;
    uint ECMMICFG1_ECMMIE105;
    uint ECMMICFG1_ECMMIE104;
    uint ECMMICFG1_ECMMIE103;
    uint ECMMICFG1_ECMMIE102;
    uint ECMMICFG1_ECMMIE101;
    uint ECMMICFG1_ECMMIE100;
    uint ECMMICFG2_ECMMIE228;
    uint ECMMICFG2_ECMMIE227;
    uint ECMMICFG2_ECMMIE226;
    uint ECMMICFG2_ECMMIE225;
    uint ECMMICFG2_ECMMIE224;
    uint ECMMICFG2_ECMMIE223;
    uint ECMMICFG2_ECMMIE222;
    uint ECMMICFG2_ECMMIE221;
    uint ECMMICFG2_ECMMIE220;
    uint ECMMICFG2_ECMMIE219;
    uint ECMMICFG2_ECMMIE218;
    uint ECMMICFG2_ECMMIE217;
    uint ECMMICFG2_ECMMIE216;
    uint ECMMICFG2_ECMMIE215;
    uint ECMMICFG2_ECMMIE214;
    uint ECMMICFG2_ECMMIE213;
    uint ECMMICFG2_ECMMIE212;
    uint ECMMICFG2_ECMMIE211;
    uint ECMMICFG2_ECMMIE210;
    uint ECMMICFG2_ECMMIE209;
    uint ECMMICFG2_ECMMIE208;
    uint ECMMICFG2_ECMMIE207;
    uint ECMMICFG2_ECMMIE206;
    uint ECMMICFG2_ECMMIE205;
    uint ECMMICFG2_ECMMIE204;
    uint ECMMICFG2_ECMMIE203;
    uint ECMMICFG2_ECMMIE202;
    uint ECMMICFG2_ECMMIE201;
    uint ECMMICFG2_ECMMIE200;
    uint ECMNMICFG0_ECMNMIE031;
    uint ECMNMICFG0_ECMNMIE030;
    uint ECMNMICFG0_ECMNMIE029;
    uint ECMNMICFG0_ECMNMIE028;
    uint ECMNMICFG0_ECMNMIE027;
    uint ECMNMICFG0_ECMNMIE026;
    uint ECMNMICFG0_ECMNMIE025;
    uint ECMNMICFG0_ECMNMIE024;
    uint ECMNMICFG0_ECMNMIE023;
    uint ECMNMICFG0_ECMNMIE022;
    uint ECMNMICFG0_ECMNMIE021;
    uint ECMNMICFG0_ECMNMIE020;
    uint ECMNMICFG0_ECMNMIE019;
    uint ECMNMICFG0_ECMNMIE018;
    uint ECMNMICFG0_ECMNMIE017;
    uint ECMNMICFG0_ECMNMIE016;
    uint ECMNMICFG0_ECMNMIE015;
    uint ECMNMICFG0_ECMNMIE014;
    uint ECMNMICFG0_ECMNMIE013;
    uint ECMNMICFG0_ECMNMIE012;
    uint ECMNMICFG0_ECMNMIE011;
    uint ECMNMICFG0_ECMNMIE010;
    uint ECMNMICFG0_ECMNMIE009;
    uint ECMNMICFG0_ECMNMIE008;
    uint ECMNMICFG0_ECMNMIE007;
    uint ECMNMICFG0_ECMNMIE006;
    uint ECMNMICFG0_ECMNMIE005;
    uint ECMNMICFG0_ECMNMIE004;
    uint ECMNMICFG0_ECMNMIE003;
    uint ECMNMICFG0_ECMNMIE002;
    uint ECMNMICFG0_ECMNMIE001;
    uint ECMNMICFG0_ECMNMIE000;
    uint ECMNMICFG1_ECMNMIE131;
    uint ECMNMICFG1_ECMNMIE130;
    uint ECMNMICFG1_ECMNMIE129;
    uint ECMNMICFG1_ECMNMIE128;
    uint ECMNMICFG1_ECMNMIE127;
    uint ECMNMICFG1_ECMNMIE126;
    uint ECMNMICFG1_ECMNMIE125;
    uint ECMNMICFG1_ECMNMIE124;
    uint ECMNMICFG1_ECMNMIE123;
    uint ECMNMICFG1_ECMNMIE122;
    uint ECMNMICFG1_ECMNMIE121;
    uint ECMNMICFG1_ECMNMIE120;
    uint ECMNMICFG1_ECMNMIE119;
    uint ECMNMICFG1_ECMNMIE118;
    uint ECMNMICFG1_ECMNMIE117;
    uint ECMNMICFG1_ECMNMIE116;
    uint ECMNMICFG1_ECMNMIE115;
    uint ECMNMICFG1_ECMNMIE114;
    uint ECMNMICFG1_ECMNMIE113;
    uint ECMNMICFG1_ECMNMIE112;
    uint ECMNMICFG1_ECMNMIE111;
    uint ECMNMICFG1_ECMNMIE110;
    uint ECMNMICFG1_ECMNMIE109;
    uint ECMNMICFG1_ECMNMIE108;
    uint ECMNMICFG1_ECMNMIE107;
    uint ECMNMICFG1_ECMNMIE106;
    uint ECMNMICFG1_ECMNMIE105;
    uint ECMNMICFG1_ECMNMIE104;
    uint ECMNMICFG1_ECMNMIE103;
    uint ECMNMICFG1_ECMNMIE102;
    uint ECMNMICFG1_ECMNMIE101;
    uint ECMNMICFG1_ECMNMIE100;
    uint ECMNMICFG2_ECMNMIE228;
    uint ECMNMICFG2_ECMNMIE227;
    uint ECMNMICFG2_ECMNMIE226;
    uint ECMNMICFG2_ECMNMIE225;
    uint ECMNMICFG2_ECMNMIE224;
    uint ECMNMICFG2_ECMNMIE223;
    uint ECMNMICFG2_ECMNMIE222;
    uint ECMNMICFG2_ECMNMIE221;
    uint ECMNMICFG2_ECMNMIE220;
    uint ECMNMICFG2_ECMNMIE219;
    uint ECMNMICFG2_ECMNMIE218;
    uint ECMNMICFG2_ECMNMIE217;
    uint ECMNMICFG2_ECMNMIE216;
    uint ECMNMICFG2_ECMNMIE215;
    uint ECMNMICFG2_ECMNMIE214;
    uint ECMNMICFG2_ECMNMIE213;
    uint ECMNMICFG2_ECMNMIE212;
    uint ECMNMICFG2_ECMNMIE211;
    uint ECMNMICFG2_ECMNMIE210;
    uint ECMNMICFG2_ECMNMIE209;
    uint ECMNMICFG2_ECMNMIE208;
    uint ECMNMICFG2_ECMNMIE207;
    uint ECMNMICFG2_ECMNMIE206;
    uint ECMNMICFG2_ECMNMIE205;
    uint ECMNMICFG2_ECMNMIE204;
    uint ECMNMICFG2_ECMNMIE203;
    uint ECMNMICFG2_ECMNMIE202;
    uint ECMNMICFG2_ECMNMIE201;
    uint ECMNMICFG2_ECMNMIE200;
    uint ECMIRCFG0_ECMIRE031;
    uint ECMIRCFG0_ECMIRE030;
    uint ECMIRCFG0_ECMIRE029;
    uint ECMIRCFG0_ECMIRE028;
    uint ECMIRCFG0_ECMIRE027;
    uint ECMIRCFG0_ECMIRE026;
    uint ECMIRCFG0_ECMIRE025;
    uint ECMIRCFG0_ECMIRE024;
    uint ECMIRCFG0_ECMIRE023;
    uint ECMIRCFG0_ECMIRE022;
    uint ECMIRCFG0_ECMIRE021;
    uint ECMIRCFG0_ECMIRE020;
    uint ECMIRCFG0_ECMIRE019;
    uint ECMIRCFG0_ECMIRE018;
    uint ECMIRCFG0_ECMIRE017;
    uint ECMIRCFG0_ECMIRE016;
    uint ECMIRCFG0_ECMIRE015;
    uint ECMIRCFG0_ECMIRE014;
    uint ECMIRCFG0_ECMIRE013;
    uint ECMIRCFG0_ECMIRE012;
    uint ECMIRCFG0_ECMIRE011;
    uint ECMIRCFG0_ECMIRE010;
    uint ECMIRCFG0_ECMIRE009;
    uint ECMIRCFG0_ECMIRE008;
    uint ECMIRCFG0_ECMIRE007;
    uint ECMIRCFG0_ECMIRE006;
    uint ECMIRCFG0_ECMIRE005;
    uint ECMIRCFG0_ECMIRE004;
    uint ECMIRCFG0_ECMIRE003;
    uint ECMIRCFG0_ECMIRE002;
    uint ECMIRCFG0_ECMIRE001;
    uint ECMIRCFG0_ECMIRE000;
    uint ECMIRCFG1_ECMIRE131;
    uint ECMIRCFG1_ECMIRE130;
    uint ECMIRCFG1_ECMIRE129;
    uint ECMIRCFG1_ECMIRE128;
    uint ECMIRCFG1_ECMIRE127;
    uint ECMIRCFG1_ECMIRE126;
    uint ECMIRCFG1_ECMIRE125;
    uint ECMIRCFG1_ECMIRE124;
    uint ECMIRCFG1_ECMIRE123;
    uint ECMIRCFG1_ECMIRE122;
    uint ECMIRCFG1_ECMIRE121;
    uint ECMIRCFG1_ECMIRE120;
    uint ECMIRCFG1_ECMIRE119;
    uint ECMIRCFG1_ECMIRE118;
    uint ECMIRCFG1_ECMIRE117;
    uint ECMIRCFG1_ECMIRE116;
    uint ECMIRCFG1_ECMIRE115;
    uint ECMIRCFG1_ECMIRE114;
    uint ECMIRCFG1_ECMIRE113;
    uint ECMIRCFG1_ECMIRE112;
    uint ECMIRCFG1_ECMIRE111;
    uint ECMIRCFG1_ECMIRE110;
    uint ECMIRCFG1_ECMIRE109;
    uint ECMIRCFG1_ECMIRE108;
    uint ECMIRCFG1_ECMIRE107;
    uint ECMIRCFG1_ECMIRE106;
    uint ECMIRCFG1_ECMIRE105;
    uint ECMIRCFG1_ECMIRE104;
    uint ECMIRCFG1_ECMIRE103;
    uint ECMIRCFG1_ECMIRE102;
    uint ECMIRCFG1_ECMIRE101;
    uint ECMIRCFG1_ECMIRE100;
    uint ECMIRCFG2_ECMIRE229;
    uint ECMIRCFG2_ECMIRE228;
    uint ECMIRCFG2_ECMIRE227;
    uint ECMIRCFG2_ECMIRE226;
    uint ECMIRCFG2_ECMIRE225;
    uint ECMIRCFG2_ECMIRE224;
    uint ECMIRCFG2_ECMIRE223;
    uint ECMIRCFG2_ECMIRE222;
    uint ECMIRCFG2_ECMIRE221;
    uint ECMIRCFG2_ECMIRE220;
    uint ECMIRCFG2_ECMIRE219;
    uint ECMIRCFG2_ECMIRE218;
    uint ECMIRCFG2_ECMIRE217;
    uint ECMIRCFG2_ECMIRE216;
    uint ECMIRCFG2_ECMIRE215;
    uint ECMIRCFG2_ECMIRE214;
    uint ECMIRCFG2_ECMIRE213;
    uint ECMIRCFG2_ECMIRE212;
    uint ECMIRCFG2_ECMIRE211;
    uint ECMIRCFG2_ECMIRE210;
    uint ECMIRCFG2_ECMIRE209;
    uint ECMIRCFG2_ECMIRE208;
    uint ECMIRCFG2_ECMIRE207;
    uint ECMIRCFG2_ECMIRE206;
    uint ECMIRCFG2_ECMIRE205;
    uint ECMIRCFG2_ECMIRE204;
    uint ECMIRCFG2_ECMIRE203;
    uint ECMIRCFG2_ECMIRE202;
    uint ECMIRCFG2_ECMIRE201;
    uint ECMIRCFG2_ECMIRE200;
    uint ECMEMK0_ECMEMK031;
    uint ECMEMK0_ECMEMK030;
    uint ECMEMK0_ECMEMK029;
    uint ECMEMK0_ECMEMK028;
    uint ECMEMK0_ECMEMK027;
    uint ECMEMK0_ECMEMK026;
    uint ECMEMK0_ECMEMK025;
    uint ECMEMK0_ECMEMK024;
    uint ECMEMK0_ECMEMK023;
    uint ECMEMK0_ECMEMK022;
    uint ECMEMK0_ECMEMK021;
    uint ECMEMK0_ECMEMK020;
    uint ECMEMK0_ECMEMK019;
    uint ECMEMK0_ECMEMK018;
    uint ECMEMK0_ECMEMK017;
    uint ECMEMK0_ECMEMK016;
    uint ECMEMK0_ECMEMK015;
    uint ECMEMK0_ECMEMK014;
    uint ECMEMK0_ECMEMK013;
    uint ECMEMK0_ECMEMK012;
    uint ECMEMK0_ECMEMK011;
    uint ECMEMK0_ECMEMK010;
    uint ECMEMK0_ECMEMK009;
    uint ECMEMK0_ECMEMK008;
    uint ECMEMK0_ECMEMK007;
    uint ECMEMK0_ECMEMK006;
    uint ECMEMK0_ECMEMK005;
    uint ECMEMK0_ECMEMK004;
    uint ECMEMK0_ECMEMK003;
    uint ECMEMK0_ECMEMK002;
    uint ECMEMK0_ECMEMK001;
    uint ECMEMK0_ECMEMK000;
    uint ECMEMK1_ECMEMK131;
    uint ECMEMK1_ECMEMK130;
    uint ECMEMK1_ECMEMK129;
    uint ECMEMK1_ECMEMK128;
    uint ECMEMK1_ECMEMK127;
    uint ECMEMK1_ECMEMK126;
    uint ECMEMK1_ECMEMK125;
    uint ECMEMK1_ECMEMK124;
    uint ECMEMK1_ECMEMK123;
    uint ECMEMK1_ECMEMK122;
    uint ECMEMK1_ECMEMK121;
    uint ECMEMK1_ECMEMK120;
    uint ECMEMK1_ECMEMK119;
    uint ECMEMK1_ECMEMK118;
    uint ECMEMK1_ECMEMK117;
    uint ECMEMK1_ECMEMK116;
    uint ECMEMK1_ECMEMK115;
    uint ECMEMK1_ECMEMK114;
    uint ECMEMK1_ECMEMK113;
    uint ECMEMK1_ECMEMK112;
    uint ECMEMK1_ECMEMK111;
    uint ECMEMK1_ECMEMK110;
    uint ECMEMK1_ECMEMK109;
    uint ECMEMK1_ECMEMK108;
    uint ECMEMK1_ECMEMK107;
    uint ECMEMK1_ECMEMK106;
    uint ECMEMK1_ECMEMK105;
    uint ECMEMK1_ECMEMK104;
    uint ECMEMK1_ECMEMK103;
    uint ECMEMK1_ECMEMK102;
    uint ECMEMK1_ECMEMK101;
    uint ECMEMK1_ECMEMK100;
    uint ECMEMK2_ECMEMK229;
    uint ECMEMK2_ECMEMK228;
    uint ECMEMK2_ECMEMK227;
    uint ECMEMK2_ECMEMK226;
    uint ECMEMK2_ECMEMK225;
    uint ECMEMK2_ECMEMK224;
    uint ECMEMK2_ECMEMK223;
    uint ECMEMK2_ECMEMK222;
    uint ECMEMK2_ECMEMK221;
    uint ECMEMK2_ECMEMK220;
    uint ECMEMK2_ECMEMK219;
    uint ECMEMK2_ECMEMK218;
    uint ECMEMK2_ECMEMK217;
    uint ECMEMK2_ECMEMK216;
    uint ECMEMK2_ECMEMK215;
    uint ECMEMK2_ECMEMK214;
    uint ECMEMK2_ECMEMK213;
    uint ECMEMK2_ECMEMK212;
    uint ECMEMK2_ECMEMK211;
    uint ECMEMK2_ECMEMK210;
    uint ECMEMK2_ECMEMK209;
    uint ECMEMK2_ECMEMK208;
    uint ECMEMK2_ECMEMK207;
    uint ECMEMK2_ECMEMK206;
    uint ECMEMK2_ECMEMK205;
    uint ECMEMK2_ECMEMK204;
    uint ECMEMK2_ECMEMK203;
    uint ECMEMK2_ECMEMK202;
    uint ECMEMK2_ECMEMK201;
    uint ECMEMK2_ECMEMK200;
    uint ECMESSTC0_ECMCLSSE031;
    uint ECMESSTC0_ECMCLSSE030;
    uint ECMESSTC0_ECMCLSSE029;
    uint ECMESSTC0_ECMCLSSE028;
    uint ECMESSTC0_ECMCLSSE027;
    uint ECMESSTC0_ECMCLSSE026;
    uint ECMESSTC0_ECMCLSSE025;
    uint ECMESSTC0_ECMCLSSE024;
    uint ECMESSTC0_ECMCLSSE023;
    uint ECMESSTC0_ECMCLSSE022;
    uint ECMESSTC0_ECMCLSSE021;
    uint ECMESSTC0_ECMCLSSE020;
    uint ECMESSTC0_ECMCLSSE019;
    uint ECMESSTC0_ECMCLSSE018;
    uint ECMESSTC0_ECMCLSSE017;
    uint ECMESSTC0_ECMCLSSE016;
    uint ECMESSTC0_ECMCLSSE015;
    uint ECMESSTC0_ECMCLSSE014;
    uint ECMESSTC0_ECMCLSSE013;
    uint ECMESSTC0_ECMCLSSE012;
    uint ECMESSTC0_ECMCLSSE011;
    uint ECMESSTC0_ECMCLSSE010;
    uint ECMESSTC0_ECMCLSSE009;
    uint ECMESSTC0_ECMCLSSE008;
    uint ECMESSTC0_ECMCLSSE007;
    uint ECMESSTC0_ECMCLSSE006;
    uint ECMESSTC0_ECMCLSSE005;
    uint ECMESSTC0_ECMCLSSE004;
    uint ECMESSTC0_ECMCLSSE003;
    uint ECMESSTC0_ECMCLSSE002;
    uint ECMESSTC0_ECMCLSSE001;
    uint ECMESSTC0_ECMCLSSE000;
    uint ECMESSTC1_ECMCLSSE131;
    uint ECMESSTC1_ECMCLSSE130;
    uint ECMESSTC1_ECMCLSSE129;
    uint ECMESSTC1_ECMCLSSE128;
    uint ECMESSTC1_ECMCLSSE127;
    uint ECMESSTC1_ECMCLSSE126;
    uint ECMESSTC1_ECMCLSSE125;
    uint ECMESSTC1_ECMCLSSE124;
    uint ECMESSTC1_ECMCLSSE123;
    uint ECMESSTC1_ECMCLSSE122;
    uint ECMESSTC1_ECMCLSSE121;
    uint ECMESSTC1_ECMCLSSE120;
    uint ECMESSTC1_ECMCLSSE119;
    uint ECMESSTC1_ECMCLSSE118;
    uint ECMESSTC1_ECMCLSSE117;
    uint ECMESSTC1_ECMCLSSE116;
    uint ECMESSTC1_ECMCLSSE115;
    uint ECMESSTC1_ECMCLSSE114;
    uint ECMESSTC1_ECMCLSSE113;
    uint ECMESSTC1_ECMCLSSE112;
    uint ECMESSTC1_ECMCLSSE111;
    uint ECMESSTC1_ECMCLSSE110;
    uint ECMESSTC1_ECMCLSSE109;
    uint ECMESSTC1_ECMCLSSE108;
    uint ECMESSTC1_ECMCLSSE107;
    uint ECMESSTC1_ECMCLSSE106;
    uint ECMESSTC1_ECMCLSSE105;
    uint ECMESSTC1_ECMCLSSE104;
    uint ECMESSTC1_ECMCLSSE103;
    uint ECMESSTC1_ECMCLSSE102;
    uint ECMESSTC1_ECMCLSSE101;
    uint ECMESSTC1_ECMCLSSE100;
    uint ECMESSTC2_ECMCLSSE230;
    uint ECMESSTC2_ECMCLSSE229;
    uint ECMESSTC2_ECMCLSSE228;
    uint ECMESSTC2_ECMCLSSE227;
    uint ECMESSTC2_ECMCLSSE226;
    uint ECMESSTC2_ECMCLSSE225;
    uint ECMESSTC2_ECMCLSSE224;
    uint ECMESSTC2_ECMCLSSE223;
    uint ECMESSTC2_ECMCLSSE222;
    uint ECMESSTC2_ECMCLSSE221;
    uint ECMESSTC2_ECMCLSSE220;
    uint ECMESSTC2_ECMCLSSE219;
    uint ECMESSTC2_ECMCLSSE218;
    uint ECMESSTC2_ECMCLSSE217;
    uint ECMESSTC2_ECMCLSSE216;
    uint ECMESSTC2_ECMCLSSE215;
    uint ECMESSTC2_ECMCLSSE214;
    uint ECMESSTC2_ECMCLSSE213;
    uint ECMESSTC2_ECMCLSSE212;
    uint ECMESSTC2_ECMCLSSE211;
    uint ECMESSTC2_ECMCLSSE210;
    uint ECMESSTC2_ECMCLSSE209;
    uint ECMESSTC2_ECMCLSSE208;
    uint ECMESSTC2_ECMCLSSE207;
    uint ECMESSTC2_ECMCLSSE206;
    uint ECMESSTC2_ECMCLSSE205;
    uint ECMESSTC2_ECMCLSSE204;
    uint ECMESSTC2_ECMCLSSE203;
    uint ECMESSTC2_ECMCLSSE202;
    uint ECMESSTC2_ECMCLSSE201;
    uint ECMESSTC2_ECMCLSSE200;
    uint ECMPCMD1_ECM1REG;
    uint ECMPS_ECMPRERR;
    uint ECMPE0_ECMPE031;
    uint ECMPE0_ECMPE030;
    uint ECMPE0_ECMPE029;
    uint ECMPE0_ECMPE028;
    uint ECMPE0_ECMPE027;
    uint ECMPE0_ECMPE026;
    uint ECMPE0_ECMPE025;
    uint ECMPE0_ECMPE024;
    uint ECMPE0_ECMPE023;
    uint ECMPE0_ECMPE022;
    uint ECMPE0_ECMPE021;
    uint ECMPE0_ECMPE020;
    uint ECMPE0_ECMPE019;
    uint ECMPE0_ECMPE018;
    uint ECMPE0_ECMPE017;
    uint ECMPE0_ECMPE016;
    uint ECMPE0_ECMPE015;
    uint ECMPE0_ECMPE014;
    uint ECMPE0_ECMPE013;
    uint ECMPE0_ECMPE012;
    uint ECMPE0_ECMPE011;
    uint ECMPE0_ECMPE010;
    uint ECMPE0_ECMPE009;
    uint ECMPE0_ECMPE008;
    uint ECMPE0_ECMPE007;
    uint ECMPE0_ECMPE006;
    uint ECMPE0_ECMPE005;
    uint ECMPE0_ECMPE004;
    uint ECMPE0_ECMPE003;
    uint ECMPE0_ECMPE002;
    uint ECMPE0_ECMPE001;
    uint ECMPE0_ECMPE000;
    uint ECMPE1_ECMPE131;
    uint ECMPE1_ECMPE130;
    uint ECMPE1_ECMPE129;
    uint ECMPE1_ECMPE128;
    uint ECMPE1_ECMPE127;
    uint ECMPE1_ECMPE126;
    uint ECMPE1_ECMPE125;
    uint ECMPE1_ECMPE124;
    uint ECMPE1_ECMPE123;
    uint ECMPE1_ECMPE122;
    uint ECMPE1_ECMPE121;
    uint ECMPE1_ECMPE120;
    uint ECMPE1_ECMPE119;
    uint ECMPE1_ECMPE118;
    uint ECMPE1_ECMPE117;
    uint ECMPE1_ECMPE116;
    uint ECMPE1_ECMPE115;
    uint ECMPE1_ECMPE114;
    uint ECMPE1_ECMPE113;
    uint ECMPE1_ECMPE112;
    uint ECMPE1_ECMPE111;
    uint ECMPE1_ECMPE110;
    uint ECMPE1_ECMPE109;
    uint ECMPE1_ECMPE108;
    uint ECMPE1_ECMPE107;
    uint ECMPE1_ECMPE106;
    uint ECMPE1_ECMPE105;
    uint ECMPE1_ECMPE104;
    uint ECMPE1_ECMPE103;
    uint ECMPE1_ECMPE102;
    uint ECMPE1_ECMPE101;
    uint ECMPE1_ECMPE100;
    uint ECMPE2_ECMPE229;
    uint ECMPE2_ECMPE228;
    uint ECMPE2_ECMPE227;
    uint ECMPE2_ECMPE226;
    uint ECMPE2_ECMPE225;
    uint ECMPE2_ECMPE224;
    uint ECMPE2_ECMPE223;
    uint ECMPE2_ECMPE222;
    uint ECMPE2_ECMPE221;
    uint ECMPE2_ECMPE220;
    uint ECMPE2_ECMPE219;
    uint ECMPE2_ECMPE218;
    uint ECMPE2_ECMPE217;
    uint ECMPE2_ECMPE216;
    uint ECMPE2_ECMPE215;
    uint ECMPE2_ECMPE214;
    uint ECMPE2_ECMPE213;
    uint ECMPE2_ECMPE212;
    uint ECMPE2_ECMPE211;
    uint ECMPE2_ECMPE210;
    uint ECMPE2_ECMPE209;
    uint ECMPE2_ECMPE208;
    uint ECMPE2_ECMPE207;
    uint ECMPE2_ECMPE206;
    uint ECMPE2_ECMPE205;
    uint ECMPE2_ECMPE204;
    uint ECMPE2_ECMPE203;
    uint ECMPE2_ECMPE202;
    uint ECMPE2_ECMPE201;
    uint ECMPE2_ECMPE200;
    uint ECMDTMCTL_ECMSTP;
    uint ECMDTMCTL_ECMSTA;
    uint ECMDTMR_ECMDTMR;
    uint ECMDTMCMP_ECMDTMCMP;
    uint ECMDTMCFG0_ECMDTMCFG031;
    uint ECMDTMCFG0_ECMDTMCFG030;
    uint ECMDTMCFG0_ECMDTMCFG029;
    uint ECMDTMCFG0_ECMDTMCFG028;
    uint ECMDTMCFG0_ECMDTMCFG027;
    uint ECMDTMCFG0_ECMDTMCFG026;
    uint ECMDTMCFG0_ECMDTMCFG025;
    uint ECMDTMCFG0_ECMDTMCFG024;
    uint ECMDTMCFG0_ECMDTMCFG023;
    uint ECMDTMCFG0_ECMDTMCFG022;
    uint ECMDTMCFG0_ECMDTMCFG021;
    uint ECMDTMCFG0_ECMDTMCFG020;
    uint ECMDTMCFG0_ECMDTMCFG019;
    uint ECMDTMCFG0_ECMDTMCFG018;
    uint ECMDTMCFG0_ECMDTMCFG017;
    uint ECMDTMCFG0_ECMDTMCFG016;
    uint ECMDTMCFG0_ECMDTMCFG015;
    uint ECMDTMCFG0_ECMDTMCFG014;
    uint ECMDTMCFG0_ECMDTMCFG013;
    uint ECMDTMCFG0_ECMDTMCFG012;
    uint ECMDTMCFG0_ECMDTMCFG011;
    uint ECMDTMCFG0_ECMDTMCFG010;
    uint ECMDTMCFG0_ECMDTMCFG009;
    uint ECMDTMCFG0_ECMDTMCFG008;
    uint ECMDTMCFG0_ECMDTMCFG007;
    uint ECMDTMCFG0_ECMDTMCFG006;
    uint ECMDTMCFG0_ECMDTMCFG005;
    uint ECMDTMCFG0_ECMDTMCFG004;
    uint ECMDTMCFG0_ECMDTMCFG003;
    uint ECMDTMCFG0_ECMDTMCFG002;
    uint ECMDTMCFG0_ECMDTMCFG001;
    uint ECMDTMCFG0_ECMDTMCFG000;
    uint ECMDTMCFG1_ECMDTMCFG131;
    uint ECMDTMCFG1_ECMDTMCFG130;
    uint ECMDTMCFG1_ECMDTMCFG129;
    uint ECMDTMCFG1_ECMDTMCFG128;
    uint ECMDTMCFG1_ECMDTMCFG127;
    uint ECMDTMCFG1_ECMDTMCFG126;
    uint ECMDTMCFG1_ECMDTMCFG125;
    uint ECMDTMCFG1_ECMDTMCFG124;
    uint ECMDTMCFG1_ECMDTMCFG123;
    uint ECMDTMCFG1_ECMDTMCFG122;
    uint ECMDTMCFG1_ECMDTMCFG121;
    uint ECMDTMCFG1_ECMDTMCFG120;
    uint ECMDTMCFG1_ECMDTMCFG119;
    uint ECMDTMCFG1_ECMDTMCFG118;
    uint ECMDTMCFG1_ECMDTMCFG117;
    uint ECMDTMCFG1_ECMDTMCFG116;
    uint ECMDTMCFG1_ECMDTMCFG115;
    uint ECMDTMCFG1_ECMDTMCFG114;
    uint ECMDTMCFG1_ECMDTMCFG113;
    uint ECMDTMCFG1_ECMDTMCFG112;
    uint ECMDTMCFG1_ECMDTMCFG111;
    uint ECMDTMCFG1_ECMDTMCFG110;
    uint ECMDTMCFG1_ECMDTMCFG109;
    uint ECMDTMCFG1_ECMDTMCFG108;
    uint ECMDTMCFG1_ECMDTMCFG107;
    uint ECMDTMCFG1_ECMDTMCFG106;
    uint ECMDTMCFG1_ECMDTMCFG105;
    uint ECMDTMCFG1_ECMDTMCFG104;
    uint ECMDTMCFG1_ECMDTMCFG103;
    uint ECMDTMCFG1_ECMDTMCFG102;
    uint ECMDTMCFG1_ECMDTMCFG101;
    uint ECMDTMCFG1_ECMDTMCFG100;
    uint ECMDTMCFG2_ECMDTMCFG228;
    uint ECMDTMCFG2_ECMDTMCFG227;
    uint ECMDTMCFG2_ECMDTMCFG226;
    uint ECMDTMCFG2_ECMDTMCFG225;
    uint ECMDTMCFG2_ECMDTMCFG224;
    uint ECMDTMCFG2_ECMDTMCFG223;
    uint ECMDTMCFG2_ECMDTMCFG222;
    uint ECMDTMCFG2_ECMDTMCFG221;
    uint ECMDTMCFG2_ECMDTMCFG220;
    uint ECMDTMCFG2_ECMDTMCFG219;
    uint ECMDTMCFG2_ECMDTMCFG218;
    uint ECMDTMCFG2_ECMDTMCFG217;
    uint ECMDTMCFG2_ECMDTMCFG216;
    uint ECMDTMCFG2_ECMDTMCFG215;
    uint ECMDTMCFG2_ECMDTMCFG214;
    uint ECMDTMCFG2_ECMDTMCFG213;
    uint ECMDTMCFG2_ECMDTMCFG212;
    uint ECMDTMCFG2_ECMDTMCFG211;
    uint ECMDTMCFG2_ECMDTMCFG210;
    uint ECMDTMCFG2_ECMDTMCFG209;
    uint ECMDTMCFG2_ECMDTMCFG208;
    uint ECMDTMCFG2_ECMDTMCFG207;
    uint ECMDTMCFG2_ECMDTMCFG206;
    uint ECMDTMCFG2_ECMDTMCFG205;
    uint ECMDTMCFG2_ECMDTMCFG204;
    uint ECMDTMCFG2_ECMDTMCFG203;
    uint ECMDTMCFG2_ECMDTMCFG202;
    uint ECMDTMCFG2_ECMDTMCFG201;
    uint ECMDTMCFG2_ECMDTMCFG200;
    uint ECMDTMCFG3_ECMDTMCFG331;
    uint ECMDTMCFG3_ECMDTMCFG330;
    uint ECMDTMCFG3_ECMDTMCFG329;
    uint ECMDTMCFG3_ECMDTMCFG328;
    uint ECMDTMCFG3_ECMDTMCFG327;
    uint ECMDTMCFG3_ECMDTMCFG326;
    uint ECMDTMCFG3_ECMDTMCFG325;
    uint ECMDTMCFG3_ECMDTMCFG324;
    uint ECMDTMCFG3_ECMDTMCFG323;
    uint ECMDTMCFG3_ECMDTMCFG322;
    uint ECMDTMCFG3_ECMDTMCFG321;
    uint ECMDTMCFG3_ECMDTMCFG320;
    uint ECMDTMCFG3_ECMDTMCFG319;
    uint ECMDTMCFG3_ECMDTMCFG318;
    uint ECMDTMCFG3_ECMDTMCFG317;
    uint ECMDTMCFG3_ECMDTMCFG316;
    uint ECMDTMCFG3_ECMDTMCFG315;
    uint ECMDTMCFG3_ECMDTMCFG314;
    uint ECMDTMCFG3_ECMDTMCFG313;
    uint ECMDTMCFG3_ECMDTMCFG312;
    uint ECMDTMCFG3_ECMDTMCFG311;
    uint ECMDTMCFG3_ECMDTMCFG310;
    uint ECMDTMCFG3_ECMDTMCFG309;
    uint ECMDTMCFG3_ECMDTMCFG308;
    uint ECMDTMCFG3_ECMDTMCFG307;
    uint ECMDTMCFG3_ECMDTMCFG306;
    uint ECMDTMCFG3_ECMDTMCFG305;
    uint ECMDTMCFG3_ECMDTMCFG304;
    uint ECMDTMCFG3_ECMDTMCFG303;
    uint ECMDTMCFG3_ECMDTMCFG302;
    uint ECMDTMCFG3_ECMDTMCFG301;
    uint ECMDTMCFG3_ECMDTMCFG300;
    uint ECMDTMCFG4_ECMDTMCFG431;
    uint ECMDTMCFG4_ECMDTMCFG430;
    uint ECMDTMCFG4_ECMDTMCFG429;
    uint ECMDTMCFG4_ECMDTMCFG428;
    uint ECMDTMCFG4_ECMDTMCFG427;
    uint ECMDTMCFG4_ECMDTMCFG426;
    uint ECMDTMCFG4_ECMDTMCFG425;
    uint ECMDTMCFG4_ECMDTMCFG424;
    uint ECMDTMCFG4_ECMDTMCFG423;
    uint ECMDTMCFG4_ECMDTMCFG422;
    uint ECMDTMCFG4_ECMDTMCFG421;
    uint ECMDTMCFG4_ECMDTMCFG420;
    uint ECMDTMCFG4_ECMDTMCFG419;
    uint ECMDTMCFG4_ECMDTMCFG418;
    uint ECMDTMCFG4_ECMDTMCFG417;
    uint ECMDTMCFG4_ECMDTMCFG416;
    uint ECMDTMCFG4_ECMDTMCFG415;
    uint ECMDTMCFG4_ECMDTMCFG414;
    uint ECMDTMCFG4_ECMDTMCFG413;
    uint ECMDTMCFG4_ECMDTMCFG412;
    uint ECMDTMCFG4_ECMDTMCFG411;
    uint ECMDTMCFG4_ECMDTMCFG410;
    uint ECMDTMCFG4_ECMDTMCFG409;
    uint ECMDTMCFG4_ECMDTMCFG408;
    uint ECMDTMCFG4_ECMDTMCFG407;
    uint ECMDTMCFG4_ECMDTMCFG406;
    uint ECMDTMCFG4_ECMDTMCFG405;
    uint ECMDTMCFG4_ECMDTMCFG404;
    uint ECMDTMCFG4_ECMDTMCFG403;
    uint ECMDTMCFG4_ECMDTMCFG402;
    uint ECMDTMCFG4_ECMDTMCFG401;
    uint ECMDTMCFG4_ECMDTMCFG400;
    uint ECMDTMCFG5_ECMDTMCFG528;
    uint ECMDTMCFG5_ECMDTMCFG527;
    uint ECMDTMCFG5_ECMDTMCFG526;
    uint ECMDTMCFG5_ECMDTMCFG525;
    uint ECMDTMCFG5_ECMDTMCFG524;
    uint ECMDTMCFG5_ECMDTMCFG523;
    uint ECMDTMCFG5_ECMDTMCFG522;
    uint ECMDTMCFG5_ECMDTMCFG521;
    uint ECMDTMCFG5_ECMDTMCFG520;
    uint ECMDTMCFG5_ECMDTMCFG519;
    uint ECMDTMCFG5_ECMDTMCFG518;
    uint ECMDTMCFG5_ECMDTMCFG517;
    uint ECMDTMCFG5_ECMDTMCFG516;
    uint ECMDTMCFG5_ECMDTMCFG515;
    uint ECMDTMCFG5_ECMDTMCFG514;
    uint ECMDTMCFG5_ECMDTMCFG513;
    uint ECMDTMCFG5_ECMDTMCFG512;
    uint ECMDTMCFG5_ECMDTMCFG511;
    uint ECMDTMCFG5_ECMDTMCFG510;
    uint ECMDTMCFG5_ECMDTMCFG509;
    uint ECMDTMCFG5_ECMDTMCFG508;
    uint ECMDTMCFG5_ECMDTMCFG507;
    uint ECMDTMCFG5_ECMDTMCFG506;
    uint ECMDTMCFG5_ECMDTMCFG505;
    uint ECMDTMCFG5_ECMDTMCFG504;
    uint ECMDTMCFG5_ECMDTMCFG503;
    uint ECMDTMCFG5_ECMDTMCFG502;
    uint ECMDTMCFG5_ECMDTMCFG501;
    uint ECMDTMCFG5_ECMDTMCFG500;
    uint ECMEOUTCLRT_ECMEOUTCLRT;

    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_ECMmESET_ECMmEST(RegCBstr str) = 0;
    virtual void cb_ECMmECLR_ECMmECT(RegCBstr str) = 0;
    virtual void cb_ECMMICFG0_ECMMIE000(RegCBstr str) = 0;
    virtual void cb_ECMMICFG1_ECMMIE100(RegCBstr str) = 0;
    virtual void cb_ECMMICFG2_ECMMIE200(RegCBstr str) = 0;
    virtual void cb_ECMNMICFG0_ECMNMIE000(RegCBstr str) = 0;
    virtual void cb_ECMNMICFG1_ECMNMIE100(RegCBstr str) = 0;
    virtual void cb_ECMNMICFG2_ECMNMIE200(RegCBstr str) = 0;
    virtual void cb_ECMIRCFG0_ECMIRE000(RegCBstr str) = 0;
    virtual void cb_ECMIRCFG1_ECMIRE100(RegCBstr str) = 0;
    virtual void cb_ECMIRCFG2_ECMIRE200(RegCBstr str) = 0;
    virtual void cb_ECMEMK0_ECMEMK000(RegCBstr str) = 0;
    virtual void cb_ECMEMK1_ECMEMK100(RegCBstr str) = 0;
    virtual void cb_ECMEMK2_ECMEMK200(RegCBstr str) = 0;
    virtual void cb_ECMESSTC0_ECMCLSSE000(RegCBstr str) = 0;
    virtual void cb_ECMESSTC1_ECMCLSSE100(RegCBstr str) = 0;
    virtual void cb_ECMESSTC2_ECMCLSSE200(RegCBstr str) = 0;
    virtual void cb_ECMPE0_ECMPE000(RegCBstr str) = 0;
    virtual void cb_ECMPE1_ECMPE100(RegCBstr str) = 0;
    virtual void cb_ECMPE2_ECMPE200(RegCBstr str) = 0;
    virtual void cb_ECMDTMCTL_ECMSTP(RegCBstr str) = 0;
    virtual void cb_ECMDTMR_ECMDTMR(RegCBstr str) = 0;
    virtual void cb_ECMDTMCMP_ECMDTMCMP(RegCBstr str) = 0;
    virtual void cb_ECMDTMCFG0_ECMDTMCFG000(RegCBstr str) = 0;
    virtual void cb_ECMDTMCFG1_ECMDTMCFG100(RegCBstr str) = 0;
    virtual void cb_ECMDTMCFG2_ECMDTMCFG200(RegCBstr str) = 0;
    virtual void cb_ECMDTMCFG3_ECMDTMCFG300(RegCBstr str) = 0;
    virtual void cb_ECMDTMCFG4_ECMDTMCFG400(RegCBstr str) = 0;
    virtual void cb_ECMDTMCFG5_ECMDTMCFG500(RegCBstr str) = 0;
    virtual void cb_ECMEOUTCLRT_ECMEOUTCLRT(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Cecm_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Cecm_regif::*) (RegCBstr)> > mRdCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void _re_printf(const std::string msg_level, const char *format, ...);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    void cw_instantiate_reg(scml2::reg<uint> * reg, std::string reg_name, int offset);
    #endif
};
#endif //__ECM_REG_DEF_H__
