0.6
2018.1
Apr  4 2018
18:43:17
/home/eric/Work/jy/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,1540568320,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/CTRL.v,1540906985,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/DIV.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,CTRL,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/DIV.v,1540906985,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,DIV,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/IF_ID.v,1540906985,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,IF_ID,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM.v,1541052714,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,MEM,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MEM_WB.v,1540906985,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,MEM_WB,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,1540614357,verilog,,,,,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/PC.v,1541075181,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,PC,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/RegisterFile.v,1540906985,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/MemoryUtils.v,RegisterFile,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/closemips.v,1541052714,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,closemips,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,1541065456,verilog,,,,,,,,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v,1541076668,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v,1541052714,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ex_mem,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/hilo.v,1540906985,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,hilo,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id.v,1541052714,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v,1541052714,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/inst_rom.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,id_ex,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/inst_rom.v,1541075086,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ram.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,inst_rom,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/ram.v,1541052714,verilog,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/testbench.v,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,ram,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/testbench.v,1541052714,verilog,,,/home/eric/Work/jy/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,closemips_testbench,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
