{
  "subdomain_title": "Computer Organization",
  "domain_title": "Computer Architecture and Organization",
  "category_title": "Software Engineering",
  "curriculum_type": "software-engineering",
  "cleaned_at": "2025-12-30T09:06:29.650545",
  "model_used": "google/gemini-2.5-flash",
  "entries": [
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Boolean Algebra and Logic Gates",
      "topic": "Boolean Expressions and Laws"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Boolean Algebra and Logic Gates",
      "topic": "Truth Tables and Canonical Forms"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Boolean Algebra and Logic Gates",
      "topic": "Basic Logic Gates (AND, OR, NOT, NAND, NOR, XOR)"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Boolean Algebra and Logic Gates",
      "topic": "Universal Gates"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Boolean Algebra and Logic Gates",
      "topic": "Logic Minimization (Karnaugh Maps, Quine-McCluskey)"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Combinational Circuits",
      "topic": "Multiplexers and Demultiplexers"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Combinational Circuits",
      "topic": "Encoders and Decoders"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Combinational Circuits",
      "topic": "Adders (Half Adder, Full Adder, Ripple Carry)"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Combinational Circuits",
      "topic": "Subtractors"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Combinational Circuits",
      "topic": "Comparators"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Combinational Circuits",
      "topic": "Carry Lookahead Adder"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Combinational Circuits",
      "topic": "Arithmetic Logic Unit (ALU) Design"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Sequential Circuits",
      "topic": "Flip-Flops (SR, D, JK, T)"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Sequential Circuits",
      "topic": "Latches vs Flip-Flops"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Sequential Circuits",
      "topic": "Registers and Register Files"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Sequential Circuits",
      "topic": "Shift Registers"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Sequential Circuits",
      "topic": "Counters (Synchronous and Asynchronous)"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Sequential Circuits",
      "topic": "Finite State Machines (FSM)"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Sequential Circuits",
      "topic": "Moore and Mealy Machines"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Timing and Clocking",
      "topic": "Clock Signals and Frequency"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Timing and Clocking",
      "topic": "Setup and Hold Time"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Timing and Clocking",
      "topic": "Propagation Delay"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Timing and Clocking",
      "topic": "Clock Skew and Jitter"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Timing and Clocking",
      "topic": "Synchronous vs Asynchronous Design"
    },
    {
      "domain": "Digital Logic Fundamentals",
      "subdomain": "Timing and Clocking",
      "topic": "Metastability"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Number Systems",
      "topic": "Binary Number System"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Number Systems",
      "topic": "Octal Number System"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Number Systems",
      "topic": "Decimal Number System"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Number Systems",
      "topic": "Hexadecimal Number System"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Number Systems",
      "topic": "Base Conversion Techniques"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Number Systems",
      "topic": "Binary Arithmetic Operations"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Integer Representation",
      "topic": "Unsigned Integers"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Integer Representation",
      "topic": "Signed Magnitude Representation"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Integer Representation",
      "topic": "One's Complement Representation"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Integer Representation",
      "topic": "Two's Complement Representation"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Integer Representation",
      "topic": "Sign Extension"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Integer Representation",
      "topic": "Overflow Detection"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Floating-Point Representation",
      "topic": "IEEE 754 Standard"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Floating-Point Representation",
      "topic": "Single Precision (32-bit) Format"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Floating-Point Representation",
      "topic": "Double Precision (64-bit) Format"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Floating-Point Representation",
      "topic": "Normalized and Denormalized Numbers"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Floating-Point Representation",
      "topic": "Special Values (Infinity, NaN)"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Floating-Point Representation",
      "topic": "Rounding Modes"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Floating-Point Representation",
      "topic": "Floating-Point Accuracy and Precision"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Character and Text Encoding",
      "topic": "ASCII Code"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Character and Text Encoding",
      "topic": "Extended ASCII"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Character and Text Encoding",
      "topic": "Unicode (UTF-8, UTF-16, UTF-32)"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Character and Text Encoding",
      "topic": "EBCDIC"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Character and Text Encoding",
      "topic": "Binary Coded Decimal (BCD)"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Error Detection and Correction",
      "topic": "Parity Bits (Even and Odd)"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Error Detection and Correction",
      "topic": "Hamming Code"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Error Detection and Correction",
      "topic": "Cyclic Redundancy Check (CRC)"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Error Detection and Correction",
      "topic": "Checksums"
    },
    {
      "domain": "Data Representation",
      "subdomain": "Error Detection and Correction",
      "topic": "Error Correcting Code (ECC) Memory"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Formats",
      "topic": "Fixed-Length vs Variable-Length Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Formats",
      "topic": "Three-Address Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Formats",
      "topic": "Two-Address Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Formats",
      "topic": "One-Address (Accumulator) Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Formats",
      "topic": "Zero-Address (Stack) Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Formats",
      "topic": "Instruction Encoding and Decoding"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Formats",
      "topic": "Opcode and Operand Fields"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Immediate Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Direct (Absolute) Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Indirect Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Register Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Register Indirect Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Indexed Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Base-Register Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "PC-Relative Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Auto-Increment and Auto-Decrement Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Addressing Modes",
      "topic": "Stack Addressing"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Data Transfer Instructions (Load, Store, Move)"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Arithmetic Instructions (Add, Subtract, Multiply, Divide)"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Logical Instructions (AND, OR, NOT, XOR)"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Shift and Rotate Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Branch Instructions (Conditional and Unconditional)"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Jump Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Subroutine Call and Return Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "Input/Output Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Instruction Types",
      "topic": "System Control Instructions"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "RISC Design Principles"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "CISC Design Principles"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "Instruction Set Complexity Trade-offs"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "Load-Store Architecture"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "Register Usage Patterns"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "MIPS Architecture"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "ARM Architecture"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "x86 Architecture"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "RISC vs CISC Architectures",
      "topic": "RISC-V Architecture"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Assembly Language Programming",
      "topic": "Assembly Language Syntax"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Assembly Language Programming",
      "topic": "Assembler Directives"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Assembly Language Programming",
      "topic": "Symbolic Addressing and Labels"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Assembly Language Programming",
      "topic": "Macros and Procedures"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Assembly Language Programming",
      "topic": "Linking and Loading"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Assembly Language Programming",
      "topic": "System Calls"
    },
    {
      "domain": "Instruction Set Architecture",
      "subdomain": "Assembly Language Programming",
      "topic": "Debugging Assembly Code"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Arithmetic Logic Unit (ALU)"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Control Unit (CU)"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Program Counter (PC)"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Instruction Register (IR)"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Memory Address Register (MAR)"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Memory Data Register (MDR)"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "General Purpose Registers"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Status Flags Register"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "CPU Components",
      "topic": "Stack Pointer"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Instruction Cycle",
      "topic": "Fetch Phase"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Instruction Cycle",
      "topic": "Decode Phase"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Instruction Cycle",
      "topic": "Execute Phase"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Instruction Cycle",
      "topic": "Memory Access Phase"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Instruction Cycle",
      "topic": "Write-Back Phase"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Instruction Cycle",
      "topic": "Instruction Timing Diagrams"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Instruction Cycle",
      "topic": "Micro-operations in Each Phase"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Datapath Design",
      "topic": "Single-Cycle Datapath"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Datapath Design",
      "topic": "Multi-Cycle Datapath"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Datapath Design",
      "topic": "Register File Design"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Datapath Design",
      "topic": "ALU Datapath"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Datapath Design",
      "topic": "Memory Interface"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Datapath Design",
      "topic": "Datapath Control Signals"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Datapath Design",
      "topic": "Bus Architecture"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Control Unit Design",
      "topic": "Hardwired Control"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Control Unit Design",
      "topic": "Microprogrammed Control"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Control Unit Design",
      "topic": "Control Memory"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Control Unit Design",
      "topic": "Microinstructions"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Control Unit Design",
      "topic": "Horizontal vs Vertical Microprogramming"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Control Unit Design",
      "topic": "Address Sequencing"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Control Unit Design",
      "topic": "Control Signal Generation"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Stack Organization",
      "topic": "Register Stack"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Stack Organization",
      "topic": "Memory Stack"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Stack Organization",
      "topic": "Push and Pop Operations"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Stack Organization",
      "topic": "Stack Pointer Management"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Stack Organization",
      "topic": "Reverse Polish Notation Evaluation"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Stack Organization",
      "topic": "Subroutine Call Stack"
    },
    {
      "domain": "CPU Organization and Design",
      "subdomain": "Stack Organization",
      "topic": "Stack Frame and Activation Records"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Addition and Subtraction",
      "topic": "Binary Addition"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Addition and Subtraction",
      "topic": "Binary Subtraction"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Addition and Subtraction",
      "topic": "Carry and Borrow Generation"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Addition and Subtraction",
      "topic": "Two's Complement Addition"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Addition and Subtraction",
      "topic": "Two's Complement Subtraction"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Addition and Subtraction",
      "topic": "Overflow Detection in Addition/Subtraction"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Addition and Subtraction",
      "topic": "Fast Adder Designs (Carry Lookahead, Carry Select)"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Shift-and-Add Multiplication"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Unsigned Multiplication Algorithm"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Signed Multiplication (Sign Extension)"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Booth's Multiplication Algorithm"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Modified Booth's Algorithm"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Array Multiplier"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Wallace Tree Multiplier"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Multiplication",
      "topic": "Hardware Multiplier Design"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Division",
      "topic": "Restoring Division Algorithm"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Division",
      "topic": "Non-Restoring Division Algorithm"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Division",
      "topic": "Unsigned Division"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Division",
      "topic": "Signed Division"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Division",
      "topic": "Division by Zero Handling"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Division",
      "topic": "Divide Overflow"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Integer Division",
      "topic": "Hardware Divider Design"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Floating-Point Addition"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Floating-Point Subtraction"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Exponent Alignment"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Floating-Point Multiplication"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Floating-Point Division"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Normalization and Denormalization"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Rounding Techniques"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Floating-Point Exception Handling"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Floating-Point Arithmetic",
      "topic": "Guard Bits and Sticky Bits"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Decimal and BCD Arithmetic",
      "topic": "BCD Addition"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Decimal and BCD Arithmetic",
      "topic": "BCD Subtraction"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Decimal and BCD Arithmetic",
      "topic": "BCD to Binary Conversion"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Decimal and BCD Arithmetic",
      "topic": "Binary to BCD Conversion"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Decimal and BCD Arithmetic",
      "topic": "Packed vs Unpacked BCD"
    },
    {
      "domain": "Computer Arithmetic",
      "subdomain": "Decimal and BCD Arithmetic",
      "topic": "Decimal Adjust Instructions"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Fundamentals",
      "topic": "Pipeline Concept and Benefits"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Fundamentals",
      "topic": "Pipeline Stages"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Fundamentals",
      "topic": "Pipeline Throughput and Latency"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Fundamentals",
      "topic": "Ideal Pipeline Performance"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Fundamentals",
      "topic": "Pipeline Speedup Calculation"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Fundamentals",
      "topic": "Pipeline Efficiency"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Fundamentals",
      "topic": "Instruction Pipeline vs Arithmetic Pipeline"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Hazards",
      "topic": "Structural Hazards"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Hazards",
      "topic": "Data Hazards (RAW, WAR, WAW)"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Hazards",
      "topic": "Control Hazards"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Hazards",
      "topic": "Pipeline Stalls and Bubbles"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Hazards",
      "topic": "Hazard Detection Unit"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Pipeline Hazards",
      "topic": "Dependency Analysis"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Hazard Resolution Techniques",
      "topic": "Data Forwarding (Bypassing)"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Hazard Resolution Techniques",
      "topic": "Pipeline Interlocking"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Hazard Resolution Techniques",
      "topic": "Compiler-Based Scheduling"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Hazard Resolution Techniques",
      "topic": "Register Renaming"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Hazard Resolution Techniques",
      "topic": "Out-of-Order Execution"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Hazard Resolution Techniques",
      "topic": "Scoreboarding"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Hazard Resolution Techniques",
      "topic": "Tomasulo's Algorithm"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Static Branch Prediction"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Dynamic Branch Prediction"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Branch History Table (BHT)"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Two-Level Adaptive Branch Prediction"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Branch Target Buffer (BTB)"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Return Address Stack"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Speculative Execution"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Branch Prediction",
      "topic": "Branch Penalty Reduction"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Superscalar and VLIW Architectures",
      "topic": "Superscalar Processor Design"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Superscalar and VLIW Architectures",
      "topic": "Multiple Issue Pipelines"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Superscalar and VLIW Architectures",
      "topic": "Instruction Dispatch and Issue"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Superscalar and VLIW Architectures",
      "topic": "Very Long Instruction Word (VLIW)"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Superscalar and VLIW Architectures",
      "topic": "Explicitly Parallel Instruction Computing (EPIC)"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Superscalar and VLIW Architectures",
      "topic": "Dynamic Scheduling"
    },
    {
      "domain": "Pipelining and Instruction-Level Parallelism",
      "subdomain": "Superscalar and VLIW Architectures",
      "topic": "Instruction-Level Parallelism (ILP) Limits"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Memory Hierarchy Concepts",
      "topic": "Principle of Locality (Temporal and Spatial)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Memory Hierarchy Concepts",
      "topic": "Memory Hierarchy Levels"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Memory Hierarchy Concepts",
      "topic": "Memory Access Time"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Memory Hierarchy Concepts",
      "topic": "Memory Cycle Time"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Memory Hierarchy Concepts",
      "topic": "Bandwidth and Latency"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Memory Hierarchy Concepts",
      "topic": "Cost per Bit Analysis"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Memory Hierarchy Concepts",
      "topic": "Memory Hierarchy Trade-offs"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Memory Organization",
      "topic": "Cache Hit and Miss"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Memory Organization",
      "topic": "Direct-Mapped Cache"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Memory Organization",
      "topic": "Fully Associative Cache"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Memory Organization",
      "topic": "Set-Associative Cache"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Memory Organization",
      "topic": "Cache Line and Block Size"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Memory Organization",
      "topic": "Tag, Index, and Offset Fields"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Memory Organization",
      "topic": "Cache Address Mapping"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Replacement and Write Policies",
      "topic": "Least Recently Used (LRU)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Replacement and Write Policies",
      "topic": "First-In First-Out (FIFO)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Replacement and Write Policies",
      "topic": "Random Replacement"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Replacement and Write Policies",
      "topic": "Write-Through Policy"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Replacement and Write Policies",
      "topic": "Write-Back Policy"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Replacement and Write Policies",
      "topic": "Write-Allocate vs No-Write-Allocate"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Replacement and Write Policies",
      "topic": "Dirty Bits and Valid Bits"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Performance",
      "topic": "Hit Rate and Miss Rate"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Performance",
      "topic": "Average Memory Access Time (AMAT)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Performance",
      "topic": "Cache Miss Types (Compulsory, Capacity, Conflict)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Performance",
      "topic": "Multi-Level Cache Hierarchies"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Performance",
      "topic": "Inclusive vs Exclusive Cache"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Performance",
      "topic": "Cache Performance Optimization"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Cache Performance",
      "topic": "Split Cache (I-Cache and D-Cache)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "Static RAM (SRAM)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "Dynamic RAM (DRAM)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "DRAM Refresh"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "Synchronous DRAM (SDRAM)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "Double Data Rate (DDR) SDRAM"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "Memory Modules (DIMM, SIMM)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "Memory Banks and Interleaving"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Main Memory Technologies",
      "topic": "Memory Controller"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Mask ROM"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Programmable ROM (PROM)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Erasable PROM (EPROM)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Electrically Erasable PROM (EEPROM)"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "Flash Memory"
    },
    {
      "domain": "Memory Hierarchy",
      "subdomain": "Read-Only Memory (ROM)",
      "topic": "ROM Applications in Computer Systems"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Fundamentals",
      "topic": "Virtual Address Space"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Fundamentals",
      "topic": "Physical Address Space"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Fundamentals",
      "topic": "Address Translation"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Fundamentals",
      "topic": "Memory Management Unit (MMU)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Fundamentals",
      "topic": "Virtual Memory Benefits"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Fundamentals",
      "topic": "Demand Paging"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Virtual Memory Fundamentals",
      "topic": "Page Fault Handling"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging Systems",
      "topic": "Page and Frame Concepts"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging Systems",
      "topic": "Page Table Structure"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging Systems",
      "topic": "Page Table Entry (PTE)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging Systems",
      "topic": "Multi-Level Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging Systems",
      "topic": "Inverted Page Tables"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging Systems",
      "topic": "Page Size Selection"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Paging Systems",
      "topic": "Present Bit and Dirty Bit"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer (TLB)",
      "topic": "TLB Structure and Operation"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer (TLB)",
      "topic": "TLB Hit and Miss"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer (TLB)",
      "topic": "TLB Reach"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer (TLB)",
      "topic": "TLB Replacement Policies"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer (TLB)",
      "topic": "TLB Flush and Context Switching"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer (TLB)",
      "topic": "Address Space Identifiers (ASID)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Translation Lookaside Buffer (TLB)",
      "topic": "TLB Performance Analysis"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "Optimal Page Replacement (OPT)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "First-In First-Out (FIFO)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "Least Recently Used (LRU)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "LRU Approximation Algorithms"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "Clock (Second Chance) Algorithm"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "Not Recently Used (NRU)"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "Working Set Model"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Page Replacement Algorithms",
      "topic": "Thrashing and Prevention"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segmentation Concepts"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segment Table"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segment Descriptor"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segmentation vs Paging"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Segmentation with Paging"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "Protection and Sharing in Segmentation"
    },
    {
      "domain": "Virtual Memory",
      "subdomain": "Segmentation",
      "topic": "External Fragmentation"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Interface and Addressing",
      "topic": "I/O Port Organization"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Interface and Addressing",
      "topic": "Memory-Mapped I/O"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Interface and Addressing",
      "topic": "Isolated (Port-Mapped) I/O"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Interface and Addressing",
      "topic": "I/O Address Decoding"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Interface and Addressing",
      "topic": "I/O Interface Chips"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Interface and Addressing",
      "topic": "Peripheral Device Controllers"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Data Transfer Methods",
      "topic": "Programmed I/O (Polling)"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Data Transfer Methods",
      "topic": "Interrupt-Driven I/O"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Data Transfer Methods",
      "topic": "Direct Memory Access (DMA)"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Data Transfer Methods",
      "topic": "Channel I/O and I/O Processors"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Data Transfer Methods",
      "topic": "Synchronous vs Asynchronous Transfer"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "I/O Data Transfer Methods",
      "topic": "Handshaking Protocols"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Interrupt Mechanism"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Interrupt Vector Table"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Interrupt Service Routines (ISR)"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Interrupt Priority and Nesting"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Maskable vs Non-Maskable Interrupts"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Software Interrupts (Traps and Exceptions)"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Interrupt Latency"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Daisy Chain Priority"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Interrupts",
      "topic": "Polling vs Vectored Interrupts"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Direct Memory Access (DMA)",
      "topic": "DMA Controller Architecture"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Direct Memory Access (DMA)",
      "topic": "DMA Transfer Modes (Burst, Cycle Stealing, Transparent)"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Direct Memory Access (DMA)",
      "topic": "DMA Channel Configuration"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Direct Memory Access (DMA)",
      "topic": "DMA Address and Count Registers"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Direct Memory Access (DMA)",
      "topic": "Bus Arbitration for DMA"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Direct Memory Access (DMA)",
      "topic": "DMA Transfer Completion"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Direct Memory Access (DMA)",
      "topic": "Scatter-Gather DMA"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "System Bus Architecture"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "Data Bus, Address Bus, Control Bus"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "Bus Protocols and Timing"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "Bus Arbitration Methods"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "Centralized vs Distributed Arbitration"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "Bus Hierarchy (Processor, Memory, I/O Buses)"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "Bus Standards (PCI, PCIe, USB, SATA)"
    },
    {
      "domain": "Input/Output Organization",
      "subdomain": "Bus Systems",
      "topic": "Bus Bandwidth and Latency"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Magnetic Disk Storage",
      "topic": "Hard Disk Drive (HDD) Structure"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Magnetic Disk Storage",
      "topic": "Tracks, Sectors, and Cylinders"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Magnetic Disk Storage",
      "topic": "Disk Access Time Components"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Magnetic Disk Storage",
      "topic": "Seek Time and Rotational Latency"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Magnetic Disk Storage",
      "topic": "Transfer Time Calculation"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Magnetic Disk Storage",
      "topic": "Disk Scheduling Algorithms (FCFS, SSTF, SCAN, C-SCAN)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Magnetic Disk Storage",
      "topic": "Disk Performance Optimization"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Solid-State Storage",
      "topic": "Flash Memory Technology"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Solid-State Storage",
      "topic": "NAND vs NOR Flash"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Solid-State Storage",
      "topic": "Solid-State Drive (SSD) Architecture"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Solid-State Storage",
      "topic": "Wear Leveling"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Solid-State Storage",
      "topic": "Garbage 003_003_Collection in SSDs"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Solid-State Storage",
      "topic": "TRIM Command"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Solid-State Storage",
      "topic": "SSD vs HDD Performance Comparison"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Concepts and Benefits"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Level 0 (Striping)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Level 1 (Mirroring)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Level 2 (Bit-Level Striping with Hamming Code)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Level 3 (Byte-Level Striping with Parity)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Level 4 (Block-Level Striping with Parity)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Level 5 (Block-Level Striping with Distributed Parity)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "RAID Level 6 (Block-Level Striping with Double Parity)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "RAID Systems",
      "topic": "Nested RAID Levels (RAID 10, RAID 50)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Storage Reliability",
      "topic": "Mean Time Between Failures (MTBF)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Storage Reliability",
      "topic": "Mean Time To Repair (MTTR)"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Storage Reliability",
      "topic": "Availability Calculation"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Storage Reliability",
      "topic": "Data Redundancy Techniques"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Storage Reliability",
      "topic": "Backup Strategies"
    },
    {
      "domain": "Secondary Storage Systems",
      "subdomain": "Storage Reliability",
      "topic": "Fault Tolerance Mechanisms"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Parallel Architecture Classifications",
      "topic": "Flynn's Taxonomy (SISD, SIMD, MISD, MIMD)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Parallel Architecture Classifications",
      "topic": "Single Instruction Single Data (SISD)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Parallel Architecture Classifications",
      "topic": "Single Instruction Multiple Data (SIMD)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Parallel Architecture Classifications",
      "topic": "Multiple Instruction Multiple Data (MIMD)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Parallel Architecture Classifications",
      "topic": "Vector Processors"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Parallel Architecture Classifications",
      "topic": "Array Processors"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Parallel Architecture Classifications",
      "topic": "Data Parallelism vs Task Parallelism"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "Uniform Memory Access (UMA)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "Non-Uniform Memory Access (NUMA)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "Symmetric Multiprocessing (SMP)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "Cache Coherence Problem"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "Snooping Protocols"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "Directory-Based Protocols"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "MESI Cache Coherence Protocol"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Shared Memory Multiprocessors",
      "topic": "Memory Consistency Models"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Distributed Memory Multiprocessors",
      "topic": "Message Passing Architecture"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Distributed Memory Multiprocessors",
      "topic": "Cluster Computing"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Distributed Memory Multiprocessors",
      "topic": "Interconnection Networks"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Distributed Memory Multiprocessors",
      "topic": "Network Topology (Mesh, Torus, Hypercube)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Distributed Memory Multiprocessors",
      "topic": "Routing Algorithms"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Distributed Memory Multiprocessors",
      "topic": "Latency and Bandwidth Trade-offs"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Multithreading",
      "topic": "Hardware Multithreading"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Multithreading",
      "topic": "Fine-Grained Multithreading"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Multithreading",
      "topic": "Coarse-Grained Multithreading"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Multithreading",
      "topic": "Simultaneous Multithreading (SMT)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Multithreading",
      "topic": "Hyper-Threading Technology"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Multithreading",
      "topic": "Thread-Level Parallelism (TLP)"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Multithreading",
      "topic": "Context Switching Overhead"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Atomic Operations"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Test-and-Set Instruction"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Compare-and-Swap Instruction"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Load-Linked and Store-Conditional"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Locks and Mutexes"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Semaphores"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Barriers and Spinlocks"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "Synchronization Mechanisms",
      "topic": "Memory Fences"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "GPU and Accelerator Architectures",
      "topic": "Graphics Processing Unit (GPU) Architecture"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "GPU and Accelerator Architectures",
      "topic": "CUDA Programming Model"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "GPU and Accelerator Architectures",
      "topic": "GPU Memory Hierarchy"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "GPU and Accelerator Architectures",
      "topic": "Streaming Multiprocessors"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "GPU and Accelerator Architectures",
      "topic": "Warp Execution"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "GPU and Accelerator Architectures",
      "topic": "GPU vs CPU Performance"
    },
    {
      "domain": "Multiprocessor and Parallel Systems",
      "subdomain": "GPU and Accelerator Architectures",
      "topic": "Heterogeneous Computing"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Metrics",
      "topic": "Execution Time and Response Time"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Metrics",
      "topic": "Throughput and Bandwidth"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Metrics",
      "topic": "Clock Cycles per Instruction (CPI)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Metrics",
      "topic": "Instructions per Cycle (IPC)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Metrics",
      "topic": "Million Instructions per Second (MIPS)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Metrics",
      "topic": "Floating-Point Operations per Second (FLOPS)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Metrics",
      "topic": "CPU Time Equation"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Benchmarking",
      "topic": "Benchmark Suites (SPEC, TPC)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Benchmarking",
      "topic": "Synthetic Benchmarks"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Benchmarking",
      "topic": "Application Benchmarks"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Benchmarking",
      "topic": "Microbenchmarks"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Benchmarking",
      "topic": "Workload Characterization"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Benchmarking",
      "topic": "Benchmark Interpretation and Pitfalls"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Amdahl's Law and Speedup",
      "topic": "Amdahl's Law Formulation"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Amdahl's Law and Speedup",
      "topic": "Speedup Calculation"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Amdahl's Law and Speedup",
      "topic": "Parallel Portion and Sequential Portion"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Amdahl's Law and Speedup",
      "topic": "Scalability Limits"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Amdahl's Law and Speedup",
      "topic": "Gustafson's Law"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Amdahl's Law and Speedup",
      "topic": "Strong vs Weak Scaling"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Optimization Techniques",
      "topic": "Code Optimization (Loop Unrolling, Inlining)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Optimization Techniques",
      "topic": "Compiler Optimization Levels"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Optimization Techniques",
      "topic": "Data Cache Optimization"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Optimization Techniques",
      "topic": "Instruction Cache Optimization"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Optimization Techniques",
      "topic": "Branch Prediction Optimization"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Optimization Techniques",
      "topic": "Memory Access Pattern Optimization"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Performance Optimization Techniques",
      "topic": "Prefetching Techniques"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Power and Energy Efficiency",
      "topic": "Power Consumption Components (Dynamic and Static)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Power and Energy Efficiency",
      "topic": "Dynamic Voltage and Frequency Scaling (DVFS)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Power and Energy Efficiency",
      "topic": "Clock Gating"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Power and Energy Efficiency",
      "topic": "Power Gating"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Power and Energy Efficiency",
      "topic": "Thermal Design Power (TDP)"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Power and Energy Efficiency",
      "topic": "Energy-Performance Trade-offs"
    },
    {
      "domain": "Performance Analysis and Optimization",
      "subdomain": "Power and Energy Efficiency",
      "topic": "Green Computing Principles"
    }
  ],
  "stats": {
    "entry_count": 424,
    "input_tokens": 12741,
    "output_tokens": 12116,
    "cost_usd": 0.0341123,
    "latency_ms": 67341.32385253906,
    "duration_seconds": 6.435443
  }
}