// Seed: 1041997131
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign module_2.id_8 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  assign id_1 = 1;
  wire id_8;
endmodule
module module_2 (
    output wire id_0,
    output logic id_1
    , id_10,
    output tri1 id_2,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wand id_6,
    input tri1 id_7,
    input supply1 id_8
);
  assign id_10 = 1 || 1;
  xnor primCall (id_1, id_7, id_5, id_10, id_6, id_8);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  tri id_11 = 1;
  always id_1 <= 1;
endmodule
