5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate7.1.vcd -o generate7.1.cdd -v generate7.1.v
3 0 $root $root NA 0 0 1
3 0 main main generate7.1.v 1 25 1
1 A 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
3 1 main.$u0 main.$u0 generate7.1.v 0 23 1
3 0 bar main.f generate7.1.v 37 41 1
1 x 39 30004 1 0 0 0 1 1 102
