#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Programming\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programming\iverilog\lib\ivl\va_math.vpi";
S_000001c57858b280 .scope module, "RLS803_tb" "RLS803_tb" 2 3;
 .timescale -9 -12;
v000001c5785f6af0_0 .var "clear_n", 0 0;
v000001c5785f5bf0_0 .var "clk", 0 0;
v000001c5785f6eb0_0 .var "data_in", 7 0;
v000001c5785f50b0_0 .net "data_out", 7 0, L_000001c5785f9670;  1 drivers
v000001c5785f5fb0_0 .var "direction", 0 0;
v000001c5785f6230_0 .var "shift_amount", 2 0;
S_000001c57854e860 .scope module, "uut" "RLS803" 2 12, 3 4 0, S_000001c57858b280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 3 "shift_amount";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "clear_n";
    .port_info 5 /OUTPUT 8 "data_out";
L_000001c57856fdc0 .functor BUFZ 1, v000001c5785f5fb0_0, C4<0>, C4<0>, C4<0>;
L_000001c57856fb20 .functor NOT 1, v000001c5785f5fb0_0, C4<0>, C4<0>, C4<0>;
v000001c5785f1c60_0 .net *"_ivl_10", 0 0, L_000001c5785f8420;  1 drivers
L_000001c578630088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f1d00_0 .net/2u *"_ivl_11", 0 0, L_000001c578630088;  1 drivers
L_000001c5786300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f1da0_0 .net/2u *"_ivl_15", 0 0, L_000001c5786300d0;  1 drivers
v000001c5785f1e40_0 .net *"_ivl_18", 0 0, L_000001c5785f8740;  1 drivers
v000001c5785f1f80_0 .net *"_ivl_3", 0 0, L_000001c57856fdc0;  1 drivers
v000001c5785f20c0_0 .net *"_ivl_35", 0 0, L_000001c5785f8f60;  1 drivers
v000001c5785f6a50_0 .net *"_ivl_37", 6 0, L_000001c5785f7840;  1 drivers
v000001c5785f55b0_0 .net *"_ivl_45", 1 0, L_000001c5785fa390;  1 drivers
v000001c5785f5f10_0 .net *"_ivl_47", 5 0, L_000001c5785f9490;  1 drivers
v000001c5785f6910_0 .net *"_ivl_55", 3 0, L_000001c5785f9d50;  1 drivers
v000001c5785f5970_0 .net *"_ivl_57", 3 0, L_000001c5785fa110;  1 drivers
v000001c5785f5c90_0 .net *"_ivl_7", 0 0, L_000001c57856fb20;  1 drivers
v000001c5785f5790_0 .net "clear_n", 0 0, v000001c5785f6af0_0;  1 drivers
v000001c5785f5150_0 .net "clk", 0 0, v000001c5785f5bf0_0;  1 drivers
v000001c5785f5470_0 .net "data_in", 7 0, v000001c5785f6eb0_0;  1 drivers
v000001c5785f6690_0 .net "data_out", 7 0, L_000001c5785f9670;  alias, 1 drivers
v000001c5785f5dd0_0 .net "direction", 0 0, v000001c5785f5fb0_0;  1 drivers
v000001c5785f5b50_0 .net "s", 1 0, L_000001c5785f8ce0;  1 drivers
v000001c5785f6870_0 .net "shift_amount", 2 0, v000001c5785f6230_0;  1 drivers
v000001c5785f5d30_0 .net "sil", 0 0, L_000001c5785f8ba0;  1 drivers
v000001c5785f5ab0_0 .net "sir", 0 0, L_000001c5785f89c0;  1 drivers
v000001c5785f5290_0 .net "stage1", 7 0, L_000001c5785f8060;  1 drivers
v000001c5785f64b0_0 .net "stage2", 7 0, L_000001c5785f84c0;  1 drivers
v000001c5785f5e70_0 .net "stage3", 7 0, L_000001c5785f9530;  1 drivers
L_000001c5785f8ce0 .concat8 [ 1 1 0 0], L_000001c57856fb20, L_000001c57856fdc0;
L_000001c5785f8420 .part v000001c5785f6eb0_0, 0, 1;
L_000001c5785f8ba0 .functor MUXZ 1, L_000001c578630088, L_000001c5785f8420, v000001c5785f5fb0_0, C4<>;
L_000001c5785f8740 .part v000001c5785f6eb0_0, 7, 1;
L_000001c5785f89c0 .functor MUXZ 1, L_000001c5785f8740, L_000001c5786300d0, v000001c5785f5fb0_0, C4<>;
L_000001c5785f8a60 .part v000001c5785f6eb0_0, 0, 4;
L_000001c5785f8100 .part v000001c5785f6eb0_0, 4, 1;
L_000001c5785f8e20 .part v000001c5785f6eb0_0, 4, 4;
L_000001c5785f73e0 .part v000001c5785f6eb0_0, 3, 1;
L_000001c5785f8060 .concat8 [ 4 4 0 0], v000001c57857ab80_0, v000001c5785f27a0_0;
L_000001c5785f8f60 .part L_000001c5785f8060, 0, 1;
L_000001c5785f7840 .part L_000001c5785f8060, 1, 7;
L_000001c5785f7a20 .concat [ 7 1 0 0], L_000001c5785f7840, L_000001c5785f8f60;
L_000001c5785f78e0 .part v000001c5785f6230_0, 0, 1;
L_000001c5785fa390 .part L_000001c5785f84c0, 0, 2;
L_000001c5785f9490 .part L_000001c5785f84c0, 2, 6;
L_000001c5785fa6b0 .concat [ 6 2 0 0], L_000001c5785f9490, L_000001c5785fa390;
L_000001c5785fa610 .part v000001c5785f6230_0, 1, 1;
L_000001c5785f9d50 .part L_000001c5785f9530, 0, 4;
L_000001c5785fa110 .part L_000001c5785f9530, 4, 4;
L_000001c5785fa430 .concat [ 4 4 0 0], L_000001c5785fa110, L_000001c5785f9d50;
L_000001c5785fad90 .part v000001c5785f6230_0, 2, 1;
S_000001c57854e9f0 .scope module, "lower_shift" "ls74194" 3 24, 4 4 0, S_000001c57854e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear_n";
    .port_info 2 /INPUT 2 "s";
    .port_info 3 /INPUT 4 "p";
    .port_info 4 /INPUT 1 "sil";
    .port_info 5 /INPUT 1 "sir";
    .port_info 6 /OUTPUT 4 "q";
v000001c57857a900_0 .net "clear_n", 0 0, v000001c5785f6af0_0;  alias, 1 drivers
v000001c57857b300_0 .net "clk", 0 0, v000001c5785f5bf0_0;  alias, 1 drivers
v000001c57857c160_0 .net "p", 3 0, L_000001c5785f8a60;  1 drivers
v000001c57857ab80_0 .var "q", 3 0;
v000001c57857b8a0_0 .net "s", 1 0, L_000001c5785f8ce0;  alias, 1 drivers
v000001c57857afe0_0 .net "sil", 0 0, L_000001c5785f8ba0;  alias, 1 drivers
v000001c57857b4e0_0 .net "sir", 0 0, L_000001c5785f8100;  1 drivers
E_000001c57858e820/0 .event negedge, v000001c57857a900_0;
E_000001c57858e820/1 .event posedge, v000001c57857b300_0;
E_000001c57858e820 .event/or E_000001c57858e820/0, E_000001c57858e820/1;
S_000001c5785477a0 .scope module, "mux_stage1" "RM802" 3 45, 5 1 0, S_000001c57854e860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 8 "y";
v000001c578575820_0 .net "a", 7 0, L_000001c5785f8060;  alias, 1 drivers
v000001c578575960_0 .net "b", 7 0, L_000001c5785f7a20;  1 drivers
L_000001c578630118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f2980_0 .net "enable_n", 0 0, L_000001c578630118;  1 drivers
v000001c5785f1300_0 .net "select", 0 0, L_000001c5785f78e0;  1 drivers
v000001c5785f25c0_0 .net "y", 7 0, L_000001c5785f84c0;  alias, 1 drivers
L_000001c5785f7700 .part L_000001c5785f8060, 0, 4;
L_000001c5785f8240 .part L_000001c5785f7a20, 0, 4;
L_000001c5785f8d80 .part L_000001c5785f8060, 4, 4;
L_000001c5785f8ec0 .part L_000001c5785f7a20, 4, 4;
L_000001c5785f84c0 .concat8 [ 4 4 0 0], L_000001c5785fdfd0, L_000001c5785fdd30;
S_000001c578547930 .scope module, "lower_mux" "ls74157" 5 9, 6 4 0, S_000001c5785477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 4 "y";
L_000001c5785fdfd0 .functor BUFT 4, L_000001c5785f7c00, C4<0000>, C4<0000>, C4<0000>;
v000001c57857b9e0_0 .net *"_ivl_2", 3 0, L_000001c5785f7c00;  1 drivers
v000001c57857bb20_0 .net "a", 3 0, L_000001c5785f7700;  1 drivers
v000001c57857b580_0 .net "b", 3 0, L_000001c5785f8240;  1 drivers
v000001c57857bc60_0 .net "enable_n", 0 0, L_000001c578630118;  alias, 1 drivers
v000001c5785758c0_0 .net "select", 0 0, L_000001c5785f78e0;  alias, 1 drivers
v000001c5785753c0_0 .net "y", 3 0, L_000001c5785fdfd0;  1 drivers
L_000001c5785f7c00 .functor MUXZ 4, L_000001c5785f7700, L_000001c5785f8240, L_000001c5785f78e0, C4<>;
S_000001c57862ddf0 .scope module, "upper_mux" "ls74157" 5 17, 6 4 0, S_000001c5785477a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 4 "y";
L_000001c5785fdd30 .functor BUFT 4, L_000001c5785f77a0, C4<0000>, C4<0000>, C4<0000>;
v000001c578575d20_0 .net *"_ivl_2", 3 0, L_000001c5785f77a0;  1 drivers
v000001c5785755a0_0 .net "a", 3 0, L_000001c5785f8d80;  1 drivers
v000001c578575dc0_0 .net "b", 3 0, L_000001c5785f8ec0;  1 drivers
v000001c578575640_0 .net "enable_n", 0 0, L_000001c578630118;  alias, 1 drivers
v000001c5785756e0_0 .net "select", 0 0, L_000001c5785f78e0;  alias, 1 drivers
v000001c578575780_0 .net "y", 3 0, L_000001c5785fdd30;  1 drivers
L_000001c5785f77a0 .functor MUXZ 4, L_000001c5785f8d80, L_000001c5785f8ec0, L_000001c5785f78e0, C4<>;
S_000001c57862df80 .scope module, "mux_stage2" "RM802" 3 53, 5 1 0, S_000001c57854e860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 8 "y";
v000001c5785f28e0_0 .net "a", 7 0, L_000001c5785f84c0;  alias, 1 drivers
v000001c5785f1440_0 .net "b", 7 0, L_000001c5785fa6b0;  1 drivers
L_000001c578630160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f2160_0 .net "enable_n", 0 0, L_000001c578630160;  1 drivers
v000001c5785f2700_0 .net "select", 0 0, L_000001c5785fa610;  1 drivers
v000001c5785f22a0_0 .net "y", 7 0, L_000001c5785f9530;  alias, 1 drivers
L_000001c5785f7980 .part L_000001c5785f84c0, 0, 4;
L_000001c5785f8600 .part L_000001c5785fa6b0, 0, 4;
L_000001c5785fa7f0 .part L_000001c5785f84c0, 4, 4;
L_000001c5785fa1b0 .part L_000001c5785fa6b0, 4, 4;
L_000001c5785f9530 .concat8 [ 4 4 0 0], L_000001c5785fd8d0, L_000001c5785fd470;
S_000001c57862cff0 .scope module, "lower_mux" "ls74157" 5 9, 6 4 0, S_000001c57862df80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 4 "y";
L_000001c5785fd8d0 .functor BUFT 4, L_000001c5785f8560, C4<0000>, C4<0000>, C4<0000>;
v000001c5785f2340_0 .net *"_ivl_2", 3 0, L_000001c5785f8560;  1 drivers
v000001c5785f1260_0 .net "a", 3 0, L_000001c5785f7980;  1 drivers
v000001c5785f2d40_0 .net "b", 3 0, L_000001c5785f8600;  1 drivers
v000001c5785f2660_0 .net "enable_n", 0 0, L_000001c578630160;  alias, 1 drivers
v000001c5785f2b60_0 .net "select", 0 0, L_000001c5785fa610;  alias, 1 drivers
v000001c5785f13a0_0 .net "y", 3 0, L_000001c5785fd8d0;  1 drivers
L_000001c5785f8560 .functor MUXZ 4, L_000001c5785f7980, L_000001c5785f8600, L_000001c5785fa610, C4<>;
S_000001c57862d180 .scope module, "upper_mux" "ls74157" 5 17, 6 4 0, S_000001c57862df80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 4 "y";
L_000001c5785fd470 .functor BUFT 4, L_000001c5785f7ac0, C4<0000>, C4<0000>, C4<0000>;
v000001c5785f2f20_0 .net *"_ivl_2", 3 0, L_000001c5785f7ac0;  1 drivers
v000001c5785f2ac0_0 .net "a", 3 0, L_000001c5785fa7f0;  1 drivers
v000001c5785f1800_0 .net "b", 3 0, L_000001c5785fa1b0;  1 drivers
v000001c5785f2200_0 .net "enable_n", 0 0, L_000001c578630160;  alias, 1 drivers
v000001c5785f14e0_0 .net "select", 0 0, L_000001c5785fa610;  alias, 1 drivers
v000001c5785f2de0_0 .net "y", 3 0, L_000001c5785fd470;  1 drivers
L_000001c5785f7ac0 .functor MUXZ 4, L_000001c5785fa7f0, L_000001c5785fa1b0, L_000001c5785fa610, C4<>;
S_000001c578546140 .scope module, "mux_stage3" "RM802" 3 61, 5 1 0, S_000001c57854e860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 8 "y";
v000001c5785f16c0_0 .net "a", 7 0, L_000001c5785f9530;  alias, 1 drivers
v000001c5785f1ee0_0 .net "b", 7 0, L_000001c5785fa430;  1 drivers
L_000001c5786301a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f1760_0 .net "enable_n", 0 0, L_000001c5786301a8;  1 drivers
v000001c5785f18a0_0 .net "select", 0 0, L_000001c5785fad90;  1 drivers
v000001c5785f1940_0 .net "y", 7 0, L_000001c5785f9670;  alias, 1 drivers
L_000001c5785f9350 .part L_000001c5785f9530, 0, 4;
L_000001c5785fa4d0 .part L_000001c5785fa430, 0, 4;
L_000001c5785f95d0 .part L_000001c5785f9530, 4, 4;
L_000001c5785fa750 .part L_000001c5785fa430, 4, 4;
L_000001c5785f9670 .concat8 [ 4 4 0 0], L_000001c5785fdda0, L_000001c5785fdc50;
S_000001c5785f4d20 .scope module, "lower_mux" "ls74157" 5 9, 6 4 0, S_000001c578546140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 4 "y";
L_000001c5785fdda0 .functor BUFT 4, L_000001c5785f92b0, C4<0000>, C4<0000>, C4<0000>;
v000001c5785f2020_0 .net *"_ivl_2", 3 0, L_000001c5785f92b0;  1 drivers
v000001c5785f2480_0 .net "a", 3 0, L_000001c5785f9350;  1 drivers
v000001c5785f1080_0 .net "b", 3 0, L_000001c5785fa4d0;  1 drivers
v000001c5785f1580_0 .net "enable_n", 0 0, L_000001c5786301a8;  alias, 1 drivers
v000001c5785f1120_0 .net "select", 0 0, L_000001c5785fad90;  alias, 1 drivers
v000001c5785f11c0_0 .net "y", 3 0, L_000001c5785fdda0;  1 drivers
L_000001c5785f92b0 .functor MUXZ 4, L_000001c5785f9350, L_000001c5785fa4d0, L_000001c5785fad90, C4<>;
S_000001c5785f4eb0 .scope module, "upper_mux" "ls74157" 5 17, 6 4 0, S_000001c578546140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "enable_n";
    .port_info 4 /OUTPUT 4 "y";
L_000001c5785fdc50 .functor BUFT 4, L_000001c5785f9ad0, C4<0000>, C4<0000>, C4<0000>;
v000001c5785f1a80_0 .net *"_ivl_2", 3 0, L_000001c5785f9ad0;  1 drivers
v000001c5785f2840_0 .net "a", 3 0, L_000001c5785f95d0;  1 drivers
v000001c5785f2ca0_0 .net "b", 3 0, L_000001c5785fa750;  1 drivers
v000001c5785f2e80_0 .net "enable_n", 0 0, L_000001c5786301a8;  alias, 1 drivers
v000001c5785f2c00_0 .net "select", 0 0, L_000001c5785fad90;  alias, 1 drivers
v000001c5785f1620_0 .net "y", 3 0, L_000001c5785fdc50;  1 drivers
L_000001c5785f9ad0 .functor MUXZ 4, L_000001c5785f95d0, L_000001c5785fa750, L_000001c5785fad90, C4<>;
S_000001c5785f4870 .scope module, "upper_shift" "ls74194" 3 34, 4 4 0, S_000001c57854e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear_n";
    .port_info 2 /INPUT 2 "s";
    .port_info 3 /INPUT 4 "p";
    .port_info 4 /INPUT 1 "sil";
    .port_info 5 /INPUT 1 "sir";
    .port_info 6 /OUTPUT 4 "q";
v000001c5785f23e0_0 .net "clear_n", 0 0, v000001c5785f6af0_0;  alias, 1 drivers
v000001c5785f19e0_0 .net "clk", 0 0, v000001c5785f5bf0_0;  alias, 1 drivers
v000001c5785f1b20_0 .net "p", 3 0, L_000001c5785f8e20;  1 drivers
v000001c5785f27a0_0 .var "q", 3 0;
v000001c5785f2a20_0 .net "s", 1 0, L_000001c5785f8ce0;  alias, 1 drivers
v000001c5785f1bc0_0 .net "sil", 0 0, L_000001c5785f73e0;  1 drivers
v000001c5785f2520_0 .net "sir", 0 0, L_000001c5785f89c0;  alias, 1 drivers
S_000001c578599da0 .scope module, "RS801" "RS801" 7 4;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001c57859bdc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c5785f7d40_0 .net "a", 7 0, o000001c57859bdc8;  0 drivers
o000001c57859bdf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c5785f7b60_0 .net "b", 7 0, o000001c57859bdf8;  0 drivers
o000001c57859b918 .functor BUFZ 1, C4<z>; HiZ drive
v000001c5785f7ca0_0 .net "cin", 0 0, o000001c57859b918;  0 drivers
v000001c5785f7480_0 .net "cout", 0 0, L_000001c5785f97b0;  1 drivers
v000001c5785f7de0_0 .net "middle_carry", 0 0, L_000001c5785faed0;  1 drivers
v000001c5785f82e0_0 .net "sum", 7 0, L_000001c5785fa9d0;  1 drivers
L_000001c5785f9df0 .part o000001c57859bdc8, 0, 4;
L_000001c5785f93f0 .part o000001c57859bdf8, 0, 4;
L_000001c5785fa250 .part o000001c57859bdc8, 4, 4;
L_000001c5785fac50 .part o000001c57859bdf8, 4, 4;
L_000001c5785fa9d0 .concat8 [ 4 4 0 0], L_000001c5785f9b70, L_000001c5785f9210;
S_000001c5785f40a0 .scope module, "lower_adder" "ls74283" 7 14, 8 4 0, S_000001c578599da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c578630238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f6050_0 .net *"_ivl_10", 0 0, L_000001c578630238;  1 drivers
v000001c5785f60f0_0 .net *"_ivl_11", 4 0, L_000001c5785f9710;  1 drivers
v000001c5785f6730_0 .net *"_ivl_13", 4 0, L_000001c5785f9990;  1 drivers
L_000001c578630280 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001c5785f6190_0 .net *"_ivl_16", 3 0, L_000001c578630280;  1 drivers
v000001c5785f6b90_0 .net *"_ivl_17", 4 0, L_000001c5785fae30;  1 drivers
v000001c5785f5830_0 .net *"_ivl_3", 4 0, L_000001c5785fa890;  1 drivers
L_000001c5786301f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f5650_0 .net *"_ivl_6", 0 0, L_000001c5786301f0;  1 drivers
v000001c5785f6c30_0 .net *"_ivl_7", 4 0, L_000001c5785faa70;  1 drivers
v000001c5785f62d0_0 .net "a", 3 0, L_000001c5785f9df0;  1 drivers
v000001c5785f6370_0 .net "b", 3 0, L_000001c5785f93f0;  1 drivers
v000001c5785f6f50_0 .net "cin", 0 0, o000001c57859b918;  alias, 0 drivers
v000001c5785f5330_0 .net "cout", 0 0, L_000001c5785faed0;  alias, 1 drivers
v000001c5785f67d0_0 .net "sum", 3 0, L_000001c5785f9b70;  1 drivers
L_000001c5785faed0 .part L_000001c5785fae30, 4, 1;
L_000001c5785f9b70 .part L_000001c5785fae30, 0, 4;
L_000001c5785fa890 .concat [ 4 1 0 0], L_000001c5785f9df0, L_000001c5786301f0;
L_000001c5785faa70 .concat [ 4 1 0 0], L_000001c5785f93f0, L_000001c578630238;
L_000001c5785f9710 .arith/sum 5, L_000001c5785fa890, L_000001c5785faa70;
L_000001c5785f9990 .concat [ 1 4 0 0], o000001c57859b918, L_000001c578630280;
L_000001c5785fae30 .arith/sum 5, L_000001c5785f9710, L_000001c5785f9990;
S_000001c5785f43c0 .scope module, "upper_adder" "ls74283" 7 22, 8 4 0, S_000001c578599da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001c578630310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f6cd0_0 .net *"_ivl_10", 0 0, L_000001c578630310;  1 drivers
v000001c5785f53d0_0 .net *"_ivl_11", 4 0, L_000001c5785f98f0;  1 drivers
v000001c5785f6410_0 .net *"_ivl_13", 4 0, L_000001c5785fa930;  1 drivers
L_000001c578630358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001c5785f51f0_0 .net *"_ivl_16", 3 0, L_000001c578630358;  1 drivers
v000001c5785f6550_0 .net *"_ivl_17", 4 0, L_000001c5785fa070;  1 drivers
v000001c5785f69b0_0 .net *"_ivl_3", 4 0, L_000001c5785f9fd0;  1 drivers
L_000001c5786302c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c5785f6d70_0 .net *"_ivl_6", 0 0, L_000001c5786302c8;  1 drivers
v000001c5785f6e10_0 .net *"_ivl_7", 4 0, L_000001c5785f9850;  1 drivers
v000001c5785f65f0_0 .net "a", 3 0, L_000001c5785fa250;  1 drivers
v000001c5785f5510_0 .net "b", 3 0, L_000001c5785fac50;  1 drivers
v000001c5785f5a10_0 .net "cin", 0 0, L_000001c5785faed0;  alias, 1 drivers
v000001c5785f56f0_0 .net "cout", 0 0, L_000001c5785f97b0;  alias, 1 drivers
v000001c5785f58d0_0 .net "sum", 3 0, L_000001c5785f9210;  1 drivers
L_000001c5785f97b0 .part L_000001c5785fa070, 4, 1;
L_000001c5785f9210 .part L_000001c5785fa070, 0, 4;
L_000001c5785f9fd0 .concat [ 4 1 0 0], L_000001c5785fa250, L_000001c5786302c8;
L_000001c5785f9850 .concat [ 4 1 0 0], L_000001c5785fac50, L_000001c578630310;
L_000001c5785f98f0 .arith/sum 5, L_000001c5785f9fd0, L_000001c5785f9850;
L_000001c5785fa930 .concat [ 1 4 0 0], L_000001c5785faed0, L_000001c578630358;
L_000001c5785fa070 .arith/sum 5, L_000001c5785f98f0, L_000001c5785fa930;
S_000001c5785930b0 .scope module, "ls7400" "ls7400" 9 4;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "y";
o000001c57859bf78 .functor BUFZ 4, C4<zzzz>; HiZ drive
o000001c57859bfa8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_000001c57856fb90 .functor AND 4, o000001c57859bf78, o000001c57859bfa8, C4<1111>, C4<1111>;
L_000001c57856f2d0 .functor NOT 4, L_000001c57856fb90, C4<0000>, C4<0000>, C4<0000>;
v000001c5785f7160_0 .net *"_ivl_0", 3 0, L_000001c57856fb90;  1 drivers
v000001c5785f8880_0 .net "a", 3 0, o000001c57859bf78;  0 drivers
v000001c5785f81a0_0 .net "b", 3 0, o000001c57859bfa8;  0 drivers
v000001c5785f8c40_0 .net "y", 3 0, L_000001c57856f2d0;  1 drivers
S_000001c578593240 .scope module, "ls7402" "ls7402" 10 4;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "y";
o000001c57859c0c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
o000001c57859c0f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_000001c57856f650 .functor OR 4, o000001c57859c0c8, o000001c57859c0f8, C4<0000>, C4<0000>;
L_000001c57856efc0 .functor NOT 4, L_000001c57856f650, C4<0000>, C4<0000>, C4<0000>;
v000001c5785f7200_0 .net *"_ivl_0", 3 0, L_000001c57856f650;  1 drivers
v000001c5785f75c0_0 .net "a", 3 0, o000001c57859c0c8;  0 drivers
v000001c5785f8b00_0 .net "b", 3 0, o000001c57859c0f8;  0 drivers
v000001c5785f86a0_0 .net "y", 3 0, L_000001c57856efc0;  1 drivers
S_000001c57854fad0 .scope module, "ls7404" "ls7404" 11 4;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 6 "y";
o000001c57859c1e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_000001c57856f730 .functor NOT 6, o000001c57859c1e8, C4<000000>, C4<000000>, C4<000000>;
v000001c5785f87e0_0 .net "a", 5 0, o000001c57859c1e8;  0 drivers
v000001c5785f7520_0 .net "y", 5 0, L_000001c57856f730;  1 drivers
S_000001c57854fc60 .scope module, "ls7408" "ls7408" 12 4;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "y";
o000001c57859c2a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
o000001c57859c2d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_000001c57856f7a0 .functor AND 4, o000001c57859c2a8, o000001c57859c2d8, C4<1111>, C4<1111>;
v000001c5785f7e80_0 .net "a", 3 0, o000001c57859c2a8;  0 drivers
v000001c5785f8920_0 .net "b", 3 0, o000001c57859c2d8;  0 drivers
v000001c5785f7f20_0 .net "y", 3 0, L_000001c57856f7a0;  1 drivers
S_000001c57854f5a0 .scope module, "ls7432" "ls7432" 13 4;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "y";
o000001c57859c3c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
o000001c57859c3f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_000001c5785fde10 .functor OR 4, o000001c57859c3c8, o000001c57859c3f8, C4<0000>, C4<0000>;
v000001c5785f7fc0_0 .net "a", 3 0, o000001c57859c3c8;  0 drivers
v000001c5785f70c0_0 .net "b", 3 0, o000001c57859c3f8;  0 drivers
v000001c5785f7660_0 .net "y", 3 0, L_000001c5785fde10;  1 drivers
S_000001c57854f730 .scope module, "ls7486" "ls7486" 14 4;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "y";
o000001c57859c4e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
o000001c57859c518 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_000001c5785fdcc0 .functor XOR 4, o000001c57859c4e8, o000001c57859c518, C4<0000>, C4<0000>;
v000001c5785f72a0_0 .net "a", 3 0, o000001c57859c4e8;  0 drivers
v000001c5785f7340_0 .net "b", 3 0, o000001c57859c518;  0 drivers
v000001c5785f8380_0 .net "y", 3 0, L_000001c5785fdcc0;  1 drivers
    .scope S_000001c57854e9f0;
T_0 ;
    %wait E_000001c57858e820;
    %load/vec4 v000001c57857a900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c57857ab80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c57857b8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001c57857ab80_0;
    %assign/vec4 v000001c57857ab80_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000001c57857b4e0_0;
    %load/vec4 v000001c57857ab80_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c57857ab80_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000001c57857ab80_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001c57857afe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c57857ab80_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001c57857c160_0;
    %assign/vec4 v000001c57857ab80_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c5785f4870;
T_1 ;
    %wait E_000001c57858e820;
    %load/vec4 v000001c5785f23e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c5785f27a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c5785f2a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001c5785f27a0_0;
    %assign/vec4 v000001c5785f27a0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001c5785f2520_0;
    %load/vec4 v000001c5785f27a0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c5785f27a0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001c5785f27a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001c5785f1bc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c5785f27a0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001c5785f1b20_0;
    %assign/vec4 v000001c5785f27a0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c57858b280;
T_2 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c5785f6eb0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c5785f6230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v000001c5785f50b0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 34 "$display", "Test failed: Clear Operation failed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. Expected data_out=%b, got data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, 8'b00000000, v000001c5785f50b0_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 36 "$display", "Test passed: Clear Operation passed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, v000001c5785f50b0_0 {0 0 0};
T_2.1 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001c5785f6eb0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c5785f6230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001c5785f50b0_0;
    %cmpi/ne 170, 0, 8;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 51 "$display", "Test failed: Load Operation failed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. Expected data_out=%b, got data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, 8'b10101010, v000001c5785f50b0_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 53 "$display", "Test passed: Load Operation passed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, v000001c5785f50b0_0 {0 0 0};
T_2.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c5785f6230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v000001c5785f50b0_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 68 "$display", "Test failed: Right Shift by 2 failed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. Expected data_out=%b, got data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, 8'b00101010, v000001c5785f50b0_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 70 "$display", "Test passed: Right Shift by 2 passed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, v000001c5785f50b0_0 {0 0 0};
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c5785f6230_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f5fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v000001c5785f50b0_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 85 "$display", "Test failed: Left Shift by 3 failed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. Expected data_out=%b, got data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, 8'b01010000, v000001c5785f50b0_0 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 87 "$display", "Test passed: Left Shift by 3 passed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, v000001c5785f50b0_0 {0 0 0};
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c5785f6230_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5785f5bf0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v000001c5785f50b0_0;
    %cmpi/ne 80, 0, 8;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 102 "$display", "Test failed: Hold Operation failed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. Expected data_out=%b, got data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, 8'b01010000, v000001c5785f50b0_0 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 104 "$display", "Test passed: Hold Operation passed for data_in=%b, shift_amount=%b, direction=%b, clk=%b, clear_n=%b. data_out=%b", v000001c5785f6eb0_0, v000001c5785f6230_0, v000001c5785f5fb0_0, v000001c5785f5bf0_0, v000001c5785f6af0_0, v000001c5785f50b0_0 {0 0 0};
T_2.9 ;
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\testbenches\RLS803_tb.v";
    ".\RLS803.v";
    ".\ls74194.v";
    ".\RM802.v";
    ".\ls74157.v";
    ".\RS801.v";
    ".\ls74283.v";
    ".\ls7400.v";
    ".\ls7402.v";
    ".\ls7404.v";
    ".\ls7408.v";
    ".\ls7432.v";
    ".\ls7486.v";
