{"Source Block": ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@329:339@HdlStmAssign", "wire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;\nwire        qsfp1_rx_rst_4_int;\nwire [63:0] qsfp1_rxd_4_int;\nwire [7:0]  qsfp1_rxc_4_int;\n\nassign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\nassign qsfp2_lpmode = 1'b0;\n\nwire        qsfp2_tx_clk_1_int;\nwire        qsfp2_tx_rst_1_int;\n"], "Clone Blocks": [["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@331:341", "wire [63:0] qsfp1_rxd_4_int;\nwire [7:0]  qsfp1_rxc_4_int;\n\nassign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\nassign qsfp2_lpmode = 1'b0;\n\nwire        qsfp2_tx_clk_1_int;\nwire        qsfp2_tx_rst_1_int;\nwire [63:0] qsfp2_txd_1_int;\nwire [7:0]  qsfp2_txc_1_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@296:306", "// XGMII 10G PHY\nassign qsfp1_modesell = 1'b1;\nassign qsfp1_resetl = 1'b1;\nassign qsfp1_lpmode = 1'b0;\n\nwire        qsfp1_tx_clk_1_int;\nwire        qsfp1_tx_rst_1_int;\nwire [63:0] qsfp1_txd_1_int;\nwire [7:0]  qsfp1_txc_1_int;\nwire        qsfp1_rx_clk_1_int = qsfp1_tx_clk_1_int;\nwire        qsfp1_rx_rst_1_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@326:336", "wire        qsfp1_tx_rst_4_int;\nwire [63:0] qsfp1_txd_4_int;\nwire [7:0]  qsfp1_txc_4_int;\nwire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;\nwire        qsfp1_rx_rst_4_int;\nwire [63:0] qsfp1_rxd_4_int;\nwire [7:0]  qsfp1_rxc_4_int;\n\nassign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\nassign qsfp2_lpmode = 1'b0;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@333:343", "\nassign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\nassign qsfp2_lpmode = 1'b0;\n\nwire        qsfp2_tx_clk_1_int;\nwire        qsfp2_tx_rst_1_int;\nwire [63:0] qsfp2_txd_1_int;\nwire [7:0]  qsfp2_txc_1_int;\nwire        qsfp2_rx_clk_1_int = qsfp2_tx_clk_1_int;\nwire        qsfp2_rx_rst_1_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@327:337", "wire [63:0] qsfp1_txd_4_int;\nwire [7:0]  qsfp1_txc_4_int;\nwire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;\nwire        qsfp1_rx_rst_4_int;\nwire [63:0] qsfp1_rxd_4_int;\nwire [7:0]  qsfp1_rxc_4_int;\n\nassign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\nassign qsfp2_lpmode = 1'b0;\n\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@330:340", "wire        qsfp1_rx_rst_4_int;\nwire [63:0] qsfp1_rxd_4_int;\nwire [7:0]  qsfp1_rxc_4_int;\n\nassign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\nassign qsfp2_lpmode = 1'b0;\n\nwire        qsfp2_tx_clk_1_int;\nwire        qsfp2_tx_rst_1_int;\nwire [63:0] qsfp2_txd_1_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@334:344", "assign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\nassign qsfp2_lpmode = 1'b0;\n\nwire        qsfp2_tx_clk_1_int;\nwire        qsfp2_tx_rst_1_int;\nwire [63:0] qsfp2_txd_1_int;\nwire [7:0]  qsfp2_txc_1_int;\nwire        qsfp2_rx_clk_1_int = qsfp2_tx_clk_1_int;\nwire        qsfp2_rx_rst_1_int;\nwire [63:0] qsfp2_rxd_1_int;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@325:335", "wire        qsfp1_tx_clk_4_int;\nwire        qsfp1_tx_rst_4_int;\nwire [63:0] qsfp1_txd_4_int;\nwire [7:0]  qsfp1_txc_4_int;\nwire        qsfp1_rx_clk_4_int = qsfp1_tx_clk_4_int;\nwire        qsfp1_rx_rst_4_int;\nwire [63:0] qsfp1_rxd_4_int;\nwire [7:0]  qsfp1_rxc_4_int;\n\nassign qsfp2_modesell = 1'b1;\nassign qsfp2_resetl = 1'b1;\n"]], "Diff Content": {"Delete": [[334, "assign qsfp2_modesell = 1'b1;\n"]], "Add": [[334, "assign qsfp2_modsell = 1'b0;\n"]]}}