
*** Running vivado
    with args -log zedboard_base_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedboard_base_processing_system7_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zedboard_base_processing_system7_0_0.tcl -notrace
Command: synth_design -top zedboard_base_processing_system7_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xci

INFO: [IP_Flow 19-2162] IP 'zedboard_base_processing_system7_0_0' is locked:
* IP 'zedboard_base_processing_system7_0_0' does not support the current project part 'xczu9eg-ffvb1156-2-e'. Note that part differences may result in undefined behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1685.605 ; gain = 0.000 ; free physical = 388 ; free virtual = 13224
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_processing_system7_0_0' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/synth/zedboard_base_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/guan/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/home/guan/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/home/guan/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [/home/guan/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/home/guan/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [/home/guan/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/synth/zedboard_base_processing_system7_0_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_processing_system7_0_0' (5#1) [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/synth/zedboard_base_processing_system7_0_0.v:60]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1685.605 ; gain = 0.000 ; free physical = 357 ; free virtual = 13207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1685.605 ; gain = 0.000 ; free physical = 347 ; free virtual = 13198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1685.605 ; gain = 0.000 ; free physical = 347 ; free virtual = 13198
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-180] Cell 'PS7' is not a supported primitive for zynquplus part: xczu9eg-ffvb1156-2-e.  Instance 'inst/PS7_i' will be treated as a black box, not an architecture primitive [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:3124]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-180] Cell 'BIBUF' is not a supported primitive for zynquplus part: xczu9eg-ffvb1156-2-e.  130 instances of this cell will be treated as black boxes, not architecture primitives [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2339]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc] for cell 'inst'
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_VRP' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:353]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_VRN' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:357]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS[3]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:377]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS[2]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:381]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS[1]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:385]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS[0]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:389]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS_n[3]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:393]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS_n[2]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:397]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS_n[1]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:401]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'DIFF_SSTL15_DCI': 'DDR_DQS_n[0]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:405]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[9]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:409]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[8]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:413]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[7]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:417]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[6]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:421]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[5]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:425]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[4]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:429]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[3]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:433]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[31]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:437]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[30]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:441]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[2]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:445]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[29]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:449]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[28]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:453]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[27]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:457]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[26]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:461]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[25]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:465]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[24]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:469]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[23]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:473]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[22]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:477]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[21]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:481]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[20]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:485]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[1]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:489]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[19]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:493]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[18]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:497]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[17]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:501]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[16]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:505]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[15]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:509]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[14]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:513]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[13]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:517]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[12]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:521]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[11]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:525]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[10]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:529]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DQ[0]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:533]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DM[3]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:537]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DM[2]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:541]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DM[1]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:545]
WARNING: [Vivado 12-3687] The I/O standard of the following port(s) has been migrated to 'SSTL15_DCI': 'DDR_DM[0]' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc:549]
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zedboard_base_processing_system7_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zedboard_base_processing_system7_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_processing_system7_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_processing_system7_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2358.137 ; gain = 0.000 ; free physical = 278 ; free virtual = 11934
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2358.137 ; gain = 672.531 ; free physical = 369 ; free virtual = 12027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2358.137 ; gain = 672.531 ; free physical = 369 ; free virtual = 12027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_processing_system7_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 2358.137 ; gain = 672.531 ; free physical = 362 ; free virtual = 12020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2358.137 ; gain = 672.531 ; free physical = 354 ; free virtual = 12012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2358.137 ; gain = 672.531 ; free physical = 339 ; free virtual = 12000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:02:30 . Memory (MB): peak = 2599.816 ; gain = 914.211 ; free physical = 142 ; free virtual = 11121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:02:30 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 129 ; free virtual = 11108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:02:32 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 120 ; free virtual = 11104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 125 ; free virtual = 11102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 125 ; free virtual = 11102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 125 ; free virtual = 11102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 125 ; free virtual = 11102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 125 ; free virtual = 11102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 125 ; free virtual = 11102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------------------------------------------+------+
|      |Instance |Module                                     |Cells |
+------+---------+-------------------------------------------+------+
|1     |top      |                                           |   244|
|2     |  inst   |processing_system7_v5_5_processing_system7 |   244|
+------+---------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.824 ; gain = 934.219 ; free physical = 125 ; free virtual = 11102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 2619.824 ; gain = 261.688 ; free physical = 163 ; free virtual = 11140
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2619.832 ; gain = 934.219 ; free physical = 163 ; free virtual = 11140
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-180] Cell 'PS7' is not a supported primitive for zynquplus part: xczu9eg-ffvb1156-2-e.  Instance 'inst/PS7_i' will be treated as a black box, not an architecture primitive [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:3124]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-180] Cell 'BIBUF' is not a supported primitive for zynquplus part: xczu9eg-ffvb1156-2-e.  130 instances of this cell will be treated as black boxes, not architecture primitives [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2339]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 148 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:02:35 . Memory (MB): peak = 2663.840 ; gain = 986.238 ; free physical = 184 ; free virtual = 11119
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_processing_system7_0_0_synth_1/zedboard_base_processing_system7_0_0.dcp' has been generated.
