/dts-v1/;

/ {
        compatible = "xlnx,versal-emb-plus-ve2302-revA", "xlnx,versal-emb-plus-ve2302", "xlnx,versal";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        model = "Xilinx Versal Embedded+ VE2302 revA";
        board = "emb-plus-vpr-4616";
        device_id = "xcve2302";
        slrcount = <0x1>;
        family = "Versal";

        options {

                u-boot {
                        compatible = "u-boot,config";
                        bootscr-address = <0x0 0x20000000>;
                };
        };

        cpus_a72: cpus-a72@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0x0 0xf0000000 &amba 0x0 0xf0000000 0x0 0x10000000>,
                 <0x0 0xf9000000 &amba_apu 0x0 0xf9000000 0x0 0x80000>,
                 <0x0 0x0 &blp_axi_noc_mc_1x_ddr_memory 0x0 0x0 0x0 0x80000000>,
                 <0x500 0x0 &blp_axi_noc_mc_1x_ddr_memory 0x500 0x0 0x1 0x80000000>,
                 <0x0 0xf9020000 &gic_its 0x0 0xf9020000 0x0 0x20000>,
                 <0x0 0xff330000 &ipi0 0x0 0xff330000 0x0 0x10000>,
                 <0x0 0xff340000 &ipi1 0x0 0xff340000 0x0 0x10000>,
                 <0x0 0xff350000 &ipi2 0x0 0xff350000 0x0 0x10000>,
                 <0x0 0xfffc0000 &blp_cips_pspmc_0_psv_ocm_ram_0_memory 0x0 0xfffc0000 0x0 0x40000>,
                 <0x0 0x80001000 &blp_blp_logic_axi_firewall_user 0x0 0x80001000 0x0 0x1000>,
                 <0x0 0x80010000 &blp_blp_logic_gcq_m2r 0x0 0x80010000 0x0 0x1000>,
                 <0x0 0x80011000 &blp_blp_logic_gcq_r2a 0x0 0x80011000 0x0 0x1000>,
                 <0x0 0x80020000 &blp_blp_logic_base_clocking_pr_reset_gpio 0x0 0x80020000 0x0 0x1000>,
                 <0x0 0x80021000 &blp_blp_logic_axi_uart_rpu 0x0 0x80021000 0x0 0x1000>,
                 <0x0 0x80030000 &blp_blp_logic_ulp_clocking_shell_utils_ucc 0x0 0x80030000 0x0 0x10000>,
                 <0x0 0x80042000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00 0x0 0x80042000 0x0 0x1000>,
                 <0x0 0x80043000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01 0x0 0x80043000 0x0 0x1000>,
                 <0x0 0x80044000 &blp_blp_logic_pfm_irq_ctlr 0x0 0x80044000 0x0 0x1000>,
                 <0x0 0x80045000 &blp_blp_logic_uuid_register 0x0 0x80045000 0x0 0x1000>,
                 <0x0 0xf0310000 &blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0 0x0 0xf0310000 0x0 0x8000>,
                 <0x0 0xf0800000 &coresight 0x0 0xf0800000 0x0 0x10000>,
                 <0x0 0xf0980000 &blp_cips_pspmc_0_psv_coresight_lpd_atm 0x0 0xf0980000 0x0 0x10000>,
                 <0x0 0xf0b70000 &blp_cips_pspmc_0_psv_coresight_fpd_stm 0x0 0xf0b70000 0x0 0x10000>,
                 <0x0 0xf0b80000 &blp_cips_pspmc_0_psv_coresight_fpd_atm 0x0 0xf0b80000 0x0 0x10000>,
                 <0x0 0xf0c20000 &blp_cips_pspmc_0_psv_coresight_apu_fun 0x0 0xf0c20000 0x0 0x10000>,
                 <0x0 0xf0c30000 &blp_cips_pspmc_0_psv_coresight_apu_etf 0x0 0xf0c30000 0x0 0x10000>,
                 <0x0 0xf0c60000 &blp_cips_pspmc_0_psv_coresight_apu_ela 0x0 0xf0c60000 0x0 0x10000>,
                 <0x0 0xf0ca0000 &blp_cips_pspmc_0_psv_coresight_apu_cti 0x0 0xf0ca0000 0x0 0x10000>,
                 <0x0 0xf0d00000 &blp_cips_pspmc_0_psv_coresight_a720_dbg 0x0 0xf0d00000 0x0 0x10000>,
                 <0x0 0xf0d10000 &blp_cips_pspmc_0_psv_coresight_a720_cti 0x0 0xf0d10000 0x0 0x10000>,
                 <0x0 0xf0d20000 &blp_cips_pspmc_0_psv_coresight_a720_pmu 0x0 0xf0d20000 0x0 0x10000>,
                 <0x0 0xf0d30000 &blp_cips_pspmc_0_psv_coresight_a720_etm 0x0 0xf0d30000 0x0 0x10000>,
                 <0x0 0xf0d40000 &blp_cips_pspmc_0_psv_coresight_a721_dbg 0x0 0xf0d40000 0x0 0x10000>,
                 <0x0 0xf0d50000 &blp_cips_pspmc_0_psv_coresight_a721_cti 0x0 0xf0d50000 0x0 0x10000>,
                 <0x0 0xf0d60000 &blp_cips_pspmc_0_psv_coresight_a721_pmu 0x0 0xf0d60000 0x0 0x10000>,
                 <0x0 0xf0d70000 &blp_cips_pspmc_0_psv_coresight_a721_etm 0x0 0xf0d70000 0x0 0x10000>,
                 <0x0 0xf0f00000 &blp_cips_pspmc_0_psv_coresight_cpm_rom 0x0 0xf0f00000 0x0 0x10000>,
                 <0x0 0xf0f20000 &blp_cips_pspmc_0_psv_coresight_cpm_fun 0x0 0xf0f20000 0x0 0x10000>,
                 <0x0 0xf0f40000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2a 0x0 0xf0f40000 0x0 0x10000>,
                 <0x0 0xf0f50000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2b 0x0 0xf0f50000 0x0 0x10000>,
                 <0x0 0xf0f60000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2c 0x0 0xf0f60000 0x0 0x10000>,
                 <0x0 0xf0f70000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2d 0x0 0xf0f70000 0x0 0x10000>,
                 <0x0 0xf0f80000 &blp_cips_pspmc_0_psv_coresight_cpm_atm 0x0 0xf0f80000 0x0 0x10000>,
                 <0x0 0xf0fa0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2a 0x0 0xf0fa0000 0x0 0x10000>,
                 <0x0 0xf0fd0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2d 0x0 0xf0fd0000 0x0 0x10000>,
                 <0x0 0xf1000000 &i2c2 0x0 0xf1000000 0x0 0x10000>,
                 <0x0 0xf1010000 &ospi 0x0 0xf1010000 0x0 0x10000>,
                 <0x0 0xf1020000 &gpio1 0x0 0xf1020000 0x0 0x10000>,
                 <0x0 0xf1110000 &blp_cips_pspmc_0_psv_pmc_global_0 0x0 0xf1110000 0x0 0x50000>,
                 <0x0 0xf11c0000 &dma0 0x0 0xf11c0000 0x0 0x10000>,
                 <0x0 0xf11d0000 &dma1 0x0 0xf11d0000 0x0 0x10000>,
                 <0x0 0xf11e0000 &blp_cips_pspmc_0_psv_pmc_aes 0x0 0xf11e0000 0x0 0x10000>,
                 <0x0 0xf11f0000 &blp_cips_pspmc_0_psv_pmc_bbram_ctrl 0x0 0xf11f0000 0x0 0x10000>,
                 <0x0 0xf1200000 &blp_cips_pspmc_0_psv_pmc_rsa 0x0 0xf1200000 0x0 0x10000>,
                 <0x0 0xf1210000 &blp_cips_pspmc_0_psv_pmc_sha 0x0 0xf1210000 0x0 0x10000>,
                 <0x0 0xf1220000 &blp_cips_pspmc_0_psv_pmc_slave_boot 0x0 0xf1220000 0x0 0x10000>,
                 <0x0 0xf1230000 &blp_cips_pspmc_0_psv_pmc_trng 0x0 0xf1230000 0x0 0x10000>,
                 <0x0 0xf1240000 &blp_cips_pspmc_0_psv_pmc_efuse_ctrl 0x0 0xf1240000 0x0 0x10000>,
                 <0x0 0xf1250000 &blp_cips_pspmc_0_psv_pmc_efuse_cache 0x0 0xf1250000 0x0 0x10000>,
                 <0x0 0xf1260000 &blp_cips_pspmc_0_psv_crp_0 0x0 0xf1260000 0x0 0x10000>,
                 <0x0 0xf1270000 &sysmon0 0x0 0xf1270000 0x0 0x30000>,
                 <0x0 0xf12a0000 &rtc 0x0 0xf12a0000 0x0 0x10000>,
                 <0x0 0xf12b0000 &blp_cips_pspmc_0_psv_pmc_cfu_apb_0 0x0 0xf12b0000 0x0 0x10000>,
                 <0x0 0xf12d0000 &blp_cips_pspmc_0_psv_pmc_cfi_cframe_0 0x0 0xf12d0000 0x0 0x1000>,
                 <0x0 0xf12f0000 &pmc_xmpu 0x0 0xf12f0000 0x0 0x10000>,
                 <0x0 0xf1300000 &pmc_xppu_npi 0x0 0xf1300000 0x0 0x10000>,
                 <0x0 0xf1310000 &pmc_xppu 0x0 0xf1310000 0x0 0x10000>,
                 <0x0 0xf2100000 &blp_cips_pspmc_0_psv_pmc_slave_boot_stream 0x0 0xf2100000 0x0 0x10000>,
                 <0x0 0xf6000000 &blp_cips_pspmc_0_psv_pmc_ram_npi 0x0 0xf6000000 0x0 0x2000000>,
                 <0x0 0xf9000000 &gic_a72 0x0 0xf9000000 0x0 0x70000>,
                 <0x0 0x0 &blp_cips_pspmc_0_psv_cpm 0x0 0x0 0x0 0xfd000000>,
                 <0x0 0xfd000000 &cci 0x0 0xfd000000 0x0 0x100000>,
                 <0x0 0xfd1a0000 &blp_cips_pspmc_0_psv_crf_0 0x0 0xfd1a0000 0x0 0x140000>,
                 <0x0 0xfd360000 &blp_cips_pspmc_0_psv_fpd_afi_0 0x0 0xfd360000 0x0 0x10000>,
                 <0x0 0xfd380000 &blp_cips_pspmc_0_psv_fpd_afi_2 0x0 0xfd380000 0x0 0x10000>,
                 <0x0 0xfd390000 &fpd_xmpu 0x0 0xfd390000 0x0 0x10000>,
                 <0x0 0xfd5c0000 &blp_cips_pspmc_0_psv_apu_0 0x0 0xfd5c0000 0x0 0x10000>,
                 <0x0 0xfd5e0000 &blp_cips_pspmc_0_psv_fpd_cci_0 0x0 0xfd5e0000 0x0 0x10000>,
                 <0x0 0xfd5f0000 &blp_cips_pspmc_0_psv_fpd_smmu_0 0x0 0xfd5f0000 0x0 0x10000>,
                 <0x0 0xfd610000 &blp_cips_pspmc_0_psv_fpd_slcr_0 0x0 0xfd610000 0x0 0x10000>,
                 <0x0 0xfd690000 &blp_cips_pspmc_0_psv_fpd_slcr_secure_0 0x0 0xfd690000 0x0 0x10000>,
                 <0x0 0xfd700000 &blp_cips_pspmc_0_psv_fpd_gpv_0 0x0 0xfd700000 0x0 0x100000>,
                 <0x0 0xfd800000 &smmu 0x0 0xfd800000 0x0 0x800000>,
                 <0x0 0xff000000 &serial0 0x0 0xff000000 0x0 0x10000>,
                 <0x0 0xff010000 &serial1 0x0 0xff010000 0x0 0x10000>,
                 <0x0 0xff040000 &spi0 0x0 0xff040000 0x0 0x10000>,
                 <0x0 0xff080000 &blp_cips_pspmc_0_psv_lpd_iou_slcr_0 0x0 0xff080000 0x0 0x20000>,
                 <0x0 0xff0a0000 &blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0 0x0 0xff0a0000 0x0 0x10000>,
                 <0x0 0xff0b0000 &gpio0 0x0 0xff0b0000 0x0 0x10000>,
                 <0x0 0xff0e0000 &ttc0 0x0 0xff0e0000 0x0 0x10000>,
                 <0x0 0xff0f0000 &ttc1 0x0 0xff0f0000 0x0 0x10000>,
                 <0x0 0xff100000 &ttc2 0x0 0xff100000 0x0 0x10000>,
                 <0x0 0xff110000 &ttc3 0x0 0xff110000 0x0 0x10000>,
                 <0x0 0xff130000 &blp_cips_pspmc_0_psv_scntr_0 0x0 0xff130000 0x0 0x10000>,
                 <0x0 0xff140000 &blp_cips_pspmc_0_psv_scntrs_0 0x0 0xff140000 0x0 0x10000>,
                 <0x0 0xff410000 &blp_cips_pspmc_0_psv_lpd_slcr_0 0x0 0xff410000 0x0 0x100000>,
                 <0x0 0xff510000 &blp_cips_pspmc_0_psv_lpd_slcr_secure_0 0x0 0xff510000 0x0 0x40000>,
                 <0x0 0xff5e0000 &blp_cips_pspmc_0_psv_crl_0 0x0 0xff5e0000 0x0 0x300000>,
                 <0x0 0xff8e0000 &blp_cips_pspmc_0_psv_xram_ctrl_1 0x0 0xff8e0000 0x0 0x10000>,
                 <0x0 0xff8f0000 &blp_cips_pspmc_0_psv_xram_ctrl_2 0x0 0xff8f0000 0x0 0x10000>,
                 <0x0 0xff900000 &blp_cips_pspmc_0_psv_xram_ctrl_3 0x0 0xff900000 0x0 0x10000>,
                 <0x0 0xff910000 &blp_cips_pspmc_0_psv_xram_ctrl_4 0x0 0xff910000 0x0 0x10000>,
                 <0x0 0xff930000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_1 0x0 0xff930000 0x0 0x4000>,
                 <0x0 0xff934000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_2 0x0 0xff934000 0x0 0x4000>,
                 <0x0 0xff938000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_3 0x0 0xff938000 0x0 0x4000>,
                 <0x0 0xff93c000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_4 0x0 0xff93c000 0x0 0x4000>,
                 <0x0 0xff940000 &blp_cips_pspmc_0_psv_xram_gpv 0x0 0xff940000 0x0 0x10000>,
                 <0x0 0xff950000 &blp_cips_pspmc_0_psv_xram_global_ctrl 0x0 0xff950000 0x0 0x10000>,
                 <0x0 0xff960000 &blp_cips_pspmc_0_psv_ocm_ctrl 0x0 0xff960000 0x0 0x10000>,
                 <0x0 0xff970000 &blp_cips_pspmc_0_psv_xram_atm 0x0 0xff970000 0x0 0x10000>,
                 <0x0 0xff980000 &ocm_xmpu 0x0 0xff980000 0x0 0x10000>,
                 <0x0 0xff990000 &lpd_xppu 0x0 0xff990000 0x0 0x10000>,
                 <0x0 0xff9a0000 &blp_cips_pspmc_0_psv_rpu_0 0x0 0xff9a0000 0x0 0x10000>,
                 <0x0 0xff9b0000 &blp_cips_pspmc_0_psv_lpd_afi_0 0x0 0xff9b0000 0x0 0x10000>,
                 <0x0 0xffa80000 &lpd_dma_chan0 0x0 0xffa80000 0x0 0x10000>,
                 <0x0 0xffa90000 &lpd_dma_chan1 0x0 0xffa90000 0x0 0x10000>,
                 <0x0 0xffaa0000 &lpd_dma_chan2 0x0 0xffaa0000 0x0 0x10000>,
                 <0x0 0xffab0000 &lpd_dma_chan3 0x0 0xffab0000 0x0 0x10000>,
                 <0x0 0xffac0000 &lpd_dma_chan4 0x0 0xffac0000 0x0 0x10000>,
                 <0x0 0xffad0000 &lpd_dma_chan5 0x0 0xffad0000 0x0 0x10000>,
                 <0x0 0xffae0000 &lpd_dma_chan6 0x0 0xffae0000 0x0 0x10000>,
                 <0x0 0xffaf0000 &lpd_dma_chan7 0x0 0xffaf0000 0x0 0x10000>,
                 <0x0 0xffc90000 &blp_cips_pspmc_0_psv_psm_global_reg 0x0 0xffc90000 0x0 0xf000>,
                 <0x0 0xffe00000 &psv_r5_0_atcm_global 0x0 0xffe00000 0x0 0x40000>,
                 <0x0 0xffe90000 &psv_r5_1_atcm_global 0x0 0xffe90000 0x0 0x10000>,
                 <0x0 0xffeb0000 &psv_r5_1_btcm_global 0x0 0xffeb0000 0x0 0x10000>,
                 <0x4 0x2010000 &blp_blp_logic_gcq_u2a_0 0x4 0x2010000 0x0 0x1000>,
                 <0x4 0x2020000 &blp_blp_logic_axi_uart_apu0 0x4 0x2020000 0x0 0x1000>,
                 <0x4 0x2030000 &blp_blp_logic_axi_intc_uart_apu 0x4 0x2030000 0x0 0x1000>,
                 <0x4 0x2031000 &blp_blp_logic_axi_intc_gcq_apu 0x4 0x2031000 0x0 0x1000>,
                 <0x202 0x2020000 &blp_blp_logic_ert_support_axi_intc_0_31 0x202 0x2020000 0x0 0x1000>;
                #ranges-address-cells = <0x2>;
                #ranges-size-cells = <0x2>;
                phandle = <0xaf>;

                psv_cortexa72_0: cpu@0 {
                        compatible = "arm,cortex-a72", "arm,armv8";
                        device_type = "cpu";
                        enable-method = "psci";
                        operating-points-v2 = <&cpu_opp_table>;
                        reg = <0x0>;
                        cpu-idle-states = <&CPU_SLEEP_0>;
                        power-domains = <&versal_firmware 0x18110003>;
                        clocks = <&versal_clk 0x4d>;
                        xlnx,rable = <0x0>;
                        xlnx,timestamp-clk-freq = <0x5f5e0a4>;
                        xlnx,pss-ref-clk-freq = <0x1fca034>;
                        stamp-frequency = <0x5f5e0a4>;
                        xlnx,ip-name = "psv_cortexa72";
                        xlnx,cpu-clk-freq-hz = <0x537248c1>;
                        cpu-frequency = <0x537248c1>;
                        bus-handle = <0x1>;
                        phandle = <0xb0>;
                };

                psv_cortexa72_1: cpu@1 {
                        compatible = "arm,cortex-a72", "arm,armv8";
                        device_type = "cpu";
                        enable-method = "psci";
                        operating-points-v2 = <&cpu_opp_table>;
                        reg = <0x1>;
                        cpu-idle-states = <&CPU_SLEEP_0>;
                        power-domains = <&versal_firmware 0x18110004>;
                        xlnx,rable = <0x0>;
                        xlnx,timestamp-clk-freq = <0x5f5e0a4>;
                        xlnx,pss-ref-clk-freq = <0x1fca034>;
                        stamp-frequency = <0x5f5e0a4>;
                        xlnx,ip-name = "psv_cortexa72";
                        xlnx,cpu-clk-freq-hz = <0x537248c1>;
                        cpu-frequency = <0x537248c1>;
                        bus-handle = <0x1>;
                        phandle = <0xb1>;
                };

                idle-states {
                        entry-method = "psci";

                        CPU_SLEEP_0: cpu-sleep-0 {
                                compatible = "arm,idle-state";
                                arm,psci-suspend-param = <0x40000000>;
                                local-timer-stop;
                                entry-latency-us = <0x12c>;
                                exit-latency-us = <0x258>;
                                min-residency-us = <0x2710>;
                                phandle = <0x84>;
                        };
                };
        };

        cpus_microblaze_0: cpus_microblaze@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0xf0000000 &amba 0xf0000000 0x10000000>,
                 <0x0 &blp_axi_noc_mc_1x_ddr_memory 0x0 0x80000000>,
                 <0xff320000 &ipi_pmc 0xff320000 0x10000>,
                 <0xff390000 &ipi_pmc_nobuf 0xff390000 0x10000>,
                 <0xfffc0000 &blp_cips_pspmc_0_psv_ocm_ram_0_memory 0xfffc0000 0x40000>,
                 <0x80001000 &blp_blp_logic_axi_firewall_user 0x80001000 0x1000>,
                 <0x80010000 &blp_blp_logic_gcq_m2r 0x80010000 0x1000>,
                 <0x80011000 &blp_blp_logic_gcq_r2a 0x80011000 0x1000>,
                 <0x80020000 &blp_blp_logic_base_clocking_pr_reset_gpio 0x80020000 0x1000>,
                 <0x80021000 &blp_blp_logic_axi_uart_rpu 0x80021000 0x1000>,
                 <0x80030000 &blp_blp_logic_ulp_clocking_shell_utils_ucc 0x80030000 0x10000>,
                 <0x80042000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00 0x80042000 0x1000>,
                 <0x80043000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01 0x80043000 0x1000>,
                 <0x80044000 &blp_blp_logic_pfm_irq_ctlr 0x80044000 0x1000>,
                 <0x80045000 &blp_blp_logic_uuid_register 0x80045000 0x1000>,
                 <0xf0310000 &blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0 0xf0310000 0x8000>,
                 <0xf0980000 &blp_cips_pspmc_0_psv_coresight_lpd_atm 0xf0980000 0x10000>,
                 <0xf0b70000 &blp_cips_pspmc_0_psv_coresight_fpd_stm 0xf0b70000 0x10000>,
                 <0xf0b80000 &blp_cips_pspmc_0_psv_coresight_fpd_atm 0xf0b80000 0x10000>,
                 <0xf0c20000 &blp_cips_pspmc_0_psv_coresight_apu_fun 0xf0c20000 0x10000>,
                 <0xf0c30000 &blp_cips_pspmc_0_psv_coresight_apu_etf 0xf0c30000 0x10000>,
                 <0xf0c60000 &blp_cips_pspmc_0_psv_coresight_apu_ela 0xf0c60000 0x10000>,
                 <0xf0ca0000 &blp_cips_pspmc_0_psv_coresight_apu_cti 0xf0ca0000 0x10000>,
                 <0xf0d00000 &blp_cips_pspmc_0_psv_coresight_a720_dbg 0xf0d00000 0x10000>,
                 <0xf0d10000 &blp_cips_pspmc_0_psv_coresight_a720_cti 0xf0d10000 0x10000>,
                 <0xf0d20000 &blp_cips_pspmc_0_psv_coresight_a720_pmu 0xf0d20000 0x10000>,
                 <0xf0d30000 &blp_cips_pspmc_0_psv_coresight_a720_etm 0xf0d30000 0x10000>,
                 <0xf0d40000 &blp_cips_pspmc_0_psv_coresight_a721_dbg 0xf0d40000 0x10000>,
                 <0xf0d50000 &blp_cips_pspmc_0_psv_coresight_a721_cti 0xf0d50000 0x10000>,
                 <0xf0d60000 &blp_cips_pspmc_0_psv_coresight_a721_pmu 0xf0d60000 0x10000>,
                 <0xf0d70000 &blp_cips_pspmc_0_psv_coresight_a721_etm 0xf0d70000 0x10000>,
                 <0xf0f00000 &blp_cips_pspmc_0_psv_coresight_cpm_rom 0xf0f00000 0x10000>,
                 <0xf0f20000 &blp_cips_pspmc_0_psv_coresight_cpm_fun 0xf0f20000 0x10000>,
                 <0xf0f40000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2a 0xf0f40000 0x10000>,
                 <0xf0f50000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2b 0xf0f50000 0x10000>,
                 <0xf0f60000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2c 0xf0f60000 0x10000>,
                 <0xf0f70000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2d 0xf0f70000 0x10000>,
                 <0xf0f80000 &blp_cips_pspmc_0_psv_coresight_cpm_atm 0xf0f80000 0x10000>,
                 <0xf0fa0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2a 0xf0fa0000 0x10000>,
                 <0xf0fd0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2d 0xf0fd0000 0x10000>,
                 <0xf1000000 &i2c2 0xf1000000 0x10000>,
                 <0xf1010000 &ospi 0xf1010000 0x10000>,
                 <0xf1020000 &gpio1 0xf1020000 0x10000>,
                 <0xf1110000 &blp_cips_pspmc_0_psv_pmc_global_0 0xf1110000 0x50000>,
                 <0xf11c0000 &dma0 0xf11c0000 0x10000>,
                 <0xf11d0000 &dma1 0xf11d0000 0x10000>,
                 <0xf11e0000 &blp_cips_pspmc_0_psv_pmc_aes 0xf11e0000 0x10000>,
                 <0xf11f0000 &blp_cips_pspmc_0_psv_pmc_bbram_ctrl 0xf11f0000 0x10000>,
                 <0xf1200000 &blp_cips_pspmc_0_psv_pmc_rsa 0xf1200000 0x10000>,
                 <0xf1210000 &blp_cips_pspmc_0_psv_pmc_sha 0xf1210000 0x10000>,
                 <0xf1220000 &blp_cips_pspmc_0_psv_pmc_slave_boot 0xf1220000 0x10000>,
                 <0xf1230000 &blp_cips_pspmc_0_psv_pmc_trng 0xf1230000 0x10000>,
                 <0xf1240000 &blp_cips_pspmc_0_psv_pmc_efuse_ctrl 0xf1240000 0x10000>,
                 <0xf1250000 &blp_cips_pspmc_0_psv_pmc_efuse_cache 0xf1250000 0x10000>,
                 <0xf1260000 &blp_cips_pspmc_0_psv_crp_0 0xf1260000 0x10000>,
                 <0xf1270000 &sysmon0 0xf1270000 0x30000>,
                 <0xf12a0000 &rtc 0xf12a0000 0x10000>,
                 <0xf12b0000 &blp_cips_pspmc_0_psv_pmc_cfu_apb_0 0xf12b0000 0x10000>,
                 <0xf12d0000 &blp_cips_pspmc_0_psv_pmc_cfi_cframe_0 0xf12d0000 0x1000>,
                 <0xf12f0000 &pmc_xmpu 0xf12f0000 0x10000>,
                 <0xf1300000 &pmc_xppu_npi 0xf1300000 0x10000>,
                 <0xf1310000 &pmc_xppu 0xf1310000 0x10000>,
                 <0xf2100000 &blp_cips_pspmc_0_psv_pmc_slave_boot_stream 0xf2100000 0x10000>,
                 <0xf6000000 &blp_cips_pspmc_0_psv_pmc_ram_npi 0xf6000000 0x2000000>,
                 <0x0 &blp_cips_pspmc_0_psv_cpm 0x0 0xfd000000>,
                 <0xfd000000 &cci 0xfd000000 0x100000>,
                 <0xfd1a0000 &blp_cips_pspmc_0_psv_crf_0 0xfd1a0000 0x140000>,
                 <0xfd360000 &blp_cips_pspmc_0_psv_fpd_afi_0 0xfd360000 0x10000>,
                 <0xfd380000 &blp_cips_pspmc_0_psv_fpd_afi_2 0xfd380000 0x10000>,
                 <0xfd390000 &fpd_xmpu 0xfd390000 0x10000>,
                 <0xfd5e0000 &blp_cips_pspmc_0_psv_fpd_cci_0 0xfd5e0000 0x10000>,
                 <0xfd5f0000 &blp_cips_pspmc_0_psv_fpd_smmu_0 0xfd5f0000 0x10000>,
                 <0xfd610000 &blp_cips_pspmc_0_psv_fpd_slcr_0 0xfd610000 0x10000>,
                 <0xfd690000 &blp_cips_pspmc_0_psv_fpd_slcr_secure_0 0xfd690000 0x10000>,
                 <0xfd700000 &blp_cips_pspmc_0_psv_fpd_gpv_0 0xfd700000 0x100000>,
                 <0xfd800000 &smmu 0xfd800000 0x800000>,
                 <0xff000000 &serial0 0xff000000 0x10000>,
                 <0xff010000 &serial1 0xff010000 0x10000>,
                 <0xff040000 &spi0 0xff040000 0x10000>,
                 <0xff080000 &blp_cips_pspmc_0_psv_lpd_iou_slcr_0 0xff080000 0x20000>,
                 <0xff0a0000 &blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0 0xff0a0000 0x10000>,
                 <0xff0b0000 &gpio0 0xff0b0000 0x10000>,
                 <0xff0e0000 &ttc0 0xff0e0000 0x10000>,
                 <0xff0f0000 &ttc1 0xff0f0000 0x10000>,
                 <0xff100000 &ttc2 0xff100000 0x10000>,
                 <0xff110000 &ttc3 0xff110000 0x10000>,
                 <0xff130000 &blp_cips_pspmc_0_psv_scntr_0 0xff130000 0x10000>,
                 <0xff140000 &blp_cips_pspmc_0_psv_scntrs_0 0xff140000 0x10000>,
                 <0xff410000 &blp_cips_pspmc_0_psv_lpd_slcr_0 0xff410000 0x100000>,
                 <0xff510000 &blp_cips_pspmc_0_psv_lpd_slcr_secure_0 0xff510000 0x40000>,
                 <0xff5e0000 &blp_cips_pspmc_0_psv_crl_0 0xff5e0000 0x300000>,
                 <0xff8e0000 &blp_cips_pspmc_0_psv_xram_ctrl_1 0xff8e0000 0x10000>,
                 <0xff8f0000 &blp_cips_pspmc_0_psv_xram_ctrl_2 0xff8f0000 0x10000>,
                 <0xff900000 &blp_cips_pspmc_0_psv_xram_ctrl_3 0xff900000 0x10000>,
                 <0xff910000 &blp_cips_pspmc_0_psv_xram_ctrl_4 0xff910000 0x10000>,
                 <0xff930000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_1 0xff930000 0x4000>,
                 <0xff934000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_2 0xff934000 0x4000>,
                 <0xff938000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_3 0xff938000 0x4000>,
                 <0xff93c000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_4 0xff93c000 0x4000>,
                 <0xff940000 &blp_cips_pspmc_0_psv_xram_gpv 0xff940000 0x10000>,
                 <0xff950000 &blp_cips_pspmc_0_psv_xram_global_ctrl 0xff950000 0x10000>,
                 <0xff960000 &blp_cips_pspmc_0_psv_ocm_ctrl 0xff960000 0x10000>,
                 <0xff970000 &blp_cips_pspmc_0_psv_xram_atm 0xff970000 0x10000>,
                 <0xff980000 &ocm_xmpu 0xff980000 0x10000>,
                 <0xff990000 &lpd_xppu 0xff990000 0x10000>,
                 <0xff9b0000 &blp_cips_pspmc_0_psv_lpd_afi_0 0xff9b0000 0x10000>,
                 <0xffa80000 &lpd_dma_chan0 0xffa80000 0x10000>,
                 <0xffa90000 &lpd_dma_chan1 0xffa90000 0x10000>,
                 <0xffaa0000 &lpd_dma_chan2 0xffaa0000 0x10000>,
                 <0xffab0000 &lpd_dma_chan3 0xffab0000 0x10000>,
                 <0xffac0000 &lpd_dma_chan4 0xffac0000 0x10000>,
                 <0xffad0000 &lpd_dma_chan5 0xffad0000 0x10000>,
                 <0xffae0000 &lpd_dma_chan6 0xffae0000 0x10000>,
                 <0xffaf0000 &lpd_dma_chan7 0xffaf0000 0x10000>,
                 <0xffc90000 &blp_cips_pspmc_0_psv_psm_global_reg 0xffc90000 0xf000>,
                 <0xffe00000 &psv_r5_0_atcm_global 0xffe00000 0x40000>,
                 <0xffe90000 &psv_r5_1_atcm_global 0xffe90000 0x10000>,
                 <0xffeb0000 &psv_r5_1_btcm_global 0xffeb0000 0x10000>,
                 <0xf0083000 &blp_cips_pspmc_0_psv_pmc_tmr_inject_0 0xf0083000 0x1000>,
                 <0xf0200000 &blp_cips_pspmc_0_psv_pmc_ram_instr_cntlr 0xf0200000 0x40000>,
                 <0xf0240000 &blp_cips_pspmc_0_psv_pmc_ram_data_cntlr 0xf0240000 0x20000>,
                 <0xf0280000 &iomodule0 0xf0280000 0x1000>,
                 <0xf0283000 &blp_cips_pspmc_0_psv_pmc_tmr_manager_0 0xf0283000 0x1000>;
                #ranges-address-cells = <0x1>;
                #ranges-size-cells = <0x1>;
                phandle = <0xb2>;

                psv_pmc_0: cpu@0 {
                        compatible = "pmc-microblaze";
                        device_type = "cpu";
                        reg = <0x0>;
                        operating-points-v2 = <&cpu_opp_table>;
                        xlnx,d-axi = <0x1>;
                        xlnx,addr-tag-bits = <0x0>;
                        xlnx,m-axi-dc-thread-id-width = <0x1>;
                        xlnx,m0-axis-protocol = "GENERIC";
                        xlnx,dcache-force-tag-lutram = <0x0>;
                        xlnx,interrupt-is-edge = <0x0>;
                        xlnx,use-mmu = <0x0>;
                        xlnx,m-axi-dp-exclusive-access = <0x0>;
                        xlnx,use-reorder-instr = <0x1>;
                        xlnx,m14-axis-protocol = "GENERIC";
                        xlnx,use-div = <0x1>;
                        xlnx,dc-axi-mon = <0x0>;
                        xlnx,m-axi-ic-user-signals = <0x0>;
                        xlnx,use-config-reset = <0x0>;
                        xlnx,s14-axis-protocol = "GENERIC";
                        xlnx,mmu-zones = <0x10>;
                        xlnx,enable-discrete-ports = <0x0>;
                        xlnx,d-lmb = <0x1>;
                        xlnx,m-axi-dc-exclusive-access = <0x0>;
                        xlnx,debug-interface = <0x0>;
                        xlnx,s9-axis-protocol = "GENERIC";
                        xlnx,sco = <0x0>;
                        xlnx,use-ext-brk = <0x0>;
                        xlnx,debug-enabled = <0x1>;
                        xlnx,daddr-size = <0x20>;
                        xlnx,s0-axis-data-width = <0x20>;
                        xlnx,use-extended-fsl-instr = <0x0>;
                        xlnx,m-axi-dc-user-signals = <0x0>;
                        xlnx,reset-msr = <0x0>;
                        xlnx,branch-target-cache-size = <0x0>;
                        xlnx,s2-axis-data-width = <0x20>;
                        xlnx,cache-byte-size = <0x2000>;
                        bus-handle = <0x1>;
                        xlnx,mmu-tlb-access = <0x3>;
                        xlnx,s4-axis-data-width = <0x20>;
                        xlnx,m-axi-ic-awuser-width = <0x5>;
                        xlnx,s6-axis-data-width = <0x20>;
                        xlnx,s4-axis-protocol = "GENERIC";
                        xlnx,s8-axis-data-width = <0x20>;
                        xlnx,edk-special = "microblaze";
                        xlnx,use-dcache = <0x0>;
                        xlnx,m-axi-dp-addr-width = <0x20>;
                        xlnx,m-axi-ic-wuser-width = <0x1>;
                        xlnx,i-axi = <0x0>;
                        xlnx,icache-streams = <0x0>;
                        xlnx,m-axi-dc-awuser-width = <0x5>;
                        xlnx,pss-ref-clk-freq = <0x1fca034>;
                        xlnx,use-stack-protection = <0x1>;
                        xlnx,m6-axis-protocol = "GENERIC";
                        xlnx,num-sync-ff-dbg-clk = <0x1>;
                        xlnx,m-axi-ip-data-width = <0x20>;
                        d-cache-size = <0x2000>;
                        xlnx,use-pcmp-instr = <0x1>;
                        xlnx,area-optimized = <0x0>;
                        xlnx,avoid-primitives = <0x0>;
                        xlnx,m1-axis-protocol = "GENERIC";
                        xlnx,i-lmb = <0x1>;
                        xlnx,lockstep-select = <0x0>;
                        xlnx,dcache-data-width = <0x0>;
                        xlnx,icache-force-tag-lutram = <0x0>;
                        xlnx,m15-axis-protocol = "GENERIC";
                        xlnx,use-branch-target-cache = <0x0>;
                        xlnx,m-axi-ip-thread-id-width = <0x1>;
                        xlnx,mmu-itlb-size = <0x2>;
                        xlnx,number-of-pc-brk = <0x2>;
                        xlnx,imprecise-exceptions = <0x0>;
                        xlnx,m-axi-ic-buser-width = <0x1>;
                        xlnx,m-axi-ic-addr-width = <0x20>;
                        xlnx,s15-axis-protocol = "GENERIC";
                        d-cache-highaddr = <0x3fffffff>;
                        xlnx,m10-axis-protocol = "GENERIC";
                        xlnx,optimization = <0x0>;
                        xlnx,m-axi-ic-aruser-width = <0x5>;
                        xlnx,d-lmb-mon = <0x0>;
                        xlnx,s10-axis-protocol = "GENERIC";
                        xlnx,m-axi-ic-ruser-width = <0x1>;
                        xlnx,s5-axis-protocol = "GENERIC";
                        xlnx,fault-tolerant = <0x1>;
                        d-cache-line-size = <0x10>;
                        xlnx,m-axi-dc-aruser-width = <0x5>;
                        xlnx,mmu-privileged-instr = <0x0>;
                        xlnx,m-axi-i-bus-exception = <0x0>;
                        xlnx,reset-msr-eip = <0x0>;
                        xlnx,endianness = <0x1>;
                        xlnx,reset-msr-ice = <0x0>;
                        xlnx,dp-axi-mon = <0x0>;
                        xlnx,s10-axis-data-width = <0x20>;
                        xlnx,s0-axis-protocol = "GENERIC";
                        xlnx,s12-axis-data-width = <0x20>;
                        xlnx,m7-axis-protocol = "GENERIC";
                        xlnx,s14-axis-data-width = <0x20>;
                        xlnx,m-axi-d-bus-exception = <0x1>;
                        xlnx,reset-msr-bip = <0x1>;
                        xlnx,debug-external-trace = <0x0>;
                        xlnx,addr-size = <0x20>;
                        xlnx,m-axi-ic-user-value = <0x1f>;
                        xlnx,m1-axis-data-width = <0x20>;
                        xlnx,debug-event-counters = <0x5>;
                        xlnx,m3-axis-data-width = <0x20>;
                        xlnx,fpu-exception = <0x0>;
                        xlnx,m2-axis-protocol = "GENERIC";
                        xlnx,m5-axis-data-width = <0x20>;
                        xlnx,m7-axis-data-width = <0x20>;
                        xlnx,edk-iptype = "PROCESSOR";
                        xlnx,debug-latency-counters = <0x1>;
                        xlnx,interconnect = <0x2>;
                        xlnx,m9-axis-data-width = <0x20>;
                        xlnx,edge-is-positive = <0x1>;
                        xlnx,use-icache = <0x0>;
                        xlnx,async-wakeup = <0x3>;
                        xlnx,m10-axis-data-width = <0x20>;
                        xlnx,m12-axis-data-width = <0x20>;
                        xlnx,use-ext-nm-brk = <0x0>;
                        xlnx,m11-axis-protocol = "GENERIC";
                        xlnx,m14-axis-data-width = <0x20>;
                        xlnx,icache-always-used = <0x0>;
                        xlnx,ic-axi-mon = <0x0>;
                        xlnx,num-sync-ff-clk-irq = <0x1>;
                        xlnx,freq = <0x1312d000>;
                        xlnx,lockstep-master = <0x0>;
                        xlnx,s11-axis-protocol = "GENERIC";
                        xlnx,use-msr-instr = <0x1>;
                        xlnx,s6-axis-protocol = "GENERIC";
                        xlnx,iaddr-size = <0x20>;
                        xlnx,interrupt-mon = <0x0>;
                        xlnx,m-axi-dc-data-width = <0x20>;
                        xlnx,dynamic-bus-sizing = <0x0>;
                        xlnx,number-of-wr-addr-brk = <0x1>;
                        xlnx,use-interrupt = <0x1>;
                        xlnx,m-axi-ip-addr-width = <0x20>;
                        xlnx,async-interrupt = <0x1>;
                        xlnx,pc-width = <0x20>;
                        xlnx,icache-victims = <0x0>;
                        xlnx,reset-msr-ee = <0x0>;
                        xlnx,s1-axis-protocol = "GENERIC";
                        xlnx,m8-axis-protocol = "GENERIC";
                        i-cache-baseaddr = <0x0>;
                        xlnx,i-lmb-mon = <0x0>;
                        xlnx,dcache-byte-size = <0x2000>;
                        xlnx,m-axi-dp-thread-id-width = <0x1>;
                        xlnx,data-size = <0x20>;
                        xlnx,m-axi-dc-wuser-width = <0x1>;
                        xlnx,fsl-exception = <0x0>;
                        xlnx,m3-axis-protocol = "GENERIC";
                        xlnx,s1-axis-data-width = <0x20>;
                        xlnx,dcache-use-writeback = <0x0>;
                        xlnx,div-zero-exception = <0x1>;
                        xlnx,s3-axis-data-width = <0x20>;
                        xlnx,base-vectors = <0xf0240000>;
                        xlnx,icache-line-len = <0x4>;
                        xlnx,s5-axis-data-width = <0x20>;
                        xlnx,s7-axis-data-width = <0x20>;
                        xlnx,allow-dcache-wr = <0x1>;
                        xlnx,s9-axis-data-width = <0x20>;
                        xlnx,use-barrel = <0x1>;
                        xlnx,g-use-exceptions = <0x1>;
                        xlnx,dcache-line-len = <0x4>;
                        xlnx,m12-axis-protocol = "GENERIC";
                        xlnx,num-sync-ff-clk = <0x2>;
                        i-cache-size = <0x2000>;
                        xlnx,instance = "design_1_microblaze_0_0";
                        xlnx,reset-msr-ie = <0x0>;
                        xlnx,s12-axis-protocol = "GENERIC";
                        xlnx,dcache-addr-tag = <0x0>;
                        xlnx,m-axi-ic-thread-id-width = <0x1>;
                        xlnx,number-of-rd-addr-brk = <0x1>;
                        xlnx,m-axi-dc-buser-width = <0x1>;
                        xlnx,s7-axis-protocol = "GENERIC";
                        xlnx,lockstep-slave = <0x0>;
                        xlnx,debug-profile-size = <0x0>;
                        xlnx,s2-axis-protocol = "GENERIC";
                        xlnx,m9-axis-protocol = "GENERIC";
                        xlnx,debug-counter-width = <0x20>;
                        xlnx,icache-data-width = <0x0>;
                        xlnx,m-axi-dc-ruser-width = <0x1>;
                        xlnx,reset-msr-dce = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc";
                        xlnx,ip-axi-mon = <0x0>;
                        xlnx,m-axi-dp-data-width = <0x20>;
                        xlnx,m4-axis-protocol = "GENERIC";
                        xlnx,dcache-always-used = <0x0>;
                        xlnx,ill-opcode-exception = <0x1>;
                        xlnx,trace = <0x1>;
                        xlnx,pvr = <0x2>;
                        xlnx,debug-trace-size = <0x2000>;
                        i-cache-line-size = <0x10>;
                        xlnx,m13-axis-protocol = "GENERIC";
                        xlnx,s11-axis-data-width = <0x20>;
                        xlnx,m-axi-dc-addr-width = <0x20>;
                        xlnx,s13-axis-data-width = <0x20>;
                        xlnx,ecc-use-ce-exception = <0x0>;
                        xlnx,opcode-0x0-illegal = <0x1>;
                        xlnx,pvr-user2 = <0x0>;
                        xlnx,s15-axis-data-width = <0x20>;
                        xlnx,s13-axis-protocol = "GENERIC";
                        xlnx,m0-axis-data-width = <0x20>;
                        i-cache-highaddr = <0x3fffffff>;
                        xlnx,s8-axis-protocol = "GENERIC";
                        xlnx,m2-axis-data-width = <0x20>;
                        xlnx,num-sync-ff-clk-debug = <0x2>;
                        xlnx,allow-icache-wr = <0x1>;
                        xlnx,m4-axis-data-width = <0x20>;
                        xlnx,g-template-list = <0x0>;
                        xlnx,m6-axis-data-width = <0x20>;
                        xlnx,m-axi-ic-data-width = <0x20>;
                        xlnx,m8-axis-data-width = <0x20>;
                        xlnx,use-hw-mul = <0x2>;
                        xlnx,use-fpu = <0x0>;
                        xlnx,s3-axis-protocol = "GENERIC";
                        xlnx,use-non-secure = <0x0>;
                        d-cache-baseaddr = <0x0>;
                        xlnx,m11-axis-data-width = <0x20>;
                        xlnx,m13-axis-data-width = <0x20>;
                        xlnx,instr-size = <0x20>;
                        xlnx,m15-axis-data-width = <0x20>;
                        xlnx,mmu-dtlb-size = <0x4>;
                        xlnx,fsl-links = <0x0>;
                        xlnx,m5-axis-protocol = "GENERIC";
                        xlnx,dcache-victims = <0x0>;
                        xlnx,m-axi-dc-user-value = <0x1f>;
                        xlnx,unaligned-exceptions = <0x1>;
                        phandle = <0xb3>;
                };
        };

        cpus_microblaze_1: cpus_microblaze@1 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0xf0000000 &amba 0xf0000000 0x10000000>,
                 <0x0 &blp_axi_noc_mc_1x_ddr_memory 0x0 0x80000000>,
                 <0xff310000 &ipi_psm 0xff310000 0x10000>,
                 <0xfffc0000 &blp_cips_pspmc_0_psv_ocm_ram_0_memory 0xfffc0000 0x40000>,
                 <0x80001000 &blp_blp_logic_axi_firewall_user 0x80001000 0x1000>,
                 <0x80010000 &blp_blp_logic_gcq_m2r 0x80010000 0x1000>,
                 <0x80011000 &blp_blp_logic_gcq_r2a 0x80011000 0x1000>,
                 <0x80020000 &blp_blp_logic_base_clocking_pr_reset_gpio 0x80020000 0x1000>,
                 <0x80021000 &blp_blp_logic_axi_uart_rpu 0x80021000 0x1000>,
                 <0x80030000 &blp_blp_logic_ulp_clocking_shell_utils_ucc 0x80030000 0x10000>,
                 <0x80042000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00 0x80042000 0x1000>,
                 <0x80043000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01 0x80043000 0x1000>,
                 <0x80044000 &blp_blp_logic_pfm_irq_ctlr 0x80044000 0x1000>,
                 <0x80045000 &blp_blp_logic_uuid_register 0x80045000 0x1000>,
                 <0xf0310000 &blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0 0xf0310000 0x8000>,
                 <0xf0980000 &blp_cips_pspmc_0_psv_coresight_lpd_atm 0xf0980000 0x10000>,
                 <0xf0b70000 &blp_cips_pspmc_0_psv_coresight_fpd_stm 0xf0b70000 0x10000>,
                 <0xf0b80000 &blp_cips_pspmc_0_psv_coresight_fpd_atm 0xf0b80000 0x10000>,
                 <0xf0c20000 &blp_cips_pspmc_0_psv_coresight_apu_fun 0xf0c20000 0x10000>,
                 <0xf0c30000 &blp_cips_pspmc_0_psv_coresight_apu_etf 0xf0c30000 0x10000>,
                 <0xf0c60000 &blp_cips_pspmc_0_psv_coresight_apu_ela 0xf0c60000 0x10000>,
                 <0xf0ca0000 &blp_cips_pspmc_0_psv_coresight_apu_cti 0xf0ca0000 0x10000>,
                 <0xf0d00000 &blp_cips_pspmc_0_psv_coresight_a720_dbg 0xf0d00000 0x10000>,
                 <0xf0d10000 &blp_cips_pspmc_0_psv_coresight_a720_cti 0xf0d10000 0x10000>,
                 <0xf0d20000 &blp_cips_pspmc_0_psv_coresight_a720_pmu 0xf0d20000 0x10000>,
                 <0xf0d30000 &blp_cips_pspmc_0_psv_coresight_a720_etm 0xf0d30000 0x10000>,
                 <0xf0d40000 &blp_cips_pspmc_0_psv_coresight_a721_dbg 0xf0d40000 0x10000>,
                 <0xf0d50000 &blp_cips_pspmc_0_psv_coresight_a721_cti 0xf0d50000 0x10000>,
                 <0xf0d60000 &blp_cips_pspmc_0_psv_coresight_a721_pmu 0xf0d60000 0x10000>,
                 <0xf0d70000 &blp_cips_pspmc_0_psv_coresight_a721_etm 0xf0d70000 0x10000>,
                 <0xf0f00000 &blp_cips_pspmc_0_psv_coresight_cpm_rom 0xf0f00000 0x10000>,
                 <0xf0f20000 &blp_cips_pspmc_0_psv_coresight_cpm_fun 0xf0f20000 0x10000>,
                 <0xf0f40000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2a 0xf0f40000 0x10000>,
                 <0xf0f50000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2b 0xf0f50000 0x10000>,
                 <0xf0f60000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2c 0xf0f60000 0x10000>,
                 <0xf0f70000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2d 0xf0f70000 0x10000>,
                 <0xf0f80000 &blp_cips_pspmc_0_psv_coresight_cpm_atm 0xf0f80000 0x10000>,
                 <0xf0fa0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2a 0xf0fa0000 0x10000>,
                 <0xf0fd0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2d 0xf0fd0000 0x10000>,
                 <0xf1000000 &i2c2 0xf1000000 0x10000>,
                 <0xf1010000 &ospi 0xf1010000 0x10000>,
                 <0xf1020000 &gpio1 0xf1020000 0x10000>,
                 <0xf1110000 &blp_cips_pspmc_0_psv_pmc_global_0 0xf1110000 0x50000>,
                 <0xf11c0000 &dma0 0xf11c0000 0x10000>,
                 <0xf11d0000 &dma1 0xf11d0000 0x10000>,
                 <0xf11e0000 &blp_cips_pspmc_0_psv_pmc_aes 0xf11e0000 0x10000>,
                 <0xf11f0000 &blp_cips_pspmc_0_psv_pmc_bbram_ctrl 0xf11f0000 0x10000>,
                 <0xf1200000 &blp_cips_pspmc_0_psv_pmc_rsa 0xf1200000 0x10000>,
                 <0xf1210000 &blp_cips_pspmc_0_psv_pmc_sha 0xf1210000 0x10000>,
                 <0xf1220000 &blp_cips_pspmc_0_psv_pmc_slave_boot 0xf1220000 0x10000>,
                 <0xf1230000 &blp_cips_pspmc_0_psv_pmc_trng 0xf1230000 0x10000>,
                 <0xf1240000 &blp_cips_pspmc_0_psv_pmc_efuse_ctrl 0xf1240000 0x10000>,
                 <0xf1250000 &blp_cips_pspmc_0_psv_pmc_efuse_cache 0xf1250000 0x10000>,
                 <0xf1260000 &blp_cips_pspmc_0_psv_crp_0 0xf1260000 0x10000>,
                 <0xf1270000 &sysmon0 0xf1270000 0x30000>,
                 <0xf12a0000 &rtc 0xf12a0000 0x10000>,
                 <0xf12b0000 &blp_cips_pspmc_0_psv_pmc_cfu_apb_0 0xf12b0000 0x10000>,
                 <0xf12d0000 &blp_cips_pspmc_0_psv_pmc_cfi_cframe_0 0xf12d0000 0x1000>,
                 <0xf12f0000 &pmc_xmpu 0xf12f0000 0x10000>,
                 <0xf1300000 &pmc_xppu_npi 0xf1300000 0x10000>,
                 <0xf1310000 &pmc_xppu 0xf1310000 0x10000>,
                 <0xf2100000 &blp_cips_pspmc_0_psv_pmc_slave_boot_stream 0xf2100000 0x10000>,
                 <0xf6000000 &blp_cips_pspmc_0_psv_pmc_ram_npi 0xf6000000 0x2000000>,
                 <0xfd000000 &cci 0xfd000000 0x100000>,
                 <0xfd1a0000 &blp_cips_pspmc_0_psv_crf_0 0xfd1a0000 0x140000>,
                 <0xfd360000 &blp_cips_pspmc_0_psv_fpd_afi_0 0xfd360000 0x10000>,
                 <0xfd380000 &blp_cips_pspmc_0_psv_fpd_afi_2 0xfd380000 0x10000>,
                 <0xfd390000 &fpd_xmpu 0xfd390000 0x10000>,
                 <0xfd5e0000 &blp_cips_pspmc_0_psv_fpd_cci_0 0xfd5e0000 0x10000>,
                 <0xfd5f0000 &blp_cips_pspmc_0_psv_fpd_smmu_0 0xfd5f0000 0x10000>,
                 <0xfd610000 &blp_cips_pspmc_0_psv_fpd_slcr_0 0xfd610000 0x10000>,
                 <0xfd690000 &blp_cips_pspmc_0_psv_fpd_slcr_secure_0 0xfd690000 0x10000>,
                 <0xfd700000 &blp_cips_pspmc_0_psv_fpd_gpv_0 0xfd700000 0x100000>,
                 <0xfd800000 &smmu 0xfd800000 0x800000>,
                 <0xff000000 &serial0 0xff000000 0x10000>,
                 <0xff010000 &serial1 0xff010000 0x10000>,
                 <0xff040000 &spi0 0xff040000 0x10000>,
                 <0xff080000 &blp_cips_pspmc_0_psv_lpd_iou_slcr_0 0xff080000 0x20000>,
                 <0xff0a0000 &blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0 0xff0a0000 0x10000>,
                 <0xff0b0000 &gpio0 0xff0b0000 0x10000>,
                 <0xff0e0000 &ttc0 0xff0e0000 0x10000>,
                 <0xff0f0000 &ttc1 0xff0f0000 0x10000>,
                 <0xff100000 &ttc2 0xff100000 0x10000>,
                 <0xff110000 &ttc3 0xff110000 0x10000>,
                 <0xff130000 &blp_cips_pspmc_0_psv_scntr_0 0xff130000 0x10000>,
                 <0xff140000 &blp_cips_pspmc_0_psv_scntrs_0 0xff140000 0x10000>,
                 <0xff410000 &blp_cips_pspmc_0_psv_lpd_slcr_0 0xff410000 0x100000>,
                 <0xff510000 &blp_cips_pspmc_0_psv_lpd_slcr_secure_0 0xff510000 0x40000>,
                 <0xff5e0000 &blp_cips_pspmc_0_psv_crl_0 0xff5e0000 0x300000>,
                 <0xff8e0000 &blp_cips_pspmc_0_psv_xram_ctrl_1 0xff8e0000 0x10000>,
                 <0xff8f0000 &blp_cips_pspmc_0_psv_xram_ctrl_2 0xff8f0000 0x10000>,
                 <0xff900000 &blp_cips_pspmc_0_psv_xram_ctrl_3 0xff900000 0x10000>,
                 <0xff910000 &blp_cips_pspmc_0_psv_xram_ctrl_4 0xff910000 0x10000>,
                 <0xff930000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_1 0xff930000 0x4000>,
                 <0xff934000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_2 0xff934000 0x4000>,
                 <0xff938000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_3 0xff938000 0x4000>,
                 <0xff93c000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_4 0xff93c000 0x4000>,
                 <0xff940000 &blp_cips_pspmc_0_psv_xram_gpv 0xff940000 0x10000>,
                 <0xff950000 &blp_cips_pspmc_0_psv_xram_global_ctrl 0xff950000 0x10000>,
                 <0xff960000 &blp_cips_pspmc_0_psv_ocm_ctrl 0xff960000 0x10000>,
                 <0xff970000 &blp_cips_pspmc_0_psv_xram_atm 0xff970000 0x10000>,
                 <0xff980000 &ocm_xmpu 0xff980000 0x10000>,
                 <0xff990000 &lpd_xppu 0xff990000 0x10000>,
                 <0xff9b0000 &blp_cips_pspmc_0_psv_lpd_afi_0 0xff9b0000 0x10000>,
                 <0xffa80000 &lpd_dma_chan0 0xffa80000 0x10000>,
                 <0xffa90000 &lpd_dma_chan1 0xffa90000 0x10000>,
                 <0xffaa0000 &lpd_dma_chan2 0xffaa0000 0x10000>,
                 <0xffab0000 &lpd_dma_chan3 0xffab0000 0x10000>,
                 <0xffac0000 &lpd_dma_chan4 0xffac0000 0x10000>,
                 <0xffad0000 &lpd_dma_chan5 0xffad0000 0x10000>,
                 <0xffae0000 &lpd_dma_chan6 0xffae0000 0x10000>,
                 <0xffaf0000 &lpd_dma_chan7 0xffaf0000 0x10000>,
                 <0xffc90000 &blp_cips_pspmc_0_psv_psm_global_reg 0xffc90000 0xf000>,
                 <0xffe00000 &psv_r5_0_atcm_global 0xffe00000 0x40000>,
                 <0xffe90000 &psv_r5_1_atcm_global 0xffe90000 0x10000>,
                 <0xffeb0000 &psv_r5_1_btcm_global 0xffeb0000 0x10000>,
                 <0xffc00000 &blp_cips_pspmc_0_psv_psm_ram_instr_cntlr 0xffc00000 0x20000>,
                 <0xffc20000 &blp_cips_pspmc_0_psv_psm_ram_data_cntlr 0xffc20000 0x20000>,
                 <0xffc80000 &blp_cips_pspmc_0_psv_psm_iomodule_0 0xffc80000 0x8000>,
                 <0xffcc0000 &blp_cips_pspmc_0_psv_psm_tmr_manager_0 0xffcc0000 0x10000>,
                 <0xffcd0000 &blp_cips_pspmc_0_psv_psm_tmr_inject_0 0xffcd0000 0x10000>;
                #ranges-address-cells = <0x1>;
                #ranges-size-cells = <0x1>;
                phandle = <0xb4>;

                psv_psm_0: cpu@0 {
                        compatible = "psm-microblaze";
                        device_type = "cpu";
                        reg = <0x1>;
                        operating-points-v2 = <&cpu_opp_table>;
                        xlnx,d-axi = <0x1>;
                        xlnx,addr-tag-bits = <0x0>;
                        xlnx,m-axi-dc-thread-id-width = <0x1>;
                        xlnx,m0-axis-protocol = "GENERIC";
                        xlnx,dcache-force-tag-lutram = <0x0>;
                        xlnx,interrupt-is-edge = <0x0>;
                        xlnx,use-mmu = <0x0>;
                        xlnx,m-axi-dp-exclusive-access = <0x0>;
                        xlnx,use-reorder-instr = <0x1>;
                        xlnx,m14-axis-protocol = "GENERIC";
                        xlnx,use-div = <0x1>;
                        xlnx,dc-axi-mon = <0x0>;
                        xlnx,m-axi-ic-user-signals = <0x0>;
                        xlnx,use-config-reset = <0x0>;
                        xlnx,s14-axis-protocol = "GENERIC";
                        xlnx,mmu-zones = <0x10>;
                        xlnx,enable-discrete-ports = <0x0>;
                        xlnx,d-lmb = <0x1>;
                        xlnx,m-axi-dc-exclusive-access = <0x0>;
                        xlnx,debug-interface = <0x0>;
                        xlnx,s9-axis-protocol = "GENERIC";
                        xlnx,sco = <0x0>;
                        xlnx,use-ext-brk = <0x0>;
                        xlnx,debug-enabled = <0x1>;
                        xlnx,daddr-size = <0x20>;
                        xlnx,s0-axis-data-width = <0x20>;
                        xlnx,use-extended-fsl-instr = <0x0>;
                        xlnx,m-axi-dc-user-signals = <0x0>;
                        xlnx,reset-msr = <0x0>;
                        xlnx,branch-target-cache-size = <0x0>;
                        xlnx,s2-axis-data-width = <0x20>;
                        bus-handle = <0x1>;
                        xlnx,cache-byte-size = <0x2000>;
                        xlnx,mmu-tlb-access = <0x3>;
                        xlnx,s4-axis-data-width = <0x20>;
                        xlnx,m-axi-ic-awuser-width = <0x5>;
                        xlnx,s6-axis-data-width = <0x20>;
                        xlnx,s4-axis-protocol = "GENERIC";
                        xlnx,s8-axis-data-width = <0x20>;
                        xlnx,edk-special = "microblaze";
                        xlnx,use-dcache = <0x0>;
                        xlnx,m-axi-dp-addr-width = <0x20>;
                        xlnx,m-axi-ic-wuser-width = <0x1>;
                        xlnx,i-axi = <0x0>;
                        xlnx,icache-streams = <0x0>;
                        xlnx,m-axi-dc-awuser-width = <0x5>;
                        xlnx,pss-ref-clk-freq = <0x1fca034>;
                        xlnx,use-stack-protection = <0x1>;
                        xlnx,m6-axis-protocol = "GENERIC";
                        xlnx,num-sync-ff-dbg-clk = <0x1>;
                        xlnx,m-axi-ip-data-width = <0x20>;
                        d-cache-size = <0x2000>;
                        xlnx,use-pcmp-instr = <0x1>;
                        xlnx,area-optimized = <0x0>;
                        xlnx,avoid-primitives = <0x0>;
                        xlnx,m1-axis-protocol = "GENERIC";
                        xlnx,i-lmb = <0x1>;
                        xlnx,lockstep-select = <0x0>;
                        xlnx,dcache-data-width = <0x0>;
                        xlnx,icache-force-tag-lutram = <0x0>;
                        xlnx,m15-axis-protocol = "GENERIC";
                        xlnx,use-branch-target-cache = <0x0>;
                        xlnx,m-axi-ip-thread-id-width = <0x1>;
                        xlnx,mmu-itlb-size = <0x2>;
                        xlnx,number-of-pc-brk = <0x2>;
                        xlnx,imprecise-exceptions = <0x0>;
                        xlnx,m-axi-ic-buser-width = <0x1>;
                        xlnx,m-axi-ic-addr-width = <0x20>;
                        xlnx,s15-axis-protocol = "GENERIC";
                        d-cache-highaddr = <0x3fffffff>;
                        xlnx,m10-axis-protocol = "GENERIC";
                        xlnx,optimization = <0x0>;
                        xlnx,m-axi-ic-aruser-width = <0x5>;
                        xlnx,d-lmb-mon = <0x0>;
                        xlnx,s10-axis-protocol = "GENERIC";
                        xlnx,m-axi-ic-ruser-width = <0x1>;
                        xlnx,s5-axis-protocol = "GENERIC";
                        xlnx,fault-tolerant = <0x1>;
                        d-cache-line-size = <0x10>;
                        xlnx,m-axi-dc-aruser-width = <0x5>;
                        xlnx,mmu-privileged-instr = <0x0>;
                        xlnx,m-axi-i-bus-exception = <0x0>;
                        xlnx,reset-msr-eip = <0x0>;
                        xlnx,endianness = <0x1>;
                        xlnx,reset-msr-ice = <0x0>;
                        xlnx,dp-axi-mon = <0x0>;
                        xlnx,s10-axis-data-width = <0x20>;
                        xlnx,s0-axis-protocol = "GENERIC";
                        xlnx,s12-axis-data-width = <0x20>;
                        xlnx,m7-axis-protocol = "GENERIC";
                        xlnx,s14-axis-data-width = <0x20>;
                        xlnx,m-axi-d-bus-exception = <0x1>;
                        xlnx,reset-msr-bip = <0x1>;
                        xlnx,debug-external-trace = <0x0>;
                        xlnx,addr-size = <0x20>;
                        xlnx,m-axi-ic-user-value = <0x1f>;
                        xlnx,m1-axis-data-width = <0x20>;
                        xlnx,debug-event-counters = <0x5>;
                        xlnx,m3-axis-data-width = <0x20>;
                        xlnx,fpu-exception = <0x0>;
                        xlnx,m2-axis-protocol = "GENERIC";
                        xlnx,m5-axis-data-width = <0x20>;
                        xlnx,m7-axis-data-width = <0x20>;
                        xlnx,edk-iptype = "PROCESSOR";
                        xlnx,debug-latency-counters = <0x1>;
                        xlnx,interconnect = <0x2>;
                        xlnx,m9-axis-data-width = <0x20>;
                        xlnx,edge-is-positive = <0x1>;
                        xlnx,use-icache = <0x0>;
                        xlnx,async-wakeup = <0x3>;
                        xlnx,m10-axis-data-width = <0x20>;
                        xlnx,m12-axis-data-width = <0x20>;
                        xlnx,use-ext-nm-brk = <0x0>;
                        xlnx,m11-axis-protocol = "GENERIC";
                        xlnx,m14-axis-data-width = <0x20>;
                        xlnx,icache-always-used = <0x0>;
                        xlnx,ic-axi-mon = <0x0>;
                        xlnx,num-sync-ff-clk-irq = <0x1>;
                        xlnx,freq = <0x5f5e100>;
                        xlnx,lockstep-master = <0x0>;
                        xlnx,s11-axis-protocol = "GENERIC";
                        xlnx,use-msr-instr = <0x1>;
                        xlnx,s6-axis-protocol = "GENERIC";
                        xlnx,iaddr-size = <0x20>;
                        xlnx,interrupt-mon = <0x0>;
                        xlnx,m-axi-dc-data-width = <0x20>;
                        xlnx,dynamic-bus-sizing = <0x0>;
                        xlnx,number-of-wr-addr-brk = <0x1>;
                        xlnx,use-interrupt = <0x1>;
                        xlnx,m-axi-ip-addr-width = <0x20>;
                        xlnx,async-interrupt = <0x1>;
                        xlnx,pc-width = <0x20>;
                        xlnx,icache-victims = <0x0>;
                        xlnx,reset-msr-ee = <0x0>;
                        xlnx,s1-axis-protocol = "GENERIC";
                        xlnx,m8-axis-protocol = "GENERIC";
                        i-cache-baseaddr = <0x0>;
                        xlnx,i-lmb-mon = <0x0>;
                        xlnx,dcache-byte-size = <0x2000>;
                        xlnx,m-axi-dp-thread-id-width = <0x1>;
                        xlnx,data-size = <0x20>;
                        xlnx,m-axi-dc-wuser-width = <0x1>;
                        xlnx,fsl-exception = <0x0>;
                        xlnx,m3-axis-protocol = "GENERIC";
                        xlnx,s1-axis-data-width = <0x20>;
                        xlnx,dcache-use-writeback = <0x0>;
                        xlnx,div-zero-exception = <0x1>;
                        xlnx,s3-axis-data-width = <0x20>;
                        xlnx,base-vectors = <0xffc00000>;
                        xlnx,icache-line-len = <0x4>;
                        xlnx,s5-axis-data-width = <0x20>;
                        xlnx,s7-axis-data-width = <0x20>;
                        xlnx,allow-dcache-wr = <0x1>;
                        xlnx,s9-axis-data-width = <0x20>;
                        xlnx,use-barrel = <0x1>;
                        xlnx,g-use-exceptions = <0x1>;
                        xlnx,dcache-line-len = <0x4>;
                        xlnx,m12-axis-protocol = "GENERIC";
                        xlnx,num-sync-ff-clk = <0x2>;
                        i-cache-size = <0x2000>;
                        xlnx,instance = "design_1_microblaze_0_0";
                        xlnx,reset-msr-ie = <0x0>;
                        xlnx,s12-axis-protocol = "GENERIC";
                        xlnx,dcache-addr-tag = <0x0>;
                        xlnx,m-axi-ic-thread-id-width = <0x1>;
                        xlnx,number-of-rd-addr-brk = <0x1>;
                        xlnx,m-axi-dc-buser-width = <0x1>;
                        xlnx,s7-axis-protocol = "GENERIC";
                        xlnx,lockstep-slave = <0x0>;
                        xlnx,debug-profile-size = <0x0>;
                        xlnx,s2-axis-protocol = "GENERIC";
                        xlnx,m9-axis-protocol = "GENERIC";
                        xlnx,debug-counter-width = <0x20>;
                        xlnx,icache-data-width = <0x0>;
                        xlnx,m-axi-dc-ruser-width = <0x1>;
                        xlnx,reset-msr-dce = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_psm";
                        xlnx,ip-axi-mon = <0x0>;
                        xlnx,m-axi-dp-data-width = <0x20>;
                        xlnx,m4-axis-protocol = "GENERIC";
                        xlnx,dcache-always-used = <0x0>;
                        xlnx,ill-opcode-exception = <0x1>;
                        xlnx,trace = <0x1>;
                        xlnx,pvr = <0x2>;
                        xlnx,debug-trace-size = <0x2000>;
                        i-cache-line-size = <0x10>;
                        xlnx,m13-axis-protocol = "GENERIC";
                        xlnx,s11-axis-data-width = <0x20>;
                        xlnx,m-axi-dc-addr-width = <0x20>;
                        xlnx,s13-axis-data-width = <0x20>;
                        xlnx,ecc-use-ce-exception = <0x0>;
                        xlnx,opcode-0x0-illegal = <0x1>;
                        xlnx,pvr-user2 = <0x0>;
                        xlnx,s15-axis-data-width = <0x20>;
                        xlnx,s13-axis-protocol = "GENERIC";
                        xlnx,m0-axis-data-width = <0x20>;
                        i-cache-highaddr = <0x3fffffff>;
                        xlnx,s8-axis-protocol = "GENERIC";
                        xlnx,m2-axis-data-width = <0x20>;
                        xlnx,num-sync-ff-clk-debug = <0x2>;
                        xlnx,allow-icache-wr = <0x1>;
                        xlnx,m4-axis-data-width = <0x20>;
                        xlnx,g-template-list = <0x0>;
                        xlnx,m6-axis-data-width = <0x20>;
                        xlnx,m-axi-ic-data-width = <0x20>;
                        xlnx,m8-axis-data-width = <0x20>;
                        xlnx,use-hw-mul = <0x2>;
                        xlnx,use-fpu = <0x0>;
                        xlnx,s3-axis-protocol = "GENERIC";
                        xlnx,use-non-secure = <0x0>;
                        d-cache-baseaddr = <0x0>;
                        xlnx,m11-axis-data-width = <0x20>;
                        xlnx,m13-axis-data-width = <0x20>;
                        xlnx,instr-size = <0x20>;
                        xlnx,m15-axis-data-width = <0x20>;
                        xlnx,mmu-dtlb-size = <0x4>;
                        xlnx,fsl-links = <0x0>;
                        xlnx,m5-axis-protocol = "GENERIC";
                        xlnx,dcache-victims = <0x0>;
                        xlnx,m-axi-dc-user-value = <0x1f>;
                        xlnx,unaligned-exceptions = <0x1>;
                        phandle = <0xb5>;
                };
        };

        cpus_r5_0: cpus-r5@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0xf0000000 &amba 0xf0000000 0x10000000>,
                 <0xf9000000 &amba_rpu 0xf9000000 0x3000>,
                 <0x40000 &blp_axi_noc_mc_1x_ddr_memory 0x40000 0x7ffc0000>,
                 <0xff360000 &ipi3 0xff360000 0x10000>,
                 <0xff370000 &ipi4 0xff370000 0x10000>,
                 <0xfffc0000 &blp_cips_pspmc_0_psv_ocm_ram_0_memory 0xfffc0000 0x40000>,
                 <0x80001000 &blp_blp_logic_axi_firewall_user 0x80001000 0x1000>,
                 <0x80010000 &blp_blp_logic_gcq_m2r 0x80010000 0x1000>,
                 <0x80011000 &blp_blp_logic_gcq_r2a 0x80011000 0x1000>,
                 <0x80020000 &blp_blp_logic_base_clocking_pr_reset_gpio 0x80020000 0x1000>,
                 <0x80021000 &blp_blp_logic_axi_uart_rpu 0x80021000 0x1000>,
                 <0x80030000 &blp_blp_logic_ulp_clocking_shell_utils_ucc 0x80030000 0x10000>,
                 <0x80042000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00 0x80042000 0x1000>,
                 <0x80043000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01 0x80043000 0x1000>,
                 <0x80044000 &blp_blp_logic_pfm_irq_ctlr 0x80044000 0x1000>,
                 <0x80045000 &blp_blp_logic_uuid_register 0x80045000 0x1000>,
                 <0xf0310000 &blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0 0xf0310000 0x8000>,
                 <0xf0800000 &coresight 0xf0800000 0x10000>,
                 <0xf0980000 &blp_cips_pspmc_0_psv_coresight_lpd_atm 0xf0980000 0x10000>,
                 <0xf0b70000 &blp_cips_pspmc_0_psv_coresight_fpd_stm 0xf0b70000 0x10000>,
                 <0xf0b80000 &blp_cips_pspmc_0_psv_coresight_fpd_atm 0xf0b80000 0x10000>,
                 <0xf0c20000 &blp_cips_pspmc_0_psv_coresight_apu_fun 0xf0c20000 0x10000>,
                 <0xf0c30000 &blp_cips_pspmc_0_psv_coresight_apu_etf 0xf0c30000 0x10000>,
                 <0xf0c60000 &blp_cips_pspmc_0_psv_coresight_apu_ela 0xf0c60000 0x10000>,
                 <0xf0ca0000 &blp_cips_pspmc_0_psv_coresight_apu_cti 0xf0ca0000 0x10000>,
                 <0xf0d00000 &blp_cips_pspmc_0_psv_coresight_a720_dbg 0xf0d00000 0x10000>,
                 <0xf0d10000 &blp_cips_pspmc_0_psv_coresight_a720_cti 0xf0d10000 0x10000>,
                 <0xf0d20000 &blp_cips_pspmc_0_psv_coresight_a720_pmu 0xf0d20000 0x10000>,
                 <0xf0d30000 &blp_cips_pspmc_0_psv_coresight_a720_etm 0xf0d30000 0x10000>,
                 <0xf0d40000 &blp_cips_pspmc_0_psv_coresight_a721_dbg 0xf0d40000 0x10000>,
                 <0xf0d50000 &blp_cips_pspmc_0_psv_coresight_a721_cti 0xf0d50000 0x10000>,
                 <0xf0d60000 &blp_cips_pspmc_0_psv_coresight_a721_pmu 0xf0d60000 0x10000>,
                 <0xf0d70000 &blp_cips_pspmc_0_psv_coresight_a721_etm 0xf0d70000 0x10000>,
                 <0xf0f00000 &blp_cips_pspmc_0_psv_coresight_cpm_rom 0xf0f00000 0x10000>,
                 <0xf0f20000 &blp_cips_pspmc_0_psv_coresight_cpm_fun 0xf0f20000 0x10000>,
                 <0xf0f40000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2a 0xf0f40000 0x10000>,
                 <0xf0f50000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2b 0xf0f50000 0x10000>,
                 <0xf0f60000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2c 0xf0f60000 0x10000>,
                 <0xf0f70000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2d 0xf0f70000 0x10000>,
                 <0xf0f80000 &blp_cips_pspmc_0_psv_coresight_cpm_atm 0xf0f80000 0x10000>,
                 <0xf0fa0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2a 0xf0fa0000 0x10000>,
                 <0xf0fd0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2d 0xf0fd0000 0x10000>,
                 <0xf1000000 &i2c2 0xf1000000 0x10000>,
                 <0xf1010000 &ospi 0xf1010000 0x10000>,
                 <0xf1020000 &gpio1 0xf1020000 0x10000>,
                 <0xf1110000 &blp_cips_pspmc_0_psv_pmc_global_0 0xf1110000 0x50000>,
                 <0xf11c0000 &dma0 0xf11c0000 0x10000>,
                 <0xf11d0000 &dma1 0xf11d0000 0x10000>,
                 <0xf11e0000 &blp_cips_pspmc_0_psv_pmc_aes 0xf11e0000 0x10000>,
                 <0xf11f0000 &blp_cips_pspmc_0_psv_pmc_bbram_ctrl 0xf11f0000 0x10000>,
                 <0xf1200000 &blp_cips_pspmc_0_psv_pmc_rsa 0xf1200000 0x10000>,
                 <0xf1210000 &blp_cips_pspmc_0_psv_pmc_sha 0xf1210000 0x10000>,
                 <0xf1220000 &blp_cips_pspmc_0_psv_pmc_slave_boot 0xf1220000 0x10000>,
                 <0xf1230000 &blp_cips_pspmc_0_psv_pmc_trng 0xf1230000 0x10000>,
                 <0xf1240000 &blp_cips_pspmc_0_psv_pmc_efuse_ctrl 0xf1240000 0x10000>,
                 <0xf1250000 &blp_cips_pspmc_0_psv_pmc_efuse_cache 0xf1250000 0x10000>,
                 <0xf1260000 &blp_cips_pspmc_0_psv_crp_0 0xf1260000 0x10000>,
                 <0xf1270000 &sysmon0 0xf1270000 0x30000>,
                 <0xf12a0000 &rtc 0xf12a0000 0x10000>,
                 <0xf12b0000 &blp_cips_pspmc_0_psv_pmc_cfu_apb_0 0xf12b0000 0x10000>,
                 <0xf12d0000 &blp_cips_pspmc_0_psv_pmc_cfi_cframe_0 0xf12d0000 0x1000>,
                 <0xf12f0000 &pmc_xmpu 0xf12f0000 0x10000>,
                 <0xf1300000 &pmc_xppu_npi 0xf1300000 0x10000>,
                 <0xf1310000 &pmc_xppu 0xf1310000 0x10000>,
                 <0xf2100000 &blp_cips_pspmc_0_psv_pmc_slave_boot_stream 0xf2100000 0x10000>,
                 <0xf6000000 &blp_cips_pspmc_0_psv_pmc_ram_npi 0xf6000000 0x2000000>,
                 <0xfd000000 &cci 0xfd000000 0x100000>,
                 <0xfd1a0000 &blp_cips_pspmc_0_psv_crf_0 0xfd1a0000 0x140000>,
                 <0xfd360000 &blp_cips_pspmc_0_psv_fpd_afi_0 0xfd360000 0x10000>,
                 <0xfd380000 &blp_cips_pspmc_0_psv_fpd_afi_2 0xfd380000 0x10000>,
                 <0xfd390000 &fpd_xmpu 0xfd390000 0x10000>,
                 <0xfd5c0000 &blp_cips_pspmc_0_psv_apu_0 0xfd5c0000 0x10000>,
                 <0xfd5e0000 &blp_cips_pspmc_0_psv_fpd_cci_0 0xfd5e0000 0x10000>,
                 <0xfd5f0000 &blp_cips_pspmc_0_psv_fpd_smmu_0 0xfd5f0000 0x10000>,
                 <0xfd610000 &blp_cips_pspmc_0_psv_fpd_slcr_0 0xfd610000 0x10000>,
                 <0xfd690000 &blp_cips_pspmc_0_psv_fpd_slcr_secure_0 0xfd690000 0x10000>,
                 <0xfd700000 &blp_cips_pspmc_0_psv_fpd_gpv_0 0xfd700000 0x100000>,
                 <0xfd800000 &smmu 0xfd800000 0x800000>,
                 <0xff000000 &serial0 0xff000000 0x10000>,
                 <0xff010000 &serial1 0xff010000 0x10000>,
                 <0xff040000 &spi0 0xff040000 0x10000>,
                 <0xff080000 &blp_cips_pspmc_0_psv_lpd_iou_slcr_0 0xff080000 0x20000>,
                 <0xff0a0000 &blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0 0xff0a0000 0x10000>,
                 <0xff0b0000 &gpio0 0xff0b0000 0x10000>,
                 <0xff0e0000 &ttc0 0xff0e0000 0x10000>,
                 <0xff0f0000 &ttc1 0xff0f0000 0x10000>,
                 <0xff100000 &ttc2 0xff100000 0x10000>,
                 <0xff110000 &ttc3 0xff110000 0x10000>,
                 <0xff130000 &blp_cips_pspmc_0_psv_scntr_0 0xff130000 0x10000>,
                 <0xff140000 &blp_cips_pspmc_0_psv_scntrs_0 0xff140000 0x10000>,
                 <0xff410000 &blp_cips_pspmc_0_psv_lpd_slcr_0 0xff410000 0x100000>,
                 <0xff510000 &blp_cips_pspmc_0_psv_lpd_slcr_secure_0 0xff510000 0x40000>,
                 <0xff5e0000 &blp_cips_pspmc_0_psv_crl_0 0xff5e0000 0x300000>,
                 <0xff8e0000 &blp_cips_pspmc_0_psv_xram_ctrl_1 0xff8e0000 0x10000>,
                 <0xff8f0000 &blp_cips_pspmc_0_psv_xram_ctrl_2 0xff8f0000 0x10000>,
                 <0xff900000 &blp_cips_pspmc_0_psv_xram_ctrl_3 0xff900000 0x10000>,
                 <0xff910000 &blp_cips_pspmc_0_psv_xram_ctrl_4 0xff910000 0x10000>,
                 <0xff930000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_1 0xff930000 0x4000>,
                 <0xff934000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_2 0xff934000 0x4000>,
                 <0xff938000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_3 0xff938000 0x4000>,
                 <0xff93c000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_4 0xff93c000 0x4000>,
                 <0xff940000 &blp_cips_pspmc_0_psv_xram_gpv 0xff940000 0x10000>,
                 <0xff950000 &blp_cips_pspmc_0_psv_xram_global_ctrl 0xff950000 0x10000>,
                 <0xff960000 &blp_cips_pspmc_0_psv_ocm_ctrl 0xff960000 0x10000>,
                 <0xff970000 &blp_cips_pspmc_0_psv_xram_atm 0xff970000 0x10000>,
                 <0xff980000 &ocm_xmpu 0xff980000 0x10000>,
                 <0xff990000 &lpd_xppu 0xff990000 0x10000>,
                 <0xff9a0000 &blp_cips_pspmc_0_psv_rpu_0 0xff9a0000 0x10000>,
                 <0xff9b0000 &blp_cips_pspmc_0_psv_lpd_afi_0 0xff9b0000 0x10000>,
                 <0xffa80000 &lpd_dma_chan0 0xffa80000 0x10000>,
                 <0xffa90000 &lpd_dma_chan1 0xffa90000 0x10000>,
                 <0xffaa0000 &lpd_dma_chan2 0xffaa0000 0x10000>,
                 <0xffab0000 &lpd_dma_chan3 0xffab0000 0x10000>,
                 <0xffac0000 &lpd_dma_chan4 0xffac0000 0x10000>,
                 <0xffad0000 &lpd_dma_chan5 0xffad0000 0x10000>,
                 <0xffae0000 &lpd_dma_chan6 0xffae0000 0x10000>,
                 <0xffaf0000 &lpd_dma_chan7 0xffaf0000 0x10000>,
                 <0xffc90000 &blp_cips_pspmc_0_psv_psm_global_reg 0xffc90000 0xf000>,
                 <0x0 &blp_cips_pspmc_0_psv_r5_0_atcm 0x0 0x10000>,
                 <0x0 &blp_cips_pspmc_0_psv_r5_tcm_ram_0 0x0 0x40000>,
                 <0x20000 &blp_cips_pspmc_0_psv_r5_0_btcm 0x20000 0x10000>,
                 <0xf9000000 &gic_r5 0xf9000000 0x3000>,
                 <0xffe40000 &blp_cips_pspmc_0_psv_r5_0_instruction_cache 0xffe40000 0x10000>,
                 <0xffe50000 &blp_cips_pspmc_0_psv_r5_0_data_cache 0xffe50000 0x10000>,
                 <0xffec0000 &blp_cips_pspmc_0_psv_r5_1_instruction_cache 0xffec0000 0x10000>,
                 <0xffed0000 &blp_cips_pspmc_0_psv_r5_1_data_cache 0xffed0000 0x10000>;
                #ranges-address-cells = <0x1>;
                #ranges-size-cells = <0x1>;
                phandle = <0xb6>;

                psv_cortexr5_0: cpu@0 {
                        compatible = "arm,cortex-r5";
                        device_type = "cpu";
                        reg = <0x0>;
                        operating-points-v2 = <&cpu_opp_table>;
                        power-domains = <&versal_firmware 0x18110005>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,pss-ref-clk-freq = <0x1fca034>;
                        xlnx,ip-name = "psv_cortexr5";
                        access-val = <0xff>;
                        bus-handle = <0x1>;
                        xlnx,cpu-clk-freq-hz = <0x23c343db>;
                        cpu-frequency = <0x23c343db>;
                        phandle = <0xb7>;
                };
        };

        cpus_r5_1: cpus-r5@1 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0xf0000000 &amba 0xf0000000 0x10000000>,
                 <0xf9000000 &amba_rpu 0xf9000000 0x3000>,
                 <0x40000 &blp_axi_noc_mc_1x_ddr_memory 0x40000 0x7ffc0000>,
                 <0xff380000 &ipi5 0xff380000 0x10000>,
                 <0xff3a0000 &ipi6 0xff3a0000 0x10000>,
                 <0xfffc0000 &blp_cips_pspmc_0_psv_ocm_ram_0_memory 0xfffc0000 0x40000>,
                 <0x80001000 &blp_blp_logic_axi_firewall_user 0x80001000 0x1000>,
                 <0x80010000 &blp_blp_logic_gcq_m2r 0x80010000 0x1000>,
                 <0x80011000 &blp_blp_logic_gcq_r2a 0x80011000 0x1000>,
                 <0x80020000 &blp_blp_logic_base_clocking_pr_reset_gpio 0x80020000 0x1000>,
                 <0x80021000 &blp_blp_logic_axi_uart_rpu 0x80021000 0x1000>,
                 <0x80030000 &blp_blp_logic_ulp_clocking_shell_utils_ucc 0x80030000 0x10000>,
                 <0x80042000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00 0x80042000 0x1000>,
                 <0x80043000 &blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01 0x80043000 0x1000>,
                 <0x80044000 &blp_blp_logic_pfm_irq_ctlr 0x80044000 0x1000>,
                 <0x80045000 &blp_blp_logic_uuid_register 0x80045000 0x1000>,
                 <0xf0310000 &blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0 0xf0310000 0x8000>,
                 <0xf0800000 &coresight 0xf0800000 0x10000>,
                 <0xf0980000 &blp_cips_pspmc_0_psv_coresight_lpd_atm 0xf0980000 0x10000>,
                 <0xf0b70000 &blp_cips_pspmc_0_psv_coresight_fpd_stm 0xf0b70000 0x10000>,
                 <0xf0b80000 &blp_cips_pspmc_0_psv_coresight_fpd_atm 0xf0b80000 0x10000>,
                 <0xf0c20000 &blp_cips_pspmc_0_psv_coresight_apu_fun 0xf0c20000 0x10000>,
                 <0xf0c30000 &blp_cips_pspmc_0_psv_coresight_apu_etf 0xf0c30000 0x10000>,
                 <0xf0c60000 &blp_cips_pspmc_0_psv_coresight_apu_ela 0xf0c60000 0x10000>,
                 <0xf0ca0000 &blp_cips_pspmc_0_psv_coresight_apu_cti 0xf0ca0000 0x10000>,
                 <0xf0d00000 &blp_cips_pspmc_0_psv_coresight_a720_dbg 0xf0d00000 0x10000>,
                 <0xf0d10000 &blp_cips_pspmc_0_psv_coresight_a720_cti 0xf0d10000 0x10000>,
                 <0xf0d20000 &blp_cips_pspmc_0_psv_coresight_a720_pmu 0xf0d20000 0x10000>,
                 <0xf0d30000 &blp_cips_pspmc_0_psv_coresight_a720_etm 0xf0d30000 0x10000>,
                 <0xf0d40000 &blp_cips_pspmc_0_psv_coresight_a721_dbg 0xf0d40000 0x10000>,
                 <0xf0d50000 &blp_cips_pspmc_0_psv_coresight_a721_cti 0xf0d50000 0x10000>,
                 <0xf0d60000 &blp_cips_pspmc_0_psv_coresight_a721_pmu 0xf0d60000 0x10000>,
                 <0xf0d70000 &blp_cips_pspmc_0_psv_coresight_a721_etm 0xf0d70000 0x10000>,
                 <0xf0f00000 &blp_cips_pspmc_0_psv_coresight_cpm_rom 0xf0f00000 0x10000>,
                 <0xf0f20000 &blp_cips_pspmc_0_psv_coresight_cpm_fun 0xf0f20000 0x10000>,
                 <0xf0f40000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2a 0xf0f40000 0x10000>,
                 <0xf0f50000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2b 0xf0f50000 0x10000>,
                 <0xf0f60000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2c 0xf0f60000 0x10000>,
                 <0xf0f70000 &blp_cips_pspmc_0_psv_coresight_cpm_ela2d 0xf0f70000 0x10000>,
                 <0xf0f80000 &blp_cips_pspmc_0_psv_coresight_cpm_atm 0xf0f80000 0x10000>,
                 <0xf0fa0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2a 0xf0fa0000 0x10000>,
                 <0xf0fd0000 &blp_cips_pspmc_0_psv_coresight_cpm_cti2d 0xf0fd0000 0x10000>,
                 <0xf1000000 &i2c2 0xf1000000 0x10000>,
                 <0xf1010000 &ospi 0xf1010000 0x10000>,
                 <0xf1020000 &gpio1 0xf1020000 0x10000>,
                 <0xf1110000 &blp_cips_pspmc_0_psv_pmc_global_0 0xf1110000 0x50000>,
                 <0xf11c0000 &dma0 0xf11c0000 0x10000>,
                 <0xf11d0000 &dma1 0xf11d0000 0x10000>,
                 <0xf11e0000 &blp_cips_pspmc_0_psv_pmc_aes 0xf11e0000 0x10000>,
                 <0xf11f0000 &blp_cips_pspmc_0_psv_pmc_bbram_ctrl 0xf11f0000 0x10000>,
                 <0xf1200000 &blp_cips_pspmc_0_psv_pmc_rsa 0xf1200000 0x10000>,
                 <0xf1210000 &blp_cips_pspmc_0_psv_pmc_sha 0xf1210000 0x10000>,
                 <0xf1220000 &blp_cips_pspmc_0_psv_pmc_slave_boot 0xf1220000 0x10000>,
                 <0xf1230000 &blp_cips_pspmc_0_psv_pmc_trng 0xf1230000 0x10000>,
                 <0xf1240000 &blp_cips_pspmc_0_psv_pmc_efuse_ctrl 0xf1240000 0x10000>,
                 <0xf1250000 &blp_cips_pspmc_0_psv_pmc_efuse_cache 0xf1250000 0x10000>,
                 <0xf1260000 &blp_cips_pspmc_0_psv_crp_0 0xf1260000 0x10000>,
                 <0xf1270000 &sysmon0 0xf1270000 0x30000>,
                 <0xf12a0000 &rtc 0xf12a0000 0x10000>,
                 <0xf12b0000 &blp_cips_pspmc_0_psv_pmc_cfu_apb_0 0xf12b0000 0x10000>,
                 <0xf12d0000 &blp_cips_pspmc_0_psv_pmc_cfi_cframe_0 0xf12d0000 0x1000>,
                 <0xf12f0000 &pmc_xmpu 0xf12f0000 0x10000>,
                 <0xf1300000 &pmc_xppu_npi 0xf1300000 0x10000>,
                 <0xf1310000 &pmc_xppu 0xf1310000 0x10000>,
                 <0xf2100000 &blp_cips_pspmc_0_psv_pmc_slave_boot_stream 0xf2100000 0x10000>,
                 <0xf6000000 &blp_cips_pspmc_0_psv_pmc_ram_npi 0xf6000000 0x2000000>,
                 <0xfd000000 &cci 0xfd000000 0x100000>,
                 <0xfd1a0000 &blp_cips_pspmc_0_psv_crf_0 0xfd1a0000 0x140000>,
                 <0xfd360000 &blp_cips_pspmc_0_psv_fpd_afi_0 0xfd360000 0x10000>,
                 <0xfd380000 &blp_cips_pspmc_0_psv_fpd_afi_2 0xfd380000 0x10000>,
                 <0xfd390000 &fpd_xmpu 0xfd390000 0x10000>,
                 <0xfd5c0000 &blp_cips_pspmc_0_psv_apu_0 0xfd5c0000 0x10000>,
                 <0xfd5e0000 &blp_cips_pspmc_0_psv_fpd_cci_0 0xfd5e0000 0x10000>,
                 <0xfd5f0000 &blp_cips_pspmc_0_psv_fpd_smmu_0 0xfd5f0000 0x10000>,
                 <0xfd610000 &blp_cips_pspmc_0_psv_fpd_slcr_0 0xfd610000 0x10000>,
                 <0xfd690000 &blp_cips_pspmc_0_psv_fpd_slcr_secure_0 0xfd690000 0x10000>,
                 <0xfd700000 &blp_cips_pspmc_0_psv_fpd_gpv_0 0xfd700000 0x100000>,
                 <0xfd800000 &smmu 0xfd800000 0x800000>,
                 <0xff000000 &serial0 0xff000000 0x10000>,
                 <0xff010000 &serial1 0xff010000 0x10000>,
                 <0xff040000 &spi0 0xff040000 0x10000>,
                 <0xff080000 &blp_cips_pspmc_0_psv_lpd_iou_slcr_0 0xff080000 0x20000>,
                 <0xff0a0000 &blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0 0xff0a0000 0x10000>,
                 <0xff0b0000 &gpio0 0xff0b0000 0x10000>,
                 <0xff0e0000 &ttc0 0xff0e0000 0x10000>,
                 <0xff0f0000 &ttc1 0xff0f0000 0x10000>,
                 <0xff100000 &ttc2 0xff100000 0x10000>,
                 <0xff110000 &ttc3 0xff110000 0x10000>,
                 <0xff130000 &blp_cips_pspmc_0_psv_scntr_0 0xff130000 0x10000>,
                 <0xff140000 &blp_cips_pspmc_0_psv_scntrs_0 0xff140000 0x10000>,
                 <0xff410000 &blp_cips_pspmc_0_psv_lpd_slcr_0 0xff410000 0x100000>,
                 <0xff510000 &blp_cips_pspmc_0_psv_lpd_slcr_secure_0 0xff510000 0x40000>,
                 <0xff5e0000 &blp_cips_pspmc_0_psv_crl_0 0xff5e0000 0x300000>,
                 <0xff8e0000 &blp_cips_pspmc_0_psv_xram_ctrl_1 0xff8e0000 0x10000>,
                 <0xff8f0000 &blp_cips_pspmc_0_psv_xram_ctrl_2 0xff8f0000 0x10000>,
                 <0xff900000 &blp_cips_pspmc_0_psv_xram_ctrl_3 0xff900000 0x10000>,
                 <0xff910000 &blp_cips_pspmc_0_psv_xram_ctrl_4 0xff910000 0x10000>,
                 <0xff930000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_1 0xff930000 0x4000>,
                 <0xff934000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_2 0xff934000 0x4000>,
                 <0xff938000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_3 0xff938000 0x4000>,
                 <0xff93c000 &blp_cips_pspmc_0_psv_xram_xmpu_bank_4 0xff93c000 0x4000>,
                 <0xff940000 &blp_cips_pspmc_0_psv_xram_gpv 0xff940000 0x10000>,
                 <0xff950000 &blp_cips_pspmc_0_psv_xram_global_ctrl 0xff950000 0x10000>,
                 <0xff960000 &blp_cips_pspmc_0_psv_ocm_ctrl 0xff960000 0x10000>,
                 <0xff970000 &blp_cips_pspmc_0_psv_xram_atm 0xff970000 0x10000>,
                 <0xff980000 &ocm_xmpu 0xff980000 0x10000>,
                 <0xff990000 &lpd_xppu 0xff990000 0x10000>,
                 <0xff9a0000 &blp_cips_pspmc_0_psv_rpu_0 0xff9a0000 0x10000>,
                 <0xff9b0000 &blp_cips_pspmc_0_psv_lpd_afi_0 0xff9b0000 0x10000>,
                 <0xffa80000 &lpd_dma_chan0 0xffa80000 0x10000>,
                 <0xffa90000 &lpd_dma_chan1 0xffa90000 0x10000>,
                 <0xffaa0000 &lpd_dma_chan2 0xffaa0000 0x10000>,
                 <0xffab0000 &lpd_dma_chan3 0xffab0000 0x10000>,
                 <0xffac0000 &lpd_dma_chan4 0xffac0000 0x10000>,
                 <0xffad0000 &lpd_dma_chan5 0xffad0000 0x10000>,
                 <0xffae0000 &lpd_dma_chan6 0xffae0000 0x10000>,
                 <0xffaf0000 &lpd_dma_chan7 0xffaf0000 0x10000>,
                 <0xffc90000 &blp_cips_pspmc_0_psv_psm_global_reg 0xffc90000 0xf000>,
                 <0x0 &blp_cips_pspmc_0_psv_r5_tcm_ram_0 0x0 0x40000>,
                 <0xf9000000 &gic_r5 0xf9000000 0x3000>,
                 <0xffe40000 &blp_cips_pspmc_0_psv_r5_0_instruction_cache 0xffe40000 0x10000>,
                 <0xffe50000 &blp_cips_pspmc_0_psv_r5_0_data_cache 0xffe50000 0x10000>,
                 <0xffec0000 &blp_cips_pspmc_0_psv_r5_1_instruction_cache 0xffec0000 0x10000>,
                 <0xffed0000 &blp_cips_pspmc_0_psv_r5_1_data_cache 0xffed0000 0x10000>,
                 <0x0 &blp_cips_pspmc_0_psv_r5_1_atcm 0x0 0x10000>,
                 <0x20000 &blp_cips_pspmc_0_psv_r5_1_btcm 0x20000 0x10000>;
                #ranges-address-cells = <0x1>;
                #ranges-size-cells = <0x1>;
                phandle = <0xb8>;

                psv_cortexr5_1: cpu@1 {
                        compatible = "arm,cortex-r5";
                        device_type = "cpu";
                        reg = <0x1>;
                        operating-points-v2 = <&cpu_opp_table>;
                        power-domains = <&versal_firmware 0x18110006>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,pss-ref-clk-freq = <0x1fca034>;
                        xlnx,ip-name = "psv_cortexr5";
                        access-val = <0xff>;
                        bus-handle = <0x1>;
                        xlnx,cpu-clk-freq-hz = <0x23c343db>;
                        cpu-frequency = <0x23c343db>;
                        phandle = <0xb9>;
                };
        };

        cpu_opp_table: opp-table-cpu {
                compatible = "operating-points-v2";
                opp-shared;
                phandle = <0x83>;

                opp-1400000000 {
                        opp-hz = <0x0 0x53724e00>;
                        clock-latency-ns = <0x7a120>;
                        opp-microvolt = <0xf4240>;
                };

                opp-700000000 {
                        opp-hz = <0x0 0x29b92700>;
                        clock-latency-ns = <0x7a120>;
                        opp-microvolt = <0xf4240>;
                };

                opp-466666666 {
                        opp-hz = <0x0 0x1bd0c4aa>;
                        clock-latency-ns = <0x7a120>;
                        opp-microvolt = <0xf4240>;
                };

                opp-350000000 {
                        opp-hz = <0x0 0x14dc9380>;
                        clock-latency-ns = <0x7a120>;
                        opp-microvolt = <0xf4240>;
                };
        };

        dcc: dcc {
                compatible = "arm,dcc";
                status = "disabled";
                bootph-all;
                phandle = <0xba>;
        };

        fpga: fpga-region {
                compatible = "fpga-region";
                fpga-mgr = <&versal_fpga>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                phandle = <0xbb>;
        };

        psci: psci {
                compatible = "arm,psci-0.2";
                method = "smc";
                phandle = <0xbc>;
        };

        pmu {
                compatible = "arm,armv8-pmuv3";
                interrupt-parent = <&imux>;
                interrupts = <0x1 0x7 0x304>;
        };

        timer: timer {
                compatible = "arm,armv8-timer";
                interrupt-parent = <&imux>;
                interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
                phandle = <0xbd>;
        };

        versal_fpga: versal-fpga {
                compatible = "xlnx,versal-fpga";
                phandle = <0xa3>;
        };

        sensor0: versal-thermal-sensor {
                compatible = "xlnx,versal-thermal";
                #thermal-sensor-cells = <0x0>;
                io-channels = <0x3c>;
                io-channel-names = "sysmon-temp-channel";
                phandle = <0xa5>;
        };

        thermal-zones {

                versal_thermal: versal-thermal {
                        polling-delay-passive = <0xfa>;
                        polling-delay = <0x3e8>;
                        thermal-sensors = <0xa5>;
                        phandle = <0xbe>;

                        trips {

                                temp_alert: temp-alert {
                                        temperature = <0x11170>;
                                        hysteresis = <0x0>;
                                        type = "passive";
                                        phandle = <0xbf>;
                                };

                                ot_crit: ot-crit {
                                        temperature = <0x1e848>;
                                        hysteresis = <0x0>;
                                        type = "critical";
                                        phandle = <0xc0>;
                                };
                        };
                };
        };

        amba_apu: apu-bus {
                compatible = "simple-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                interrupt-parent = <&gic_a72>;
                bootph-all;
                phandle = <0x2>;

                gic_a72: interrupt-controller@f9000000 {
                        compatible = "arm,gic-v3";
                        #interrupt-cells = <0x3>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        reg = <0x0 0xf9000000 0x0 0x80000 0x0 0xf9080000 0x0 0x80000>;
                        interrupt-controller;
                        interrupt-parent = <&gic_a72>;
                        interrupts = <0x1 0x9 0x4>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,apu-gic-its-ctl = <0xf9020000>;
                        xlnx,ip-name = "psv_acpu_gic";
                        xlnx,name = "blp_cips_pspmc_0_psv_acpu_gic";
                        phandle = <0x45>;

                        gic_its: msi-controller@f9020000 {
                                compatible = "arm,gic-v3-its";
                                status = "okay";
                                msi-controller;
                                #msi-cells = <0x1>;
                                reg = <0x0 0xf9020000 0x0 0x20000>;
                                phandle = <0x4>;
                        };
                };
        };

        amba_rpu: rpu-bus {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                interrupt-parent = <&gic_r5>;
                bootph-all;
                phandle = <0x94>;

                gic_r5: interrupt-controller@f9000000 {
                        compatible = "arm,pl390";
                        #interrupt-cells = <0x3>;
                        interrupt-controller;
                        status = "okay";
                        reg = <0x0 0xf9000000 0x0 0x1000 0x0 0xf9001000 0x0 0x1000>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_rcpu_gic";
                        xlnx,name = "blp_cips_pspmc_0_psv_rcpu_gic";
                        phandle = <0x9a>;
                };
        };

        amba: axi {
                compatible = "simple-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                interrupt-parent = <&imux>;
                bootph-all;
                phandle = <0x1>;

                imux: interrupt-multiplex {
                        compatible = "interrupt-multiplex";
                        #address-cells = <0x0>;
                        #interrupt-cells = <0x3>;
                        interrupt-controller;
                        interrupt-parent = <&gic_a72>,
                         <&gic_r5>;
                        interrupt-map-mask = <0x0 0xffff 0x0>;
                        interrupt-map = <0x0 0x14 0x0 &gic_a72 0x0 0x14 0x1>,
                         <0x0 0x15 0x0 &gic_a72 0x0 0x15 0x1>,
                         <0x0 0x6a 0x0 &gic_a72 0x0 0x6a 0x4>,
                         <0x0 0x3c 0x0 &gic_a72 0x0 0x3c 0x4>,
                         <0x0 0x3d 0x0 &gic_a72 0x0 0x3d 0x4>,
                         <0x0 0x3e 0x0 &gic_a72 0x0 0x3e 0x4>,
                         <0x0 0x3f 0x0 &gic_a72 0x0 0x3f 0x4>,
                         <0x0 0x40 0x0 &gic_a72 0x0 0x40 0x4>,
                         <0x0 0x41 0x0 &gic_a72 0x0 0x41 0x4>,
                         <0x0 0x42 0x0 &gic_a72 0x0 0x42 0x4>,
                         <0x0 0x43 0x0 &gic_a72 0x0 0x43 0x4>,
                         <0x0 0x38 0x0 &gic_a72 0x0 0x38 0x4>,
                         <0x0 0x3a 0x0 &gic_a72 0x0 0x3a 0x4>,
                         <0x0 0xd 0x0 &gic_a72 0x0 0xd 0x4>,
                         <0x0 0x7a 0x0 &gic_a72 0x0 0x7a 0x4>,
                         <0x0 0xe 0x0 &gic_a72 0x0 0xe 0x4>,
                         <0x0 0xf 0x0 &gic_a72 0x0 0xf 0x4>,
                         <0x0 0x8e 0x0 &gic_a72 0x0 0x8e 0x4>,
                         <0x0 0x8f 0x0 &gic_a72 0x0 0x8f 0x4>,
                         <0x0 0x7e 0x0 &gic_a72 0x0 0x7e 0x4>,
                         <0x0 0x80 0x0 &gic_a72 0x0 0x80 0x4>,
                         <0x0 0x12 0x0 &gic_a72 0x0 0x12 0x4>,
                         <0x0 0x13 0x0 &gic_a72 0x0 0x13 0x4>,
                         <0x0 0x6b 0x0 &gic_a72 0x0 0x6b 0x4>,
                         <0x0 0x7c 0x0 &gic_a72 0x0 0x7c 0x4>,
                         <0x0 0x7d 0x0 &gic_a72 0x0 0x7d 0x4>,
                         <0x0 0x10 0x0 &gic_a72 0x0 0x10 0x4>,
                         <0x0 0x11 0x0 &gic_a72 0x0 0x11 0x4>,
                         <0x0 0x16 0x0 &gic_a72 0x0 0x16 0x4>,
                         <0x0 0x1a 0x0 &gic_a72 0x0 0x1a 0x4>,
                         <0x0 0x4a 0x0 &gic_a72 0x0 0x4a 0x4>,
                         <0x0 0x48 0x0 &gic_a72 0x0 0x48 0x4>,
                         <0x0 0x1e 0x0 &gic_a72 0x0 0x1e 0x4>,
                         <0x0 0x1f 0x0 &gic_a72 0x0 0x1f 0x4>,
                         <0x0 0x83 0x0 &gic_a72 0x0 0x83 0x4>,
                         <0x0 0x84 0x0 &gic_a72 0x0 0x84 0x4>,
                         <0x0 0x14 0x0 &gic_r5 0x0 0x14 0x1>,
                         <0x0 0x15 0x0 &gic_r5 0x0 0x15 0x1>,
                         <0x0 0x6a 0x0 &gic_r5 0x0 0x6a 0x4>,
                         <0x0 0x3c 0x0 &gic_r5 0x0 0x3c 0x4>,
                         <0x0 0x3d 0x0 &gic_r5 0x0 0x3d 0x4>,
                         <0x0 0x3e 0x0 &gic_r5 0x0 0x3e 0x4>,
                         <0x0 0x3f 0x0 &gic_r5 0x0 0x3f 0x4>,
                         <0x0 0x40 0x0 &gic_r5 0x0 0x40 0x4>,
                         <0x0 0x41 0x0 &gic_r5 0x0 0x41 0x4>,
                         <0x0 0x42 0x0 &gic_r5 0x0 0x42 0x4>,
                         <0x0 0x43 0x0 &gic_r5 0x0 0x43 0x4>,
                         <0x0 0x38 0x0 &gic_r5 0x0 0x38 0x4>,
                         <0x0 0x3a 0x0 &gic_r5 0x0 0x3a 0x4>,
                         <0x0 0xd 0x0 &gic_r5 0x0 0xd 0x4>,
                         <0x0 0x7a 0x0 &gic_r5 0x0 0x7a 0x4>,
                         <0x0 0xe 0x0 &gic_r5 0x0 0xe 0x4>,
                         <0x0 0xf 0x0 &gic_r5 0x0 0xf 0x4>,
                         <0x0 0x8e 0x0 &gic_r5 0x0 0x8e 0x4>,
                         <0x0 0x8f 0x0 &gic_r5 0x0 0x8f 0x4>,
                         <0x0 0x7e 0x0 &gic_r5 0x0 0x7e 0x4>,
                         <0x0 0x80 0x0 &gic_r5 0x0 0x80 0x4>,
                         <0x0 0x12 0x0 &gic_r5 0x0 0x12 0x4>,
                         <0x0 0x13 0x0 &gic_r5 0x0 0x13 0x4>,
                         <0x0 0x6b 0x0 &gic_r5 0x0 0x6b 0x4>,
                         <0x0 0x7c 0x0 &gic_r5 0x0 0x7c 0x4>,
                         <0x0 0x7d 0x0 &gic_r5 0x0 0x7d 0x4>,
                         <0x0 0x10 0x0 &gic_r5 0x0 0x10 0x4>,
                         <0x0 0x11 0x0 &gic_r5 0x0 0x11 0x4>,
                         <0x0 0x16 0x0 &gic_r5 0x0 0x16 0x4>,
                         <0x0 0x1a 0x0 &gic_r5 0x0 0x1a 0x4>,
                         <0x0 0x4a 0x0 &gic_r5 0x0 0x4a 0x4>,
                         <0x0 0x48 0x0 &gic_r5 0x0 0x48 0x4>,
                         <0x0 0x1e 0x0 &gic_r5 0x0 0x1e 0x4>,
                         <0x0 0x1f 0x0 &gic_r5 0x0 0x1f 0x4>,
                         <0x0 0x83 0x0 &gic_r5 0x0 0x83 0x4>,
                         <0x0 0x84 0x0 &gic_r5 0x0 0x84 0x4>;
                        phandle = <0xa4>;
                };

                can0: can@ff060000 {
                        compatible = "xlnx,canfd-2.0";
                        status = "disabled";
                        reg = <0x0 0xff060000 0x0 0x6000>;
                        interrupts = <0x0 0x14 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                        clocks = <&can0_clk>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x1822401f>;
                        phandle = <0xc1>;
                };

                can1: can@ff070000 {
                        compatible = "xlnx,canfd-2.0";
                        status = "disabled";
                        reg = <0x0 0xff070000 0x0 0x6000>;
                        interrupts = <0x0 0x15 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "can_clk", "s_axi_aclk";
                        rx-fifo-depth = <0x40>;
                        tx-mailbox-count = <0x20>;
                        clocks = <&can1_clk>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224020>;
                        phandle = <0xc2>;
                };

                cci: cci@fd000000 {
                        compatible = "arm,cci-500";
                        status = "okay";
                        reg = <0x0 0xfd000000 0x0 0x10000>;
                        ranges = <0x0 0x0 0xfd000000 0xa0000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_fpd_maincci";
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_maincci_0";
                        phandle = <0x47>;

                        cci_pmu: pmu@10000 {
                                compatible = "arm,cci-500-pmu,r0";
                                reg = <0x10000 0x90000>;
                                interrupt-parent = <&imux>;
                                interrupts = <0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4>;
                                phandle = <0xc3>;
                        };
                };

                lpd_dma_chan0: dma-controller@ffa80000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffa80000 0x0 0x1000>;
                        interrupts = <0x0 0x3c 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224035>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_0";
                        phandle = <0x72>;
                };

                lpd_dma_chan1: dma-controller@ffa90000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffa90000 0x0 0x1000>;
                        interrupts = <0x0 0x3d 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224036>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_1";
                        phandle = <0x73>;
                };

                lpd_dma_chan2: dma-controller@ffaa0000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffaa0000 0x0 0x1000>;
                        interrupts = <0x0 0x3e 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224037>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_2";
                        phandle = <0x74>;
                };

                lpd_dma_chan3: dma-controller@ffab0000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffab0000 0x0 0x1000>;
                        interrupts = <0x0 0x3f 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224038>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_3";
                        phandle = <0x75>;
                };

                lpd_dma_chan4: dma-controller@ffac0000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffac0000 0x0 0x1000>;
                        interrupts = <0x0 0x40 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224039>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_4";
                        phandle = <0x76>;
                };

                lpd_dma_chan5: dma-controller@ffad0000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffad0000 0x0 0x1000>;
                        interrupts = <0x0 0x41 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x1822403a>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_5";
                        phandle = <0x77>;
                };

                lpd_dma_chan6: dma-controller@ffae0000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffae0000 0x0 0x1000>;
                        interrupts = <0x0 0x42 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x1822403b>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_6";
                        phandle = <0x78>;
                };

                lpd_dma_chan7: dma-controller@ffaf0000 {
                        compatible = "xlnx,zynqmp-dma-1.0";
                        status = "okay";
                        reg = <0x0 0xffaf0000 0x0 0x1000>;
                        interrupts = <0x0 0x43 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,dma-type = <0x1>;
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        clocks = <&versal_clk 0x51>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x1822403c>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,ip-name = "psv_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_adma_7";
                        phandle = <0x79>;
                };

                gem0: ethernet@ff0c0000 {
                        compatible = "xlnx,versal-gem", "cdns,gem";
                        status = "disabled";
                        reg = <0x0 0xff0c0000 0x0 0x1000>;
                        interrupts = <0x0 0x38 0x4 0x0 0x38 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x52>,
                         <&versal_clk 0x58>,
                         <&versal_clk 0x31>,
                         <&versal_clk 0x30>,
                         <&versal_clk 0x2b>;
                        power-domains = <&versal_firmware 0x18224019>;
                        phandle = <0xc4>;
                };

                gem1: ethernet@ff0d0000 {
                        compatible = "xlnx,versal-gem", "cdns,gem";
                        status = "disabled";
                        reg = <0x0 0xff0d0000 0x0 0x1000>;
                        interrupts = <0x0 0x3a 0x4 0x0 0x3a 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x52>,
                         <&versal_clk 0x59>,
                         <&versal_clk 0x33>,
                         <&versal_clk 0x32>,
                         <&versal_clk 0x2b>;
                        power-domains = <&versal_firmware 0x1822401a>;
                        phandle = <0xc5>;
                };

                gpio0: gpio@ff0b0000 {
                        compatible = "xlnx,versal-gpio-1.0";
                        status = "okay";
                        reg = <0x0 0xff0b0000 0x0 0x1000>;
                        interrupts = <0x0 0xd 0x4>;
                        interrupt-parent = <&imux>;
                        #gpio-cells = <0x2>;
                        gpio-controller;
                        #interrupt-cells = <0x2>;
                        interrupt-controller;
                        clocks = <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224023>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_gpio";
                        emio-gpio-width = [00];
                        xlnx,name = "blp_cips_pspmc_0_psv_gpio_2";
                        gpio-line-names = [47 50 49 4F 5F 4C 45 44 32 00 47 50 49 4F 5F 4C 45 44 33 00 47 50 49 4F 5F 4C 45 44 34 00 00 31 57 49 52 45 00 00 46 55 53 41 00 00 45 47 50 49 4F 00 41 47 50 49 4F 00 49 32 43 30 5F 53 43 4C 00 49 32 43 30 5F 53 44 41 00 00 00 00 00 00 00 00 00 00 00 00 00 33 56 33 5F 4D 4F 4E 5F 4E 00 33 56 33 5F 4D 4F 4E 5F 50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
                        phandle = <0x58>;
                };

                gpio1: gpio@f1020000 {
                        compatible = "xlnx,pmc-gpio-1.0";
                        status = "okay";
                        reg = <0x0 0xf1020000 0x0 0x1000>;
                        interrupts = <0x0 0x7a 0x4>;
                        interrupt-parent = <&imux>;
                        #gpio-cells = <0x2>;
                        gpio-controller;
                        #interrupt-cells = <0x2>;
                        interrupt-controller;
                        clocks = <&versal_clk 0x3d>;
                        power-domains = <&versal_firmware 0x1822402c>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc_gpio";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_gpio_0";
                        phandle = <0x2f>;
                };

                i2c0: i2c@ff020000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xff020000 0x0 0x1000>;
                        interrupts = <0x0 0xe 0x4>;
                        interrupt-parent = <&imux>;
                        clock-frequency = <0x186a0>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x62>;
                        power-domains = <&versal_firmware 0x1822401d>;
                        phandle = <0xc6>;
                };

                i2c1: i2c@ff030000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "disabled";
                        reg = <0x0 0xff030000 0x0 0x1000>;
                        interrupts = <0x0 0xf 0x4>;
                        interrupt-parent = <&imux>;
                        clock-frequency = <0x186a0>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x63>;
                        power-domains = <&versal_firmware 0x1822401e>;
                        phandle = <0xc7>;
                };

                i2c2: i2c@f1000000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        reg = <0x0 0xf1000000 0x0 0x1000>;
                        interrupts = <0x0 0x7b 0x4>;
                        interrupt-parent = <&imux>;
                        clock-frequency = <0x186a0>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x3e>;
                        power-domains = <&versal_firmware 0x1822402d>;
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e0a4>;
                        xlnx,i2c-clk-freq-hz = <0x5f5e0a4>;
                        xlnx,ip-name = "psv_pmc_i2c";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_i2c_0";
                        phandle = <0x2d>;
                };

                mc0: memory-controller@f6150000 {
                        compatible = "xlnx,versal-ddrmc";
                        status = "okay";
                        reg = <0x0 0xf6150000 0x0 0x2000 0x0 0xf6070000 0x0 0x20000>;
                        reg-names = "base", "noc";
                        interrupts = <0x0 0x93 0x4>;
                        interrupt-parent = <&imux>;
                        ranges = <0x0 0x0 0x0 0x80000000 0x0 0x40000 0x0 0x7ffc0000 0x500 0x0 0x1 0x80000000>;
                        phandle = <0xc8>;
                };

                mc1: memory-controller@f62c0000 {
                        compatible = "xlnx,versal-ddrmc";
                        status = "disabled";
                        reg = <0x0 0xf62c0000 0x0 0x2000 0x0 0xf6210000 0x0 0x20000>;
                        reg-names = "base", "noc";
                        interrupts = <0x0 0x93 0x4>;
                        interrupt-parent = <&imux>;
                        phandle = <0xc9>;
                };

                mc2: memory-controller@f6430000 {
                        compatible = "xlnx,versal-ddrmc";
                        status = "disabled";
                        reg = <0x0 0xf6430000 0x0 0x2000 0x0 0xf6380000 0x0 0x20000>;
                        reg-names = "base", "noc";
                        interrupts = <0x0 0x93 0x4>;
                        interrupt-parent = <&imux>;
                        phandle = <0xca>;
                };

                mc3: memory-controller@f65a0000 {
                        compatible = "xlnx,versal-ddrmc";
                        status = "disabled";
                        reg = <0x0 0xf65a0000 0x0 0x2000 0x0 0xf64f0000 0x0 0x20000>;
                        reg-names = "base", "noc";
                        interrupts = <0x0 0x93 0x4>;
                        interrupt-parent = <&imux>;
                        phandle = <0xcb>;
                };

                ocm: memory-controller@ff960000 {
                        compatible = "xlnx,zynqmp-ocmc-1.0";
                        reg = <0x0 0xff960000 0x0 0x1000>;
                        interrupts = <0x0 0xa 0x4>;
                        interrupt-parent = <&imux>;
                        phandle = <0xcc>;
                };

                rtc: rtc@f12a0000 {
                        compatible = "xlnx,zynqmp-rtc";
                        status = "okay";
                        reg = <0x0 0xf12a0000 0x0 0x100>;
                        interrupt-names = "alarm", "sec";
                        interrupts = <0x0 0x8e 0x4 0x0 0x8f 0x4>;
                        interrupt-parent = <&imux>;
                        calibration = <0x7fff>;
                        power-domains = <&versal_firmware 0x18224034>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc_rtc";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_rtc_0";
                        phandle = <0x3d>;
                };

                sdhci0: mmc@f1040000 {
                        compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
                        status = "disabled";
                        reg = <0x0 0xf1040000 0x0 0x10000>;
                        interrupts = <0x0 0x7e 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_xin", "clk_ahb", "gate";
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd0", "clk_in_sd0";
                        clocks = <&versal_clk 0x3b>,
                         <&versal_clk 0x52>,
                         <&versal_clk 0x4a>;
                        power-domains = <&versal_firmware 0x1822402e>;
                        phandle = <0xcd>;
                };

                sdhci1: mmc@f1050000 {
                        compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
                        status = "disabled";
                        reg = <0x0 0xf1050000 0x0 0x10000>;
                        interrupts = <0x0 0x80 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "clk_xin", "clk_ahb", "gate";
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd1", "clk_in_sd1";
                        clocks = <&versal_clk 0x3c>,
                         <&versal_clk 0x52>,
                         <&versal_clk 0x4a>;
                        power-domains = <&versal_firmware 0x1822402f>;
                        phandle = <0xce>;
                };

                serial0: serial@ff000000 {
                        compatible = "arm,pl011", "arm,primecell";
                        status = "okay";
                        reg = <0x0 0xff000000 0x0 0x1000>;
                        interrupts = <0x0 0x12 0x4>;
                        interrupt-parent = <&imux>;
                        reg-io-width = <0x4>;
                        clock-names = "uartclk", "apb_pclk";
                        bootph-all;
                        clocks = <&versal_clk 0x5c>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224021>;
                        xlnx,has-modem = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5e0a4>;
                        port-number = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_sbsauart";
                        xlnx,uart-board-interface = "custom";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        u-boot,dm-pre-reloc;
                        xlnx,clock-freq = <0x5f5e0a4>;
                        xlnx,name = "blp_cips_pspmc_0_psv_sbsauart_0";
                        phandle = <0x53>;
                };

                serial1: serial@ff010000 {
                        compatible = "arm,pl011", "arm,primecell";
                        status = "okay";
                        reg = <0x0 0xff010000 0x0 0x1000>;
                        interrupts = <0x0 0x13 0x4>;
                        interrupt-parent = <&imux>;
                        reg-io-width = <0x4>;
                        clock-names = "uartclk", "apb_pclk";
                        bootph-all;
                        clocks = <&versal_clk 0x5d>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224022>;
                        xlnx,has-modem = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5e0a4>;
                        port-number = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_sbsauart";
                        xlnx,uart-board-interface = "custom";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        u-boot,dm-pre-reloc;
                        xlnx,clock-freq = <0x5f5e0a4>;
                        xlnx,name = "blp_cips_pspmc_0_psv_sbsauart_1";
                        phandle = <0x54>;
                };

                smmu: iommu@fd800000 {
                        compatible = "arm,mmu-500";
                        status = "okay";
                        reg = <0x0 0xfd800000 0x0 0x40000>;
                        stream-match-mask = <0x7c00>;
                        #iommu-cells = <0x1>;
                        #global-interrupts = <0x1>;
                        interrupts = <0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4>;
                        interrupt-parent = <&imux>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_fpd_smmutcu";
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_smmutcu_0";
                        phandle = <0x52>;
                };

                ospi: spi@f1010000 {
                        compatible = "xlnx,versal-ospi-1.0", "cdns,qspi-nor";
                        status = "okay";
                        reg = <0x0 0xf1010000 0x0 0x10000 0x0 0xc0000000 0x0 0x20000000>;
                        interrupts = <0x0 0x7c 0x4>;
                        interrupt-parent = <&imux>;
                        cdns,fifo-depth = <0x100>;
                        cdns,fifo-width = <0x4>;
                        cdns,is-dma = <0x1>;
                        cdns,trigger-address = <0xc0000000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x3a>;
                        power-domains = <&versal_firmware 0x1822402a>;
                        reset-names = "qspi";
                        resets = <&versal_reset 0xc10402e>;
                        is-stacked = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,clock-freq = <0xbebc149>;
                        xlnx,ip-name = "psv_pmc_ospi";
                        xlnx,ospi-clk-freq-hz = <0xbebc149>;
                        is-dual = <0x0>;
                        xlnx,ospi-mode = <0x0>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_ospi_0";
                        phandle = <0x2e>;
                };

                qspi: spi@f1030000 {
                        compatible = "xlnx,versal-qspi-1.0";
                        status = "disabled";
                        reg = <0x0 0xf1030000 0x0 0x1000>;
                        interrupts = <0x0 0x7d 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "ref_clk", "pclk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x39>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x1822402b>;
                        phandle = <0xcf>;
                };

                spi0: spi@ff040000 {
                        compatible = "cdns,spi-r1p6";
                        status = "okay";
                        reg = <0x0 0xff040000 0x0 0x1000>;
                        interrupts = <0x0 0x10 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "ref_clk", "pclk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x5e>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x1822401b>;
                        xlnx,rable = <0x0>;
                        xlnx,spi-board-interface = "custom";
                        xlnx,has-ss0 = <0x1>;
                        xlnx,ip-name = "psv_spi";
                        xlnx,has-ss1 = <0x0>;
                        num-cs = <0x1>;
                        xlnx,spi-clk-freq-hz = <0xbebc149>;
                        xlnx,has-ss2 = <0x0>;
                        xlnx,name = "blp_cips_pspmc_0_psv_spi_0";
                        phandle = <0x55>;
                };

                spi1: spi@ff050000 {
                        compatible = "cdns,spi-r1p6";
                        status = "disabled";
                        reg = <0x0 0xff050000 0x0 0x1000>;
                        interrupts = <0x0 0x11 0x4>;
                        interrupt-parent = <&imux>;
                        clock-names = "ref_clk", "pclk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        clocks = <&versal_clk 0x5f>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x1822401c>;
                        phandle = <0xd0>;
                };

                sysmon0: sysmon@f1270000 {
                        compatible = "xlnx,versal-sysmon";
                        #io-channel-cells = <0x0>;
                        reg = <0x0 0xf1270000 0x0 0x4000>;
                        interrupts = <0x0 0x90 0x4>;
                        xlnx,numchannels = [0B];
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        xlnx,nodeid = <0x18224055>;
                        xlnx,sat-63-desc = "PS , FPD , satellite";
                        xlnx,sat-1-desc = "PMC , system , ADC";
                        xlnx,sat-9-x = <0xae2>;
                        xlnx,sat-9-y = <0x2905>;
                        xlnx,meas-0-root-id = <0x1>;
                        xlnx,meas-7-slr-number = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,meas-10-root-id = <0x0>;
                        xlnx,ip-name = "psv_pmc_sysmon";
                        xlnx,meas-1-root-id = <0x5>;
                        xlnx,meas-2-root-id = <0x8>;
                        xlnx,meas-2-slr-number = <0x0>;
                        xlnx,meas-3-root-id = <0xa>;
                        xlnx,sat-9-desc = "ME , satellite";
                        xlnx,meas-4-root-id = <0x7>;
                        xlnx,meas-5-root-id = <0x2>;
                        xlnx,sat-10-x = <0x319>;
                        xlnx,sat-64-x = <0x23>;
                        xlnx,sat-2-x = <0x23>;
                        xlnx,meas-6-root-id = <0x3>;
                        xlnx,sat-10-y = <0x2905>;
                        xlnx,sat-64-y = <0xb34>;
                        xlnx,sat-2-y = <0xb34>;
                        xlnx,sat-13-desc = "Clocking , column , satellite";
                        xlnx,meas-7-root-id = <0x4>;
                        xlnx,meas-8-root-id = <0x6>;
                        xlnx,sat-6-desc = "VNOC , satellite";
                        xlnx,meas-9-root-id = <0x9>;
                        xlnx,sat-6-x = <0x1a37>;
                        xlnx,sat-6-y = <0x19f9>;
                        xlnx,sat-10-desc = "ME , satellite";
                        xlnx,sat-3-desc = "XPIO , satellite";
                        xlnx,meas-5-slr-number = <0x0>;
                        xlnx,meas-10-aux-io-n = "LPD_MIO25_502";
                        xlnx,meas-0-slr-number = <0x0>;
                        xlnx,meas-10-aux-io-p = "LPD_MIO24_502";
                        xlnx,sat-11-x = <0xa0e>;
                        xlnx,sat-3-x = <0x116a>;
                        xlnx,sat-11-y = <0x23fc>;
                        xlnx,sat-3-y = <0x5ff>;
                        status = "okay";
                        xlnx,meas-8-slr-number = <0x0>;
                        xlnx,sat-8-desc = "ME , satellite";
                        xlnx,sat-7-x = <0x1a74>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_sysmon_0";
                        xlnx,sat-7-y = <0x2905>;
                        xlnx,meas-3-slr-number = <0x0>;
                        xlnx,sat-12-desc = "Clocking , column , satellite";
                        xlnx,sat-5-desc = "VNOC , satellite";
                        xlnx,sat-64-desc = "PS , LPD , satellite";
                        xlnx,sat-2-desc = "PMC , user , ADC";
                        xlnx,meas-6-slr-number = <0x0>;
                        xlnx,sat-12-x = <0xa0e>;
                        xlnx,sat-4-x = <0x1d4c>;
                        xlnx,sat-12-y = <0x1dc4>;
                        xlnx,sat-4-y = <0x5ff>;
                        xlnx,meas-10-slr-number = <0x0>;
                        xlnx,meas-1-slr-number = <0x0>;
                        xlnx,sat-8-x = <0x12ab>;
                        xlnx,sat-8-y = <0x2905>;
                        xlnx,meas-0 = "VCCAUX";
                        xlnx,meas-10 = "VAUX_CH0";
                        xlnx,meas-1 = "VCC_SOC";
                        xlnx,meas-2 = "VCCO_302";
                        xlnx,meas-3 = "VCCAUX_PMC";
                        xlnx,meas-4 = "VCCO_500";
                        xlnx,sat-7-desc = "ME , satellite";
                        xlnx,meas-5 = "VCC_PMC";
                        xlnx,meas-9-slr-number = <0x0>;
                        xlnx,meas-6 = "VCC_PSFP";
                        xlnx,meas-7 = "VCC_PSLP";
                        xlnx,sat-63-x = <0x23>;
                        xlnx,sat-1-x = <0x23>;
                        xlnx,meas-4-slr-number = <0x0>;
                        xlnx,meas-8 = "VP_VN";
                        xlnx,sat-11-desc = "Clocking , column , satellite";
                        xlnx,sat-63-y = <0xb34>;
                        xlnx,sat-1-y = <0xb34>;
                        xlnx,meas-9 = "VCCO_703";
                        xlnx,sat-4-desc = "XPIO , satellite";
                        xlnx,sat-13-x = <0xa0e>;
                        xlnx,sat-5-x = <0x1a37>;
                        xlnx,sat-13-y = <0x1795>;
                        xlnx,sat-5-y = <0xe06>;
                        phandle = <0x3c>;

                        supply@1 {
                                reg = <0x1>;
                                xlnx,name = "vccaux";
                        };

                        supply@5 {
                                reg = <0x5>;
                                xlnx,name = "vcc_soc";
                        };

                        supply@8 {
                                reg = <0x8>;
                                xlnx,name = "vcco_302";
                        };

                        supply@10 {
                                reg = <0xa>;
                                xlnx,name = "vccaux_pmc";
                        };

                        supply@7 {
                                reg = <0x7>;
                                xlnx,name = "vcco_500";
                        };

                        supply@2 {
                                reg = <0x2>;
                                xlnx,name = "vcc_pmc";
                        };

                        supply@3 {
                                reg = <0x3>;
                                xlnx,name = "vcc_psfp";
                        };

                        supply@4 {
                                reg = <0x4>;
                                xlnx,name = "vcc_pslp";
                        };

                        supply@6 {
                                reg = <0x6>;
                                xlnx,name = "vp_vn";
                        };

                        supply@9 {
                                reg = <0x9>;
                                xlnx,name = "vcco_703";
                        };

                        supply@0 {
                                reg = <0x0>;
                                xlnx,name = "vaux_ch0";
                        };
                };

                sysmon1: sysmon@109270000 {
                        compatible = "xlnx,versal-sysmon";
                        status = "disabled";
                        reg = <0x1 0x9270000 0x0 0x4000>;
                        xlnx,numchannels = [00];
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        xlnx,nodeid = <0x18225055>;
                        phandle = <0xd1>;
                };

                sysmon2: sysmon@111270000 {
                        compatible = "xlnx,versal-sysmon";
                        status = "disabled";
                        reg = <0x1 0x11270000 0x0 0x4000>;
                        xlnx,numchannels = [00];
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        xlnx,nodeid = <0x18226055>;
                        phandle = <0xd2>;
                };

                sysmon3: sysmon@119270000 {
                        compatible = "xlnx,versal-sysmon";
                        status = "disabled";
                        reg = <0x1 0x19270000 0x0 0x4000>;
                        xlnx,numchannels = [00];
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        xlnx,nodeid = <0x18227055>;
                        phandle = <0xd3>;
                };

                ttc0: timer@ff0e0000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupts = <0x0 0x25 0x4 0x0 0x26 0x4 0x0 0x27 0x4>;
                        interrupt-parent = <&imux>;
                        reg = <0x0 0xff0e0000 0x0 0x1000>;
                        timer-width = <0x20>;
                        clocks = <&versal_clk 0x27>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224024>;
                        xlnx,ttc-clk2-clksrc = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_ttc";
                        xlnx,ttc-clk1-clksrc = <0x0>;
                        xlnx,ttc-clk0-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk2-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,clock-freq = <0x8f0d0f7>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ttc_0";
                        xlnx,ttc-clk0-clksrc = <0x0>;
                        phandle = <0x59>;
                };

                ttc1: timer@ff0f0000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupts = <0x0 0x28 0x4 0x0 0x29 0x4 0x0 0x2a 0x4>;
                        interrupt-parent = <&imux>;
                        reg = <0x0 0xff0f0000 0x0 0x1000>;
                        timer-width = <0x20>;
                        clocks = <&versal_clk 0x28>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224025>;
                        xlnx,ttc-clk2-clksrc = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_ttc";
                        xlnx,ttc-clk1-clksrc = <0x0>;
                        xlnx,ttc-clk0-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk2-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,clock-freq = <0x8f0d0f7>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ttc_1";
                        xlnx,ttc-clk0-clksrc = <0x0>;
                        phandle = <0x5a>;
                };

                ttc2: timer@ff100000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupts = <0x0 0x2b 0x4 0x0 0x2c 0x4 0x0 0x2d 0x4>;
                        interrupt-parent = <&imux>;
                        reg = <0x0 0xff100000 0x0 0x1000>;
                        timer-width = <0x20>;
                        clocks = <&versal_clk 0x29>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224026>;
                        xlnx,ttc-clk2-clksrc = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_ttc";
                        xlnx,ttc-clk1-clksrc = <0x0>;
                        xlnx,ttc-clk0-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk2-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,clock-freq = <0x8f0d0f7>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ttc_2";
                        xlnx,ttc-clk0-clksrc = <0x0>;
                        phandle = <0x5b>;
                };

                ttc3: timer@ff110000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupts = <0x0 0x2e 0x4 0x0 0x2f 0x4 0x0 0x30 0x4>;
                        interrupt-parent = <&imux>;
                        reg = <0x0 0xff110000 0x0 0x1000>;
                        timer-width = <0x20>;
                        clocks = <&versal_clk 0x2a>,
                         <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224027>;
                        xlnx,ttc-clk2-clksrc = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_ttc";
                        xlnx,ttc-clk1-clksrc = <0x0>;
                        xlnx,ttc-clk0-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk1-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-clk2-freq-hz = <0x8f0d0f7>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,clock-freq = <0x8f0d0f7>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ttc_3";
                        xlnx,ttc-clk0-clksrc = <0x0>;
                        phandle = <0x5c>;
                };

                usb0: usb@ff9d0000 {
                        compatible = "xlnx,versal-dwc3";
                        status = "disabled";
                        reg = <0x0 0xff9d0000 0x0 0x100>;
                        clock-names = "bus_clk", "ref_clk";
                        ranges;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        clocks = <&versal_clk 0x5b>,
                         <&versal_clk 0x68>;
                        power-domains = <&versal_firmware 0x18224018>;
                        resets = <&versal_reset 0xc104036>;
                        phandle = <0xd4>;

                        dwc3_0: usb@fe200000 {
                                compatible = "snps,dwc3";
                                status = "disabled";
                                reg = <0x0 0xfe200000 0x0 0x10000>;
                                interrupt-names = "host", "peripheral", "otg", "wakeup";
                                interrupts = <0x0 0x16 0x4 0x0 0x16 0x4 0x0 0x1a 0x4 0x0 0x4a 0x4>;
                                snps,dis_u2_susphy_quirk;
                                snps,dis_u3_susphy_quirk;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                clock-names = "ref";
                                clocks = <&versal_clk 0x5b>;
                                phandle = <0xd5>;
                        };
                };

                cpm_pciea: pci@fca10000 {
                        device_type = "pci";
                        #address-cells = <0x3>;
                        #interrupt-cells = <0x1>;
                        #size-cells = <0x2>;
                        compatible = "xlnx,versal-cpm-host-1.00";
                        status = "disabled";
                        interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc_0 0x0>,
                         <0x0 0x0 0x0 0x2 &pcie_intc_0 0x1>,
                         <0x0 0x0 0x0 0x3 &pcie_intc_0 0x2>,
                         <0x0 0x0 0x0 0x4 &pcie_intc_0 0x3>;
                        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
                        interrupt-names = "misc";
                        interrupts = <0x0 0x48 0x4>;
                        xlnx,csr-slcr = <0x6 0x0>;
                        xlnx,num-of-bars = <0x2>;
                        xlnx,port-type = <0x1>;
                        interrupt-parent = <&imux>;
                        bus-range = <0x0 0xff>;
                        ranges = <0x2000000 0x0 0xe0010000 0x0 0xe0010000 0x0 0x10000000 0x43000000 0x80 0x0 0x80 0x0 0x0 0x80000000>;
                        msi-map = <0x0 0x4 0x0 0x10000>;
                        reg = <0x6 0x0 0x0 0x1000000 0x0 0xfca10000 0x0 0x1000>;
                        reg-names = "cfg", "cpm_slcr";
                        phandle = <0xd6>;

                        pcie_intc_0: interrupt-controller {
                                #address-cells = <0x0>;
                                #interrupt-cells = <0x1>;
                                interrupt-controller;
                                phandle = <0xa9>;
                        };
                };

                cpm5_pcie: pcie@fcdd0000 {
                        device_type = "pci";
                        #address-cells = <0x3>;
                        #interrupt-cells = <0x1>;
                        #size-cells = <0x2>;
                        compatible = "xlnx,versal-cpm5-host";
                        status = "disabled";
                        interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc_2 0x0>,
                         <0x0 0x0 0x0 0x2 &pcie_intc_2 0x1>,
                         <0x0 0x0 0x0 0x3 &pcie_intc_2 0x2>,
                         <0x0 0x0 0x0 0x4 &pcie_intc_2 0x3>;
                        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
                        interrupt-names = "misc";
                        interrupts = <0x0 0x48 0x4>;
                        xlnx,csr-slcr = <0xfce20000>;
                        xlnx,num-of-bars = <0x2>;
                        xlnx,port-type = <0x1>;
                        interrupt-parent = <&imux>;
                        bus-range = <0x0 0xff>;
                        ranges = <0x2000000 0x0 0xe0000000 0x0 0xe0000000 0x0 0x10000000 0x43000000 0x80 0x0 0x80 0x0 0x0 0x80000000>;
                        msi-map = <0x0 0x4 0x0 0x10000>;
                        reg = <0x6 0x0 0x0 0x1000000 0x0 0xfcdd0000 0x0 0x1000 0x0 0xfce20000 0x0 0x1000000>;
                        reg-names = "cfg", "cpm_slcr", "cpm_csr";
                        phandle = <0xd7>;

                        pcie_intc_2: interrupt-controller {
                                #address-cells = <0x0>;
                                #interrupt-cells = <0x1>;
                                interrupt-controller;
                                phandle = <0xaa>;
                        };
                };

                watchdog: watchdog@fd4d0000 {
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xfd4d0000 0x0 0x10000>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0x64 0x1 0x0 0x6d 0x1 0x0 0x6c 0x1 0x0 0x6e 0x1>;
                        interrupt-parent = <&imux>;
                        timeout-sec = <0x1e>;
                        clocks = <&versal_clk 0x4c>;
                        power-domains = <&versal_firmware 0x18224029>;
                        phandle = <0xd8>;
                };

                watchdog1: watchdog@ff120000 {
                        compatible = "xlnx,versal-wwdt";
                        status = "disabled";
                        reg = <0x0 0xff120000 0x0 0x10000>;
                        interrupt-parent = <&imux>;
                        interrupt-names = "wdt", "wwdt_reset_pending", "gwdt", "gwdt_reset_pending";
                        interrupts = <0x0 0x31 0x1 0x0 0x45 0x1 0x0 0x46 0x4 0x0 0x47 0x4>;
                        timeout-sec = <0x1e>;
                        clocks = <&versal_clk 0x52>;
                        power-domains = <&versal_firmware 0x18224028>;
                        phandle = <0xd9>;
                };

                xilsem_edac: edac@f2014050 {
                        compatible = "xlnx,versal-xilsem-edac";
                        status = "disabled";
                        reg = <0x0 0xf2014050 0x0 0xc4>;
                        phandle = <0xda>;
                };

                dma0: pmcdma@f11c0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-csudma-1.0";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x83 0x4>;
                        reg = <0x0 0xf11c0000 0x0 0x10000>;
                        xlnx,dma-type = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc_dma";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_dma_0";
                        phandle = <0x31>;
                };

                dma1: pmcdma@f11d0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-csudma-1.0";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x84 0x4>;
                        reg = <0x0 0xf11d0000 0x0 0x10000>;
                        xlnx,dma-type = <0x2>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc_dma";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_dma_1";
                        phandle = <0x32>;
                };

                iomodule0: iomodule@f0280000 {
                        status = "okay";
                        compatible = "xlnx,iomodule-3.1";
                        reg = <0x0 0xf0280000 0x0 0x1000 0xffffffff 0xffffffff 0x0 0xe0000>;
                        xlnx,intc-has-fast = <0x0>;
                        xlnx,intc-base-vectors = <0xf0240000>;
                        xlnx,intc-addr-width = <0x20>;
                        xlnx,intc-level-edge = <0x7fff>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,uart-baudrate = <0x1c200>;
                        xlnx,pit-used = <0x1 0x1 0x1 0x1>;
                        xlnx,pit-size = <0x20 0x20 0x20 0x20>;
                        xlnx,pit-mask = <0xffffffff 0xffffffff 0xffffffff 0xffffffff>;
                        xlnx,pit-prescaler = <0x9 0x0 0x9 0x0>;
                        xlnx,pit-readable = <0x1 0x1 0x1 0x1>;
                        xlnx,gpo-init = <0x0 0x0 0x0 0x0>;
                        xlnx,options = <0x1>;
                        xlnx,max-intr-size = <0x20>;
                        xlnx,gpo4-size = <0x20>;
                        xlnx,tmr = <0x0>;
                        xlnx,pit1-readable = <0x1>;
                        xlnx,mask = <0xfffff000>;
                        xlnx,pit2-prescaler = <0x0>;
                        xlnx,gpi3-interrupt = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,intc-positive = <0xffff>;
                        xlnx,ip-name = "iomodule";
                        xlnx,gpo1-size = <0x3>;
                        xlnx,pit3-size = <0x20>;
                        xlnx,fit3-interrupt = <0x0>;
                        xlnx,fit1-no-clocks = <0x1848>;
                        xlnx,gpi2-size = <0x20>;
                        xlnx,pit2-readable = <0x1>;
                        xlnx,intc-irq-connection = <0x0>;
                        xlnx,uart-tx-interrupt = <0x1>;
                        xlnx,use-config-reset = <0x0>;
                        xlnx,pit2-interrupt = <0x1>;
                        xlnx,gpo4-init = <0x0>;
                        xlnx,pit3-readable = <0x1>;
                        xlnx,pit3-prescaler = <0x9>;
                        xlnx,gpi4-interrupt = <0x0>;
                        xlnx,gpo1-init = <0x0>;
                        xlnx,use-io-bus = <0x0>;
                        xlnx,use-gpo1 = <0x1>;
                        xlnx,fit4-interrupt = <0x0>;
                        xlnx,gpo3-size = <0x20>;
                        xlnx,use-gpo2 = <0x0>;
                        xlnx,uart-data-bits = <0x8>;
                        xlnx,gpio1-board-interface = "Custom";
                        xlnx,use-gpo3 = <0x0>;
                        xlnx,fit2-no-clocks = <0x1848>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,use-gpo4 = <0x0>;
                        xlnx,gpi4-size = <0x20>;
                        xlnx,gpio3-board-interface = "Custom";
                        xlnx,uart-rx-interrupt = <0x1>;
                        xlnx,uart-error-interrupt = <0x1>;
                        xlnx,gpio4-board-interface = "Custom";
                        xlnx,pit4-readable = <0x1>;
                        xlnx,intc-use-irq-out = <0x0>;
                        xlnx,use-board-flow;
                        xlnx,pit2-size = <0x20>;
                        xlnx,intc-intr-size = <0x10>;
                        xlnx,intc-use-ext-intr = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_iomodule_0";
                        xlnx,gpi1-size = <0x20>;
                        xlnx,edk-special = "INTR_CTRL";
                        xlnx,pit3-interrupt = <0x1>;
                        xlnx,use-gpi1 = <0x0>;
                        xlnx,gpi1-interrupt = <0x0>;
                        xlnx,use-gpi2 = <0x0>;
                        xlnx,use-gpi3 = <0x0>;
                        xlnx,use-gpi4 = <0x0>;
                        xlnx,fit1-interrupt = <0x0>;
                        xlnx,pit4-prescaler = <0x0>;
                        xlnx,gpo3-init = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,fit3-no-clocks = <0x1848>;
                        xlnx,use-uart-rx = <0x1>;
                        xlnx,instance = "iomodule_0";
                        xlnx,uart-prog-baudrate = <0x1>;
                        xlnx,use-pit1 = <0x1>;
                        xlnx,gpo2-size = <0x20>;
                        xlnx,use-pit2 = <0x1>;
                        xlnx,pit4-size = <0x20>;
                        xlnx,use-pit3 = <0x1>;
                        xlnx,use-pit4 = <0x1>;
                        xlnx,pit4-interrupt = <0x1>;
                        xlnx,gpi3-size = <0x20>;
                        xlnx,intc-async-intr = <0xffff>;
                        xlnx,avoid-primitives = <0x0>;
                        xlnx,gpi2-interrupt = <0x0>;
                        xlnx,pit1-prescaler = <0x9>;
                        xlnx,use-tmr-disable = <0x0>;
                        xlnx,use-fit1 = <0x0>;
                        xlnx,pit1-size = <0x20>;
                        xlnx,intc-num-sync-ff = <0x2>;
                        xlnx,uart-board-interface = "rs232_uart";
                        xlnx,use-fit2 = <0x0>;
                        xlnx,fit2-interrupt = <0x0>;
                        xlnx,use-fit3 = <0x0>;
                        xlnx,use-fit4 = <0x0>;
                        xlnx,uart-use-parity = <0x0>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,fit4-no-clocks = <0x1848>;
                        xlnx,uart-odd-parity = <0x0>;
                        xlnx,freq = <0x5f5e100>;
                        xlnx,use-uart-tx = <0x1>;
                        xlnx,pit1-interrupt = <0x1>;
                        xlnx,gpo2-init = <0x0>;
                        xlnx,io-mask = <0xfffe0000>;
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x8c>;
                };

                ipi_pmc: mailbox@ff320000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x1b 0x4>;
                        reg = <0x0 0xff320000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x2>;
                        xlnx,ipi-id = <0x1>;
                        xlnx,ipi-buf-index = <0x1>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "PMC";
                        xlnx,buffer-base = <0xff3f0200>;
                        xlnx,buffer-index = <0x1>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x3b>;
                        xlnx,bit-position = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_pmc";
                        phandle = <0x87>;

                        blp_cips_pspmc_0_psv_ipi_pmc_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f02a0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0280>;
                                phandle = <0xdb>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f02e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f02c0>;
                                phandle = <0xdc>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0320>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0300>;
                                phandle = <0xdd>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0360>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0340>;
                                phandle = <0xde>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f03a0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0380>;
                                phandle = <0xdf>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f03e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f03c0>;
                                phandle = <0xe0>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0xe1>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0260>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0240>;
                                phandle = <0xe2>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0xe3>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0220>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0200>;
                                phandle = <0xe4>;
                        };
                };

                ipi_pmc_nobuf: mailbox@ff390000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x1c 0x4>;
                        reg = <0x0 0xff390000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x100>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0xffff>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "PMC";
                        xlnx,buffer-base = "NIL";
                        xlnx,buffer-index = "NIL";
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x3c>;
                        xlnx,bit-position = <0x8>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_pmc_nobuf";
                        phandle = <0x88>;

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                phandle = <0xe5>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                phandle = <0xe6>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                phandle = <0xe7>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                phandle = <0xe8>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                phandle = <0xe9>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                phandle = <0xea>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0xeb>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                phandle = <0xec>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0xed>;
                        };

                        blp_cips_pspmc_0_psv_ipi_pmc_nobuf_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                phandle = <0xee>;
                        };
                };

                ipi_psm: mailbox@ff310000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x1d 0x4>;
                        reg = <0x0 0xff310000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x0>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "PSM";
                        xlnx,buffer-base = <0xff3f0000>;
                        xlnx,buffer-index = <0x0>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x3d>;
                        xlnx,bit-position = <0x0>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_psm";
                        phandle = <0x8e>;

                        blp_cips_pspmc_0_psv_ipi_psm_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f00a0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0080>;
                                phandle = <0xef>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f00e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f00c0>;
                                phandle = <0xf0>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0120>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0100>;
                                phandle = <0xf1>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0160>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0140>;
                                phandle = <0xf2>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f01a0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0180>;
                                phandle = <0xf3>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f01e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f01c0>;
                                phandle = <0xf4>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0xf5>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0060>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0040>;
                                phandle = <0xf6>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0xf7>;
                        };

                        blp_cips_pspmc_0_psv_ipi_psm_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0020>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0000>;
                                phandle = <0xf8>;
                        };
                };

                ipi0: mailbox@ff330000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x1e 0x4>;
                        reg = <0x0 0xff330000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x4>;
                        xlnx,ipi-id = <0x2>;
                        xlnx,ipi-buf-index = <0x2>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "A72";
                        xlnx,buffer-base = <0xff3f0400>;
                        xlnx,buffer-index = <0x2>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x3e>;
                        xlnx,bit-position = <0x2>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_0";
                        phandle = <0x5>;

                        blp_cips_pspmc_0_psv_ipi_0_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f04a0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0480>;
                                phandle = <0xf9>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f04e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f04c0>;
                                phandle = <0xfa>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0520>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0500>;
                                phandle = <0xfb>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0560>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0540>;
                                phandle = <0xfc>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f05a0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0580>;
                                phandle = <0xfd>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f05e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f05c0>;
                                phandle = <0xfe>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0xff>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0460>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0440>;
                                phandle = <0x100>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x101>;
                        };

                        blp_cips_pspmc_0_psv_ipi_0_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0420>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0400>;
                                phandle = <0x102>;
                        };
                };

                ipi1: mailbox@ff340000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x1f 0x4>;
                        reg = <0x0 0xff340000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x8>;
                        xlnx,ipi-id = <0x3>;
                        xlnx,ipi-buf-index = <0x3>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "A72";
                        xlnx,buffer-base = <0xff3f0600>;
                        xlnx,buffer-index = <0x3>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x3f>;
                        xlnx,bit-position = <0x3>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_1";
                        phandle = <0x6>;

                        blp_cips_pspmc_0_psv_ipi_1_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f06a0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0680>;
                                phandle = <0x103>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f06e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f06c0>;
                                phandle = <0x104>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0720>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0700>;
                                phandle = <0x105>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0760>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0740>;
                                phandle = <0x106>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f07a0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0780>;
                                phandle = <0x107>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f07e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f07c0>;
                                phandle = <0x108>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x109>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0660>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0640>;
                                phandle = <0x10a>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x10b>;
                        };

                        blp_cips_pspmc_0_psv_ipi_1_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0620>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0600>;
                                phandle = <0x10c>;
                        };
                };

                ipi2: mailbox@ff350000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x20 0x4>;
                        reg = <0x0 0xff350000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x10>;
                        xlnx,ipi-id = <0x4>;
                        xlnx,ipi-buf-index = <0x4>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "A72";
                        xlnx,buffer-base = <0xff3f0800>;
                        xlnx,buffer-index = <0x4>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x40>;
                        xlnx,bit-position = <0x4>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_2";
                        phandle = <0x7>;

                        blp_cips_pspmc_0_psv_ipi_2_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f08a0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0880>;
                                phandle = <0x10d>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f08e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f08c0>;
                                phandle = <0x10e>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0920>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0900>;
                                phandle = <0x10f>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0960>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0940>;
                                phandle = <0x110>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f09a0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0980>;
                                phandle = <0x111>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f09e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f09c0>;
                                phandle = <0x112>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x113>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0860>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0840>;
                                phandle = <0x114>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x115>;
                        };

                        blp_cips_pspmc_0_psv_ipi_2_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0820>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0800>;
                                phandle = <0x116>;
                        };
                };

                ipi3: mailbox@ff360000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x21 0x4>;
                        reg = <0x0 0xff360000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x20>;
                        xlnx,ipi-id = <0x5>;
                        xlnx,ipi-buf-index = <0x5>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "R5_0";
                        xlnx,buffer-base = <0xff3f0a00>;
                        xlnx,buffer-index = <0x5>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x41>;
                        xlnx,bit-position = <0x5>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_3";
                        phandle = <0x95>;

                        blp_cips_pspmc_0_psv_ipi_3_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0aa0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0a80>;
                                phandle = <0x117>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0ae0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f0ac0>;
                                phandle = <0x118>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0b20>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0b00>;
                                phandle = <0x119>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0b60>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0b40>;
                                phandle = <0x11a>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0ba0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0b80>;
                                phandle = <0x11b>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0be0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f0bc0>;
                                phandle = <0x11c>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x11d>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0a60>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0a40>;
                                phandle = <0x11e>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x11f>;
                        };

                        blp_cips_pspmc_0_psv_ipi_3_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0a20>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0a00>;
                                phandle = <0x120>;
                        };
                };

                ipi4: mailbox@ff370000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x22 0x4>;
                        reg = <0x0 0xff370000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x40>;
                        xlnx,ipi-id = <0x6>;
                        xlnx,ipi-buf-index = <0x6>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "R5_0";
                        xlnx,buffer-base = <0xff3f0c00>;
                        xlnx,buffer-index = <0x6>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x42>;
                        xlnx,bit-position = <0x6>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_4";
                        phandle = <0x96>;

                        blp_cips_pspmc_0_psv_ipi_4_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0ca0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0c80>;
                                phandle = <0x121>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0ce0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f0cc0>;
                                phandle = <0x122>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0d20>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0d00>;
                                phandle = <0x123>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0d60>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0d40>;
                                phandle = <0x124>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0da0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0d80>;
                                phandle = <0x125>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0de0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f0dc0>;
                                phandle = <0x126>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x127>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0c60>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0c40>;
                                phandle = <0x128>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x129>;
                        };

                        blp_cips_pspmc_0_psv_ipi_4_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0c20>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0c00>;
                                phandle = <0x12a>;
                        };
                };

                ipi5: mailbox@ff380000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x23 0x4>;
                        reg = <0x0 0xff380000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x80>;
                        xlnx,ipi-id = <0x7>;
                        xlnx,ipi-buf-index = <0x7>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "R5_1";
                        xlnx,buffer-base = <0xff3f0e00>;
                        xlnx,buffer-index = <0x7>;
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x43>;
                        xlnx,bit-position = <0x7>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_5";
                        phandle = <0x9f>;

                        blp_cips_pspmc_0_psv_ipi_5_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0ea0>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff3f0e80>;
                                phandle = <0x12b>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0ee0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff3f0ec0>;
                                phandle = <0x12c>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0f20>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff3f0f00>;
                                phandle = <0x12d>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0f60>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                xlnx,ipi-req-msg-buf = <0xff3f0f40>;
                                phandle = <0x12e>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0fa0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                xlnx,ipi-req-msg-buf = <0xff3f0f80>;
                                phandle = <0x12f>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0fe0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff3f0fc0>;
                                phandle = <0x130>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x131>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0e60>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff3f0e40>;
                                phandle = <0x132>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x133>;
                        };

                        blp_cips_pspmc_0_psv_ipi_5_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff3f0e20>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff3f0e00>;
                                phandle = <0x134>;
                        };
                };

                ipi6: mailbox@ff3a0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&imux>;
                        interrupts = <0x0 0x24 0x4>;
                        reg = <0x0 0xff3a0000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x200>;
                        xlnx,ipi-id = <0x9>;
                        xlnx,ipi-buf-index = <0xffff>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        ranges;
                        xlnx,rable = <0x0>;
                        xlnx,cpu-name = "R5_1";
                        xlnx,buffer-base = "NIL";
                        xlnx,buffer-index = "NIL";
                        xlnx,ip-name = "psv_ipi";
                        xlnx,ipi-target-count = <0xa>;
                        xlnx,int-id = <0x44>;
                        xlnx,bit-position = <0x9>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_6";
                        phandle = <0xa0>;

                        blp_cips_pspmc_0_psv_ipi_6_0: child@0 {
                                xlnx,ipi-bitmask = <0x4>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x2>;
                                phandle = <0x135>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_1: child@1 {
                                xlnx,ipi-bitmask = <0x8>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x3>;
                                phandle = <0x136>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_2: child@2 {
                                xlnx,ipi-bitmask = <0x10>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x4>;
                                phandle = <0x137>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_3: child@3 {
                                xlnx,ipi-bitmask = <0x20>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x5>;
                                phandle = <0x138>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_4: child@4 {
                                xlnx,ipi-bitmask = <0x40>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x6>;
                                phandle = <0x139>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_5: child@5 {
                                xlnx,ipi-bitmask = <0x80>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x7>;
                                phandle = <0x13a>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_6: child@6 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-id = <0x9>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x13b>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_7: child@7 {
                                xlnx,ipi-bitmask = <0x2>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x1>;
                                phandle = <0x13c>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_8: child@8 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0xffff>;
                                phandle = <0x13d>;
                        };

                        blp_cips_pspmc_0_psv_ipi_6_9: child@9 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x0>;
                                phandle = <0x13e>;
                        };
                };

                coresight: coresight@f0800000 {
                        compatible = "xlnx,coresight-1.0";
                        status = "okay";
                        reg = <0x0 0xf0800000 0x0 0x10000>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_coresight";
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_0";
                        phandle = <0x14>;
                };

                blp_cips_pspmc_0_psv_apu_0: blp_cips_pspmc_0_psv_apu_0@fd5c0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-apu-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_apu";
                        reg = <0x0 0xfd5c0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_apu_0";
                        phandle = <0x4c>;
                };

                blp_cips_pspmc_0_psv_coresight_a720_cti: blp_cips_pspmc_0_psv_coresight_a720_cti@f0d10000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a720-cti-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a720_cti";
                        reg = <0x0 0xf0d10000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a720_cti";
                        phandle = <0x1d>;
                };

                blp_cips_pspmc_0_psv_coresight_a720_dbg: blp_cips_pspmc_0_psv_coresight_a720_dbg@f0d00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a720-dbg-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a720_dbg";
                        reg = <0x0 0xf0d00000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a720_dbg";
                        phandle = <0x1c>;
                };

                blp_cips_pspmc_0_psv_coresight_a720_etm: blp_cips_pspmc_0_psv_coresight_a720_etm@f0d30000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a720-etm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a720_etm";
                        reg = <0x0 0xf0d30000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a720_etm";
                        phandle = <0x1f>;
                };

                blp_cips_pspmc_0_psv_coresight_a720_pmu: blp_cips_pspmc_0_psv_coresight_a720_pmu@f0d20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a720-pmu-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a720_pmu";
                        reg = <0x0 0xf0d20000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a720_pmu";
                        phandle = <0x1e>;
                };

                blp_cips_pspmc_0_psv_coresight_a721_cti: blp_cips_pspmc_0_psv_coresight_a721_cti@f0d50000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a721-cti-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a721_cti";
                        reg = <0x0 0xf0d50000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a721_cti";
                        phandle = <0x21>;
                };

                blp_cips_pspmc_0_psv_coresight_a721_dbg: blp_cips_pspmc_0_psv_coresight_a721_dbg@f0d40000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a721-dbg-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a721_dbg";
                        reg = <0x0 0xf0d40000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a721_dbg";
                        phandle = <0x20>;
                };

                blp_cips_pspmc_0_psv_coresight_a721_etm: blp_cips_pspmc_0_psv_coresight_a721_etm@f0d70000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a721-etm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a721_etm";
                        reg = <0x0 0xf0d70000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a721_etm";
                        phandle = <0x23>;
                };

                blp_cips_pspmc_0_psv_coresight_a721_pmu: blp_cips_pspmc_0_psv_coresight_a721_pmu@f0d60000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-a721-pmu-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_a721_pmu";
                        reg = <0x0 0xf0d60000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_a721_pmu";
                        phandle = <0x22>;
                };

                blp_cips_pspmc_0_psv_coresight_apu_cti: blp_cips_pspmc_0_psv_coresight_apu_cti@f0ca0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-apu-cti-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_apu_cti";
                        reg = <0x0 0xf0ca0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_apu_cti";
                        phandle = <0x1b>;
                };

                blp_cips_pspmc_0_psv_coresight_apu_ela: blp_cips_pspmc_0_psv_coresight_apu_ela@f0c60000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-apu-ela-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_apu_ela";
                        reg = <0x0 0xf0c60000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_apu_ela";
                        phandle = <0x1a>;
                };

                blp_cips_pspmc_0_psv_coresight_apu_etf: blp_cips_pspmc_0_psv_coresight_apu_etf@f0c30000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-apu-etf-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_apu_etf";
                        reg = <0x0 0xf0c30000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_apu_etf";
                        phandle = <0x19>;
                };

                blp_cips_pspmc_0_psv_coresight_apu_fun: blp_cips_pspmc_0_psv_coresight_apu_fun@f0c20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-apu-fun-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_apu_fun";
                        reg = <0x0 0xf0c20000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_apu_fun";
                        phandle = <0x18>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_atm: blp_cips_pspmc_0_psv_coresight_cpm_atm@f0f80000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-atm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_atm";
                        reg = <0x0 0xf0f80000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_atm";
                        phandle = <0x2a>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_cti2a: blp_cips_pspmc_0_psv_coresight_cpm_cti2a@f0fa0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-cti2a-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_cti2a";
                        reg = <0x0 0xf0fa0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_cti2a";
                        phandle = <0x2b>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_cti2d: blp_cips_pspmc_0_psv_coresight_cpm_cti2d@f0fd0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-cti2d-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_cti2d";
                        reg = <0x0 0xf0fd0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_cti2d";
                        phandle = <0x2c>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_ela2a: blp_cips_pspmc_0_psv_coresight_cpm_ela2a@f0f40000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-ela2a-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_ela2a";
                        reg = <0x0 0xf0f40000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_ela2a";
                        phandle = <0x26>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_ela2b: blp_cips_pspmc_0_psv_coresight_cpm_ela2b@f0f50000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-ela2b-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_ela2b";
                        reg = <0x0 0xf0f50000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_ela2b";
                        phandle = <0x27>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_ela2c: blp_cips_pspmc_0_psv_coresight_cpm_ela2c@f0f60000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-ela2c-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_ela2c";
                        reg = <0x0 0xf0f60000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_ela2c";
                        phandle = <0x28>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_ela2d: blp_cips_pspmc_0_psv_coresight_cpm_ela2d@f0f70000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-ela2d-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_ela2d";
                        reg = <0x0 0xf0f70000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_ela2d";
                        phandle = <0x29>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_fun: blp_cips_pspmc_0_psv_coresight_cpm_fun@f0f20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-fun-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_fun";
                        reg = <0x0 0xf0f20000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_fun";
                        phandle = <0x25>;
                };

                blp_cips_pspmc_0_psv_coresight_cpm_rom: blp_cips_pspmc_0_psv_coresight_cpm_rom@f0f00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-cpm-rom-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_cpm_rom";
                        reg = <0x0 0xf0f00000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_cpm_rom";
                        phandle = <0x24>;
                };

                blp_cips_pspmc_0_psv_coresight_fpd_atm: blp_cips_pspmc_0_psv_coresight_fpd_atm@f0b80000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-fpd-atm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_fpd_atm";
                        reg = <0x0 0xf0b80000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_fpd_atm";
                        phandle = <0x17>;
                };

                blp_cips_pspmc_0_psv_coresight_fpd_stm: blp_cips_pspmc_0_psv_coresight_fpd_stm@f0b70000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-fpd-stm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_fpd_stm";
                        reg = <0x0 0xf0b70000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_fpd_stm";
                        phandle = <0x16>;
                };

                blp_cips_pspmc_0_psv_coresight_lpd_atm: blp_cips_pspmc_0_psv_coresight_lpd_atm@f0980000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-coresight-lpd-atm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_coresight_lpd_atm";
                        reg = <0x0 0xf0980000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_coresight_lpd_atm";
                        phandle = <0x15>;
                };

                blp_cips_pspmc_0_psv_cpm: blp_cips_pspmc_0_psv_cpm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-cpm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_cpm";
                        reg = <0x0 0xfc000000 0x0 0x1000000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_cpm";
                        phandle = <0x46>;
                };

                blp_cips_pspmc_0_psv_crf_0: blp_cips_pspmc_0_psv_crf_0@fd1a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-crf-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_crf";
                        reg = <0x0 0xfd1a0000 0x0 0x140000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_crf_0";
                        phandle = <0x48>;
                };

                blp_cips_pspmc_0_psv_crl_0: blp_cips_pspmc_0_psv_crl_0@ff5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-crl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_crl";
                        reg = <0x0 0xff5e0000 0x0 0x300000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_crl_0";
                        phandle = <0x61>;
                };

                blp_cips_pspmc_0_psv_crp_0: blp_cips_pspmc_0_psv_crp_0@f1260000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-crp-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_crp";
                        reg = <0x0 0xf1260000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_crp_0";
                        phandle = <0x3b>;
                };

                blp_cips_pspmc_0_psv_fpd_afi_0: blp_cips_pspmc_0_psv_fpd_afi_0@fd360000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-afi-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_afi";
                        reg = <0x0 0xfd360000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_afi_0";
                        phandle = <0x49>;
                };

                blp_cips_pspmc_0_psv_fpd_afi_2: blp_cips_pspmc_0_psv_fpd_afi_2@fd380000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-afi-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_afi";
                        reg = <0x0 0xfd380000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_afi_2";
                        phandle = <0x4a>;
                };

                blp_cips_pspmc_0_psv_fpd_afi_mem_0: blp_cips_pspmc_0_psv_fpd_afi_mem_0@a4000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-afi-mem-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_afi_mem";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xa4000000 0x0 0xc000000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_afi_mem_0";
                        phandle = <0x13f>;
                };

                blp_cips_pspmc_0_psv_fpd_afi_mem_2: blp_cips_pspmc_0_psv_fpd_afi_mem_2@b0000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-afi-mem-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_afi_mem";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xb0000000 0x0 0x10000000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_afi_mem_2";
                        phandle = <0x140>;
                };

                blp_cips_pspmc_0_psv_fpd_cci_0: blp_cips_pspmc_0_psv_fpd_cci_0@fd5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-cci-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_cci";
                        reg = <0x0 0xfd5e0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_cci_0";
                        phandle = <0x4d>;
                };

                blp_cips_pspmc_0_psv_fpd_gpv_0: blp_cips_pspmc_0_psv_fpd_gpv_0@fd700000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-gpv-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_gpv";
                        reg = <0x0 0xfd700000 0x0 0x100000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_gpv_0";
                        phandle = <0x51>;
                };

                blp_cips_pspmc_0_psv_fpd_slcr_0: blp_cips_pspmc_0_psv_fpd_slcr_0@fd610000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-slcr-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_slcr";
                        reg = <0x0 0xfd610000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_slcr_0";
                        phandle = <0x4f>;
                };

                blp_cips_pspmc_0_psv_fpd_slcr_secure_0: blp_cips_pspmc_0_psv_fpd_slcr_secure_0@fd690000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_slcr_secure";
                        reg = <0x0 0xfd690000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_slcr_secure_0";
                        phandle = <0x50>;
                };

                blp_cips_pspmc_0_psv_fpd_smmu_0: blp_cips_pspmc_0_psv_fpd_smmu_0@fd5f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-fpd-smmu-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_fpd_smmu";
                        reg = <0x0 0xfd5f0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_smmu_0";
                        phandle = <0x4e>;
                };

                blp_cips_pspmc_0_psv_ipi_buffer: blp_cips_pspmc_0_psv_ipi_buffer@ff3f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-ipi-buffer-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_ipi_buffer";
                        reg = <0x0 0xff3f0000 0x0 0x1000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ipi_buffer";
                        phandle = <0x141>;
                };

                blp_cips_pspmc_0_psv_lpd_afi_0: blp_cips_pspmc_0_psv_lpd_afi_0@ff9b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-lpd-afi-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_lpd_afi";
                        reg = <0x0 0xff9b0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_lpd_afi_0";
                        phandle = <0x71>;
                };

                blp_cips_pspmc_0_psv_lpd_afi_mem_0: blp_cips_pspmc_0_psv_lpd_afi_mem_0@80000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-lpd-afi-mem-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_lpd_afi_mem";
                        xlnx,is-hierarchy;
                        reg = <0x0 0x80000000 0x0 0x20000000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_lpd_afi_mem_0";
                        phandle = <0x142>;
                };

                blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0: blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0@ff0a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-lpd-iou-secure-slcr-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_lpd_iou_secure_slcr";
                        reg = <0x0 0xff0a0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0";
                        phandle = <0x57>;
                };

                blp_cips_pspmc_0_psv_lpd_iou_slcr_0: blp_cips_pspmc_0_psv_lpd_iou_slcr_0@ff080000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-lpd-iou-slcr-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_lpd_iou_slcr";
                        reg = <0x0 0xff080000 0x0 0x20000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_lpd_iou_slcr_0";
                        phandle = <0x56>;
                };

                blp_cips_pspmc_0_psv_lpd_slcr_0: blp_cips_pspmc_0_psv_lpd_slcr_0@ff410000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-lpd-slcr-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_lpd_slcr";
                        reg = <0x0 0xff410000 0x0 0x100000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_lpd_slcr_0";
                        phandle = <0x5f>;
                };

                blp_cips_pspmc_0_psv_lpd_slcr_secure_0: blp_cips_pspmc_0_psv_lpd_slcr_secure_0@ff510000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-lpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_lpd_slcr_secure";
                        reg = <0x0 0xff510000 0x0 0x40000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_lpd_slcr_secure_0";
                        phandle = <0x60>;
                };

                blp_cips_pspmc_0_psv_ocm_ctrl: blp_cips_pspmc_0_psv_ocm_ctrl@ff960000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-ocm-1.0";
                        status = "okay";
                        power-domains = <&versal_firmware 0x18314007>;
                        xlnx,ip-name = "psv_ocm";
                        reg = <0x0 0xff960000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_ocm_ctrl";
                        phandle = <0x6c>;
                };

                blp_cips_pspmc_0_psv_pmc_aes: blp_cips_pspmc_0_psv_pmc_aes@f11e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-aes-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_aes";
                        reg = <0x0 0xf11e0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_aes";
                        phandle = <0x33>;
                };

                blp_cips_pspmc_0_psv_pmc_bbram_ctrl: blp_cips_pspmc_0_psv_pmc_bbram_ctrl@f11f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-bbram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_bbram_ctrl";
                        reg = <0x0 0xf11f0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_bbram_ctrl";
                        phandle = <0x34>;
                };

                blp_cips_pspmc_0_psv_pmc_cfi_cframe_0: blp_cips_pspmc_0_psv_pmc_cfi_cframe_0@f12d0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-cfi-cframe-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_cfi_cframe";
                        reg = <0x0 0xf12d0000 0x0 0x1000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_cfi_cframe_0";
                        phandle = <0x3f>;
                };

                blp_cips_pspmc_0_psv_pmc_cfu_apb_0: blp_cips_pspmc_0_psv_pmc_cfu_apb_0@f12b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-cfu-apb-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_cfu_apb";
                        reg = <0x0 0xf12b0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_cfu_apb_0";
                        phandle = <0x3e>;
                };

                blp_cips_pspmc_0_psv_pmc_efuse_cache: blp_cips_pspmc_0_psv_pmc_efuse_cache@f1250000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-efuse-cache-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_efuse_cache";
                        reg = <0x0 0xf1250000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_efuse_cache";
                        phandle = <0x3a>;
                };

                blp_cips_pspmc_0_psv_pmc_efuse_ctrl: blp_cips_pspmc_0_psv_pmc_efuse_ctrl@f1240000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-efuse-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_efuse_ctrl";
                        reg = <0x0 0xf1240000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_efuse_ctrl";
                        phandle = <0x39>;
                };

                blp_cips_pspmc_0_psv_pmc_global_0: blp_cips_pspmc_0_psv_pmc_global_0@f1110000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-global-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_global";
                        reg = <0x0 0xf1110000 0x0 0x50000>;
                        xlnx,npi-scan = <0x0>;
                        xlnx,event-log = <0x0>;
                        xlnx,cram-scan = <0x0>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_global_0";
                        phandle = <0x30>;
                };

                blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0: blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0@f0310000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-ppu1-mdm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_ppu1_mdm";
                        reg = <0x0 0xf0310000 0x0 0x8000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0";
                        phandle = <0x13>;
                };

                blp_cips_pspmc_0_psv_pmc_ram: blp_cips_pspmc_0_psv_pmc_ram@f2000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-ram-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_ram";
                        reg = <0x0 0xf2000000 0x0 0x20000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_ram";
                        phandle = <0x143>;
                };

                blp_cips_pspmc_0_psv_pmc_ram_data_cntlr: blp_cips_pspmc_0_psv_pmc_ram_data_cntlr@f0240000 {
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,write-access = <0x2>;
                        compatible = "xlnx,ram-data-cntlr-1.0";
                        xlnx,ecc-onoff-register = <0x1>;
                        xlnx,ecc-onoff-reset-value = <0x1>;
                        xlnx,s-axi-ctrl-protocol = "AXI4LITE";
                        xlnx,mask = <0xffffffff 0xffffe000>;
                        xlnx,mask1 = <0xffffffff 0xffffe000>;
                        xlnx,rable = <0x0>;
                        xlnx,s-axi-ctrl-aclk-freq-hz = <0x5f5e100>;
                        xlnx,mask2 = <0x800000>;
                        xlnx,fault-inject = <0x1>;
                        xlnx,mask3 = <0x800000>;
                        xlnx,ip-name = "ram_data_cntlr";
                        xlnx,num-lmb = <0x2>;
                        reg = <0x0 0xf0240000 0x0 0x20000>;
                        xlnx,s-axi-ctrl-addr-width = <0x20>;
                        xlnx,ecc-status-registers = <0x1>;
                        xlnx,ce-counter-width = <0x10>;
                        xlnx,ecc = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,interconnect = <0x2>;
                        xlnx,ce-failing-registers = <0x1>;
                        xlnx,ue-failing-registers = <0x1>;
                        status = "okay";
                        xlnx,s-axi-ctrl-data-width = <0x20>;
                        xlnx,bram-awidth = <0x20>;
                        xlnx,lmb-awidth = <0x20>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_ram_data_cntlr";
                        phandle = <0x8b>;
                };

                blp_cips_pspmc_0_psv_pmc_ram_instr_cntlr: blp_cips_pspmc_0_psv_pmc_ram_instr_cntlr@f0200000 {
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,write-access = <0x2>;
                        compatible = "xlnx,ram-instr-cntlr-1.0";
                        xlnx,ecc-onoff-register = <0x1>;
                        xlnx,ecc-onoff-reset-value = <0x1>;
                        xlnx,s-axi-ctrl-protocol = "AXI4LITE";
                        xlnx,mask = <0xfffe0000>;
                        xlnx,mask1 = <0xfffe0000>;
                        xlnx,rable = <0x0>;
                        xlnx,s-axi-ctrl-aclk-freq-hz = <0x5f5e100>;
                        xlnx,mask2 = <0x800000>;
                        xlnx,fault-inject = <0x1>;
                        xlnx,mask3 = <0x800000>;
                        xlnx,ip-name = "ram_instr_cntlr";
                        xlnx,num-lmb = <0x2>;
                        reg = <0x0 0xf0200000 0x0 0x40000>;
                        xlnx,s-axi-ctrl-addr-width = <0x20>;
                        xlnx,ecc-status-registers = <0x1>;
                        xlnx,ce-counter-width = <0x10>;
                        xlnx,ecc = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,interconnect = <0x2>;
                        xlnx,ce-failing-registers = <0x1>;
                        xlnx,ue-failing-registers = <0x1>;
                        status = "okay";
                        xlnx,s-axi-ctrl-data-width = <0x20>;
                        xlnx,bram-awidth = <0x20>;
                        xlnx,lmb-awidth = <0x20>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_ram_instr_cntlr";
                        phandle = <0x8a>;
                };

                blp_cips_pspmc_0_psv_pmc_ram_npi: blp_cips_pspmc_0_psv_pmc_ram_npi@f6000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-ram-npi-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_ram_npi";
                        reg = <0x0 0xf6000000 0x0 0x2000000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_ram_npi";
                        phandle = <0x44>;
                };

                blp_cips_pspmc_0_psv_pmc_rsa: blp_cips_pspmc_0_psv_pmc_rsa@f1200000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-rsa-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_rsa";
                        reg = <0x0 0xf1200000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_rsa";
                        phandle = <0x35>;
                };

                blp_cips_pspmc_0_psv_pmc_sha: blp_cips_pspmc_0_psv_pmc_sha@f1210000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-pmc-sha-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_sha";
                        reg = <0x0 0xf1210000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_sha";
                        phandle = <0x36>;
                };

                blp_cips_pspmc_0_psv_pmc_slave_boot: blp_cips_pspmc_0_psv_pmc_slave_boot@f1220000 {
                        xlnx,rable = <0x0>;
                        xlnx,device-id = <0x0>;
                        compatible = "xlnx,psv-pmc-slave-boot-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_slave_boot";
                        reg = <0x0 0xf1220000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_slave_boot";
                        phandle = <0x37>;
                };

                blp_cips_pspmc_0_psv_pmc_slave_boot_stream: blp_cips_pspmc_0_psv_pmc_slave_boot_stream@f2100000 {
                        xlnx,rable = <0x0>;
                        xlnx,device-id = <0x0>;
                        compatible = "xlnx,psv-pmc-slave-boot-stream-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_slave_boot_stream";
                        reg = <0x0 0xf2100000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_slave_boot_stream";
                        phandle = <0x43>;
                };

                blp_cips_pspmc_0_psv_pmc_tmr_inject_0: blp_cips_pspmc_0_psv_pmc_tmr_inject_0@f0083000 {
                        compatible = "xlnx,tmr-inject-1.0";
                        xlnx,cpu-id = <0x1>;
                        xlnx,edk-special = "tmr_inject";
                        xlnx,mask = <0x84000>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "tmr_inject";
                        reg = <0x0 0xf0083000 0x0 0x1000>;
                        xlnx,magic = <0x27>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,edk-iptype = "PROCESSOR";
                        status = "okay";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_tmr_inject_0";
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x89>;
                };

                blp_cips_pspmc_0_psv_pmc_tmr_manager_0: blp_cips_pspmc_0_psv_pmc_tmr_manager_0@f0283000 {
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,use-debug-disable = <0x0>;
                        xlnx,sem-interface-type = <0x1>;
                        compatible = "xlnx,tmr-manager-1.0";
                        xlnx,magic1 = <0x0>;
                        xlnx,tmr = <0x1>;
                        xlnx,magic2 = <0x0>;
                        xlnx,brk-delay-rst-value = <0x0>;
                        xlnx,mask = <0x83000>;
                        xlnx,sem-heartbeat-watchdog-width = <0xa>;
                        xlnx,rable = <0x0>;
                        xlnx,watchdog-width = <0x1e>;
                        xlnx,use-tmr-disable = <0x0>;
                        xlnx,ue-width = <0x3>;
                        xlnx,ip-name = "tmr_manager";
                        xlnx,async-ff = <0x2>;
                        xlnx,ue-is-fatal = <0x0>;
                        xlnx,sem-heartbeat-watchdog = <0x0>;
                        reg = <0x0 0xf0283000 0x0 0x1000>;
                        xlnx,brk-delay-width = <0x0>;
                        xlnx,watchdog = <0x0>;
                        xlnx,sem-interface = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,mask-rst-value = <0xffffffff 0xffffffff>;
                        xlnx,comparators-mask = <0x0>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,test-comparator = <0x0>;
                        xlnx,strict-miscompare = <0x0>;
                        status = "okay";
                        xlnx,no-of-comparators = <0x1>;
                        xlnx,sem-async = <0x0>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_tmr_manager_0";
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x8d>;
                };

                blp_cips_pspmc_0_psv_pmc_trng: blp_cips_pspmc_0_psv_pmc_trng@f1230000 {
                        xlnx,rable = <0x0>;
                        xlnx,device-id = <0x0>;
                        compatible = "xlnx,psv-pmc-trng-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_pmc_trng";
                        reg = <0x0 0xf1230000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_trng";
                        phandle = <0x38>;
                };

                blp_cips_pspmc_0_psv_psm_global_reg: blp_cips_pspmc_0_psv_psm_global_reg@ffc90000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-psm-global-reg-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_psm_global_reg";
                        reg = <0x0 0xffc90000 0x0 0xf000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_psm_global_reg";
                        phandle = <0x7a>;
                };

                blp_cips_pspmc_0_psv_psm_iomodule_0: blp_cips_pspmc_0_psv_psm_iomodule_0@ffc80000 {
                        xlnx,gpo4-size = <0x20>;
                        xlnx,tmr = <0x0>;
                        xlnx,pit1-readable = <0x1>;
                        xlnx,mask = <0xffff8000>;
                        xlnx,pit-size = <0x20 0x20 0x20 0x20>;
                        xlnx,pit2-prescaler = <0x0>;
                        xlnx,gpi3-interrupt = <0x0>;
                        xlnx,intc-level-edge = <0x7fff>;
                        xlnx,rable = <0x0>;
                        xlnx,intc-positive = <0xffff>;
                        xlnx,ip-name = "iomodule";
                        xlnx,gpo1-size = <0x3>;
                        xlnx,max-intr-size = <0x20>;
                        xlnx,pit3-size = <0x20>;
                        xlnx,fit3-interrupt = <0x0>;
                        reg = <0x0 0xffc80000 0x0 0x8000>;
                        xlnx,fit1-no-clocks = <0x1848>;
                        xlnx,gpi2-size = <0x20>;
                        xlnx,pit2-readable = <0x1>;
                        xlnx,intc-irq-connection = <0x0>;
                        xlnx,uart-tx-interrupt = <0x1>;
                        xlnx,use-config-reset = <0x0>;
                        xlnx,pit2-interrupt = <0x1>;
                        xlnx,intc-base-vectors = <0xffc00000>;
                        compatible = "xlnx,iomodule-1.0", "xlnx,iomodule-3.1";
                        xlnx,gpo4-init = <0x0>;
                        xlnx,pit3-readable = <0x1>;
                        xlnx,pit3-prescaler = <0x9>;
                        xlnx,gpi4-interrupt = <0x0>;
                        xlnx,gpo1-init = <0x0>;
                        xlnx,use-io-bus = <0x0>;
                        xlnx,use-gpo1 = <0x1>;
                        xlnx,uart-baudrate = <0x1c200>;
                        xlnx,fit4-interrupt = <0x0>;
                        xlnx,gpo3-size = <0x20>;
                        xlnx,use-gpo2 = <0x0>;
                        xlnx,uart-data-bits = <0x8>;
                        xlnx,pit-prescaler = <0x9 0x0 0x9 0x0>;
                        xlnx,gpio1-board-interface = "Custom";
                        xlnx,use-gpo3 = <0x0>;
                        xlnx,fit2-no-clocks = <0x1848>;
                        xlnx,options = <0x1>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,use-gpo4 = <0x0>;
                        xlnx,gpi4-size = <0x20>;
                        xlnx,gpio3-board-interface = "Custom";
                        xlnx,uart-rx-interrupt = <0x1>;
                        xlnx,uart-error-interrupt = <0x1>;
                        xlnx,gpio4-board-interface = "Custom";
                        xlnx,pit4-readable = <0x1>;
                        status = "okay";
                        xlnx,intc-use-irq-out = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,gpo-init = <0x0 0x0 0x0 0x0>;
                        xlnx,use-board-flow;
                        xlnx,pit2-size = <0x20>;
                        xlnx,intc-intr-size = <0x10>;
                        xlnx,intc-use-ext-intr = <0x1>;
                        xlnx,name = "blp_cips_pspmc_0_psv_psm_iomodule_0";
                        xlnx,gpi1-size = <0x20>;
                        xlnx,edk-special = "INTR_CTRL";
                        xlnx,pit3-interrupt = <0x1>;
                        xlnx,intc-has-fast = <0x0>;
                        xlnx,pit-used = <0x1 0x1 0x1 0x1>;
                        xlnx,use-gpi1 = <0x0>;
                        xlnx,gpi1-interrupt = <0x0>;
                        xlnx,use-gpi2 = <0x0>;
                        xlnx,use-gpi3 = <0x0>;
                        xlnx,use-gpi4 = <0x0>;
                        xlnx,fit1-interrupt = <0x0>;
                        xlnx,pit4-prescaler = <0x0>;
                        xlnx,gpo3-init = <0x0>;
                        xlnx,intc-addr-width = <0x20>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,fit3-no-clocks = <0x1848>;
                        xlnx,use-uart-rx = <0x1>;
                        xlnx,instance = "iomodule_0";
                        xlnx,pit-mask = <0xffffffff 0xffffffff 0xffffffff 0xffffffff>;
                        xlnx,uart-prog-baudrate = <0x1>;
                        xlnx,use-pit1 = <0x1>;
                        xlnx,gpo2-size = <0x20>;
                        xlnx,use-pit2 = <0x1>;
                        xlnx,pit4-size = <0x20>;
                        xlnx,pit-readable = <0x1 0x1 0x1 0x1>;
                        xlnx,use-pit3 = <0x1>;
                        xlnx,use-pit4 = <0x1>;
                        xlnx,pit4-interrupt = <0x1>;
                        xlnx,gpi3-size = <0x20>;
                        xlnx,intc-async-intr = <0xffff>;
                        xlnx,pit1-prescaler = <0x9>;
                        xlnx,avoid-primitives = <0x0>;
                        xlnx,gpi2-interrupt = <0x0>;
                        xlnx,use-tmr-disable = <0x0>;
                        xlnx,use-fit1 = <0x0>;
                        xlnx,pit1-size = <0x20>;
                        xlnx,intc-num-sync-ff = <0x2>;
                        xlnx,uart-board-interface = "rs232_uart";
                        xlnx,use-fit2 = <0x0>;
                        xlnx,fit2-interrupt = <0x0>;
                        xlnx,use-fit3 = <0x0>;
                        xlnx,use-fit4 = <0x0>;
                        xlnx,uart-use-parity = <0x0>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,fit4-no-clocks = <0x1848>;
                        xlnx,uart-odd-parity = <0x0>;
                        xlnx,freq = <0x5f5e100>;
                        xlnx,use-uart-tx = <0x1>;
                        xlnx,pit1-interrupt = <0x1>;
                        xlnx,gpo2-init = <0x0>;
                        xlnx,io-mask = <0xfffe0000>;
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x91>;
                };

                blp_cips_pspmc_0_psv_psm_ram_data_cntlr: blp_cips_pspmc_0_psv_psm_ram_data_cntlr@ffc20000 {
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,write-access = <0x2>;
                        compatible = "xlnx,PSM-PPU-1.0";
                        xlnx,ecc-onoff-register = <0x1>;
                        xlnx,ecc-onoff-reset-value = <0x1>;
                        xlnx,s-axi-ctrl-protocol = "AXI4LITE";
                        xlnx,mask = <0xffffffff 0xffffe000>;
                        xlnx,mask1 = <0xffffffff 0xffffe000>;
                        xlnx,rable = <0x0>;
                        xlnx,s-axi-ctrl-aclk-freq-hz = <0x5f5e100>;
                        xlnx,mask2 = <0x800000>;
                        xlnx,fault-inject = <0x1>;
                        xlnx,mask3 = <0x800000>;
                        xlnx,ip-name = "PSM_PPU";
                        xlnx,num-lmb = <0x2>;
                        reg = <0x0 0xffc20000 0x0 0x20000>;
                        xlnx,s-axi-ctrl-addr-width = <0x20>;
                        xlnx,ecc-status-registers = <0x1>;
                        xlnx,ce-counter-width = <0x10>;
                        xlnx,ecc = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,interconnect = <0x2>;
                        xlnx,ce-failing-registers = <0x1>;
                        xlnx,ue-failing-registers = <0x1>;
                        status = "okay";
                        xlnx,s-axi-ctrl-data-width = <0x20>;
                        xlnx,bram-awidth = <0x20>;
                        xlnx,lmb-awidth = <0x20>;
                        xlnx,name = "blp_cips_pspmc_0_psv_psm_ram_data_cntlr";
                        phandle = <0x90>;
                };

                blp_cips_pspmc_0_psv_psm_ram_instr_cntlr: blp_cips_pspmc_0_psv_psm_ram_instr_cntlr@ffc00000 {
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,write-access = <0x2>;
                        compatible = "xlnx,ram-instr-cntlr-1.0";
                        xlnx,ecc-onoff-register = <0x1>;
                        xlnx,ecc-onoff-reset-value = <0x1>;
                        xlnx,s-axi-ctrl-protocol = "AXI4LITE";
                        xlnx,mask = <0xffffffff 0xfffe0000>;
                        xlnx,mask1 = <0xffffffff 0xfffe0000>;
                        xlnx,rable = <0x0>;
                        xlnx,s-axi-ctrl-aclk-freq-hz = <0x5f5e100>;
                        xlnx,mask2 = <0x800000>;
                        xlnx,fault-inject = <0x1>;
                        xlnx,mask3 = <0x800000>;
                        xlnx,ip-name = "ram_instr_cntlr";
                        xlnx,num-lmb = <0x2>;
                        reg = <0x0 0xffc00000 0x0 0x20000>;
                        xlnx,s-axi-ctrl-addr-width = <0x20>;
                        xlnx,ecc-status-registers = <0x1>;
                        xlnx,ce-counter-width = <0x10>;
                        xlnx,ecc = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,interconnect = <0x2>;
                        xlnx,ce-failing-registers = <0x1>;
                        xlnx,ue-failing-registers = <0x1>;
                        status = "okay";
                        xlnx,s-axi-ctrl-data-width = <0x20>;
                        xlnx,bram-awidth = <0x20>;
                        xlnx,lmb-awidth = <0x20>;
                        xlnx,name = "blp_cips_pspmc_0_psv_psm_ram_instr_cntlr";
                        phandle = <0x8f>;
                };

                blp_cips_pspmc_0_psv_psm_tmr_inject_0: blp_cips_pspmc_0_psv_psm_tmr_inject_0@ffcd0000 {
                        compatible = "xlnx,tmr-inject-1.0";
                        xlnx,cpu-id = <0x1>;
                        xlnx,edk-special = "tmr_inject";
                        xlnx,mask = <0x50000>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "tmr_inject";
                        reg = <0x0 0xffcd0000 0x0 0x10000>;
                        xlnx,magic = <0x27>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,edk-iptype = "PROCESSOR";
                        status = "okay";
                        xlnx,name = "blp_cips_pspmc_0_psv_psm_tmr_inject_0";
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x93>;
                };

                blp_cips_pspmc_0_psv_psm_tmr_manager_0: blp_cips_pspmc_0_psv_psm_tmr_manager_0@ffcc0000 {
                        xlnx,edk-special = "BRAM_CTRL";
                        xlnx,use-debug-disable = <0x0>;
                        xlnx,sem-interface-type = <0x1>;
                        compatible = "xlnx,tmr-manager-1.0";
                        xlnx,magic1 = <0x0>;
                        xlnx,tmr = <0x1>;
                        xlnx,magic2 = <0x0>;
                        xlnx,brk-delay-rst-value = <0x0>;
                        xlnx,mask = <0x50000>;
                        xlnx,sem-heartbeat-watchdog-width = <0xa>;
                        xlnx,rable = <0x0>;
                        xlnx,watchdog-width = <0x1e>;
                        xlnx,use-tmr-disable = <0x0>;
                        xlnx,ue-width = <0x3>;
                        xlnx,ip-name = "tmr_manager";
                        xlnx,async-ff = <0x2>;
                        xlnx,ue-is-fatal = <0x0>;
                        xlnx,sem-heartbeat-watchdog = <0x0>;
                        reg = <0x0 0xffcc0000 0x0 0x10000>;
                        xlnx,brk-delay-width = <0x0>;
                        xlnx,watchdog = <0x0>;
                        xlnx,sem-interface = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,mask-rst-value = <0xffffffff 0xffffffff>;
                        xlnx,comparators-mask = <0x0>;
                        xlnx,lmb-dwidth = <0x20>;
                        xlnx,test-comparator = <0x0>;
                        xlnx,strict-miscompare = <0x0>;
                        status = "okay";
                        xlnx,no-of-comparators = <0x1>;
                        xlnx,sem-async = <0x0>;
                        xlnx,name = "blp_cips_pspmc_0_psv_psm_tmr_manager_0";
                        xlnx,lmb-awidth = <0x20>;
                        phandle = <0x92>;
                };

                blp_cips_pspmc_0_psv_r5_0_atcm: blp_cips_pspmc_0_psv_r5_0_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-tcm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_tcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_0_atcm";
                        phandle = <0x97>;
                };

                blp_cips_pspmc_0_psv_r5_0_atcm_lockstep: blp_cips_pspmc_0_psv_r5_0_atcm_lockstep@ffe10000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-0-atcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <&versal_firmware 0x1831800b>;
                        xlnx,ip-name = "psv_r5_0_atcm_lockstep";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xffe10000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_0_atcm_lockstep";
                        phandle = <0x144>;
                };

                blp_cips_pspmc_0_psv_r5_0_btcm: blp_cips_pspmc_0_psv_r5_0_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-tcm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_tcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_0_btcm";
                        phandle = <0x99>;
                };

                blp_cips_pspmc_0_psv_r5_0_btcm_lockstep: blp_cips_pspmc_0_psv_r5_0_btcm_lockstep@ffe30000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-0-btcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <&versal_firmware 0x1831800c>;
                        xlnx,ip-name = "psv_r5_0_btcm_lockstep";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xffe30000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_0_btcm_lockstep";
                        phandle = <0x145>;
                };

                blp_cips_pspmc_0_psv_r5_0_data_cache: blp_cips_pspmc_0_psv_r5_0_data_cache@ffe50000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-0-data-cache-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_0_data_cache";
                        reg = <0x0 0xffe50000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_0_data_cache";
                        phandle = <0x9c>;
                };

                blp_cips_pspmc_0_psv_r5_0_instruction_cache: blp_cips_pspmc_0_psv_r5_0_instruction_cache@ffe40000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-0-instruction-cache-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_0_instruction_cache";
                        reg = <0x0 0xffe40000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_0_instruction_cache";
                        phandle = <0x9b>;
                };

                blp_cips_pspmc_0_psv_r5_1_atcm: blp_cips_pspmc_0_psv_r5_1_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-tcm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_tcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_1_atcm";
                        phandle = <0xa1>;
                };

                blp_cips_pspmc_0_psv_r5_1_btcm: blp_cips_pspmc_0_psv_r5_1_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-tcm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_tcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_1_btcm";
                        phandle = <0xa2>;
                };

                blp_cips_pspmc_0_psv_r5_1_data_cache: blp_cips_pspmc_0_psv_r5_1_data_cache@ffed0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-1-data-cache-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_1_data_cache";
                        reg = <0x0 0xffed0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_1_data_cache";
                        phandle = <0x9e>;
                };

                blp_cips_pspmc_0_psv_r5_1_instruction_cache: blp_cips_pspmc_0_psv_r5_1_instruction_cache@ffec0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-1-instruction-cache-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_1_instruction_cache";
                        reg = <0x0 0xffec0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_1_instruction_cache";
                        phandle = <0x9d>;
                };

                blp_cips_pspmc_0_psv_r5_tcm_ram_0: blp_cips_pspmc_0_psv_r5_tcm_ram_0@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-r5-tcm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_r5_tcm";
                        reg = <0x0 0x0 0x0 0x40000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_r5_tcm_ram_0";
                        phandle = <0x98>;
                };

                blp_cips_pspmc_0_psv_rpu_0: blp_cips_pspmc_0_psv_rpu_0@ff9a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-rpu-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_rpu";
                        reg = <0x0 0xff9a0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_rpu_0";
                        phandle = <0x70>;
                };

                blp_cips_pspmc_0_psv_scntr_0: blp_cips_pspmc_0_psv_scntr_0@ff130000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-scntr-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_scntr";
                        reg = <0x0 0xff130000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_scntr_0";
                        phandle = <0x5d>;
                };

                blp_cips_pspmc_0_psv_scntrs_0: blp_cips_pspmc_0_psv_scntrs_0@ff140000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-scntrs-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_scntrs";
                        reg = <0x0 0xff140000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_scntrs_0";
                        phandle = <0x5e>;
                };

                blp_cips_pspmc_0_psv_xram_atm: blp_cips_pspmc_0_psv_xram_atm@ff970000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-atm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_atm";
                        reg = <0x0 0xff970000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_atm";
                        phandle = <0x6d>;
                };

                blp_cips_pspmc_0_psv_xram_bank_1: blp_cips_pspmc_0_psv_xram_bank_1@fe800000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-1-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_1";
                        reg = <0x0 0xfe800000 0x0 0x100000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_bank_1";
                        phandle = <0x146>;
                };

                blp_cips_pspmc_0_psv_xram_bank_2: blp_cips_pspmc_0_psv_xram_bank_2@fe900000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-2-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_2";
                        reg = <0x0 0xfe900000 0x0 0x100000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_bank_2";
                        phandle = <0x147>;
                };

                blp_cips_pspmc_0_psv_xram_bank_3: blp_cips_pspmc_0_psv_xram_bank_3@fea00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-3-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_3";
                        reg = <0x0 0xfea00000 0x0 0x100000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_bank_3";
                        phandle = <0x148>;
                };

                blp_cips_pspmc_0_psv_xram_bank_4: blp_cips_pspmc_0_psv_xram_bank_4@feb00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-4-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_4";
                        reg = <0x0 0xfeb00000 0x0 0x100000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_bank_4";
                        phandle = <0x149>;
                };

                blp_cips_pspmc_0_psv_xram_ctrl_1: blp_cips_pspmc_0_psv_xram_ctrl_1@ff8e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        reg = <0x0 0xff8e0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_ctrl_1";
                        phandle = <0x62>;
                };

                blp_cips_pspmc_0_psv_xram_ctrl_2: blp_cips_pspmc_0_psv_xram_ctrl_2@ff8f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        reg = <0x0 0xff8f0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_ctrl_2";
                        phandle = <0x63>;
                };

                blp_cips_pspmc_0_psv_xram_ctrl_3: blp_cips_pspmc_0_psv_xram_ctrl_3@ff900000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        reg = <0x0 0xff900000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_ctrl_3";
                        phandle = <0x64>;
                };

                blp_cips_pspmc_0_psv_xram_ctrl_4: blp_cips_pspmc_0_psv_xram_ctrl_4@ff910000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        reg = <0x0 0xff910000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_ctrl_4";
                        phandle = <0x65>;
                };

                blp_cips_pspmc_0_psv_xram_global_ctrl: blp_cips_pspmc_0_psv_xram_global_ctrl@ff950000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-global-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_global_ctrl";
                        reg = <0x0 0xff950000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_global_ctrl";
                        phandle = <0x6b>;
                };

                blp_cips_pspmc_0_psv_xram_gpv: blp_cips_pspmc_0_psv_xram_gpv@ff940000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-gpv-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_gpv";
                        reg = <0x0 0xff940000 0x0 0x10000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_gpv";
                        phandle = <0x6a>;
                };

                blp_cips_pspmc_0_psv_xram_xmpu_bank_1: blp_cips_pspmc_0_psv_xram_xmpu_bank_1@ff930000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        reg = <0x0 0xff930000 0x0 0x4000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_xmpu_bank_1";
                        phandle = <0x66>;
                };

                blp_cips_pspmc_0_psv_xram_xmpu_bank_2: blp_cips_pspmc_0_psv_xram_xmpu_bank_2@ff934000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        reg = <0x0 0xff934000 0x0 0x4000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_xmpu_bank_2";
                        phandle = <0x67>;
                };

                blp_cips_pspmc_0_psv_xram_xmpu_bank_3: blp_cips_pspmc_0_psv_xram_xmpu_bank_3@ff938000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        reg = <0x0 0xff938000 0x0 0x4000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_xmpu_bank_3";
                        phandle = <0x68>;
                };

                blp_cips_pspmc_0_psv_xram_xmpu_bank_4: blp_cips_pspmc_0_psv_xram_xmpu_bank_4@ff93c000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        reg = <0x0 0xff93c000 0x0 0x4000>;
                        xlnx,name = "blp_cips_pspmc_0_psv_xram_xmpu_bank_4";
                        phandle = <0x69>;
                };

                blp_cips_xram_psv_xram_atm: blp_cips_xram_psv_xram_atm@ff970000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-atm-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_atm";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff970000 0x0 0x10000>;
                        xlnx,name = "blp_cips_xram_psv_xram_atm";
                        phandle = <0x14a>;
                };

                blp_cips_xram_psv_xram_bank_1: blp_cips_xram_psv_xram_bank_1@fe800000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-1-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_1";
                        reg = <0x0 0xfe800000 0x0 0x100000>;
                        xlnx,name = "blp_cips_xram_psv_xram_bank_1";
                        phandle = <0x14b>;
                };

                blp_cips_xram_psv_xram_bank_2: blp_cips_xram_psv_xram_bank_2@fe900000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-2-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_2";
                        reg = <0x0 0xfe900000 0x0 0x100000>;
                        xlnx,name = "blp_cips_xram_psv_xram_bank_2";
                        phandle = <0x14c>;
                };

                blp_cips_xram_psv_xram_bank_3: blp_cips_xram_psv_xram_bank_3@fea00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-3-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_3";
                        reg = <0x0 0xfea00000 0x0 0x100000>;
                        xlnx,name = "blp_cips_xram_psv_xram_bank_3";
                        phandle = <0x14d>;
                };

                blp_cips_xram_psv_xram_bank_4: blp_cips_xram_psv_xram_bank_4@feb00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-bank-4-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_bank_4";
                        reg = <0x0 0xfeb00000 0x0 0x100000>;
                        xlnx,name = "blp_cips_xram_psv_xram_bank_4";
                        phandle = <0x14e>;
                };

                blp_cips_xram_psv_xram_ctrl_1: blp_cips_xram_psv_xram_ctrl_1@ff8e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff8e0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_xram_psv_xram_ctrl_1";
                        phandle = <0x14f>;
                };

                blp_cips_xram_psv_xram_ctrl_2: blp_cips_xram_psv_xram_ctrl_2@ff8f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff8f0000 0x0 0x10000>;
                        xlnx,name = "blp_cips_xram_psv_xram_ctrl_2";
                        phandle = <0x150>;
                };

                blp_cips_xram_psv_xram_ctrl_3: blp_cips_xram_psv_xram_ctrl_3@ff900000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff900000 0x0 0xfff10000>;
                        xlnx,name = "blp_cips_xram_psv_xram_ctrl_3";
                        phandle = <0x151>;
                };

                blp_cips_xram_psv_xram_ctrl_4: blp_cips_xram_psv_xram_ctrl_4@ff910000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_ctrl";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff910000 0x0 0x10000>;
                        xlnx,name = "blp_cips_xram_psv_xram_ctrl_4";
                        phandle = <0x152>;
                };

                blp_cips_xram_psv_xram_global_ctrl: blp_cips_xram_psv_xram_global_ctrl@ff950000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-global-ctrl-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_global_ctrl";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff950000 0x0 0x10000>;
                        xlnx,name = "blp_cips_xram_psv_xram_global_ctrl";
                        phandle = <0x153>;
                };

                blp_cips_xram_psv_xram_gpv: blp_cips_xram_psv_xram_gpv@ff940000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-gpv-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_gpv";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff940000 0x0 0x10000>;
                        xlnx,name = "blp_cips_xram_psv_xram_gpv";
                        phandle = <0x154>;
                };

                blp_cips_xram_psv_xram_xmpu_bank_1: blp_cips_xram_psv_xram_xmpu_bank_1@ff930000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff930000 0x0 0x4000>;
                        xlnx,name = "blp_cips_xram_psv_xram_xmpu_bank_1";
                        phandle = <0x155>;
                };

                blp_cips_xram_psv_xram_xmpu_bank_2: blp_cips_xram_psv_xram_xmpu_bank_2@ff934000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff934000 0x0 0x4000>;
                        xlnx,name = "blp_cips_xram_psv_xram_xmpu_bank_2";
                        phandle = <0x156>;
                };

                blp_cips_xram_psv_xram_xmpu_bank_3: blp_cips_xram_psv_xram_xmpu_bank_3@ff938000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff938000 0x0 0x4000>;
                        xlnx,name = "blp_cips_xram_psv_xram_xmpu_bank_3";
                        phandle = <0x157>;
                };

                blp_cips_xram_psv_xram_xmpu_bank_4: blp_cips_xram_psv_xram_xmpu_bank_4@ff93c000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psv-xram-xmpu-bank-1.0";
                        status = "okay";
                        xlnx,ip-name = "psv_xram_xmpu_bank";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xff93c000 0x0 0x1000>;
                        xlnx,name = "blp_cips_xram_psv_xram_xmpu_bank_4";
                        phandle = <0x158>;
                };
        };

        psv_r5_0_atcm_global: psv_r5_0_atcm_global@ffe00000 {
                compatible = "xlnx,psv-tcm-global-1.0", "mmio-sram";
                power-domains = <&versal_firmware 0x1831800b>;
                reg = <0x0 0xffe00000 0x0 0x10000>;
                xlnx,rable = <0x0>;
                status = "okay";
                xlnx,ip-name = "psv_tcm_global";
                xlnx,is-hierarchy;
                xlnx,name = "blp_cips_pspmc_0_psv_r5_0_atcm_global";
                phandle = <0x7b>;
        };

        psv_r5_0_btcm_global: psv_r5_0_btcm_global@ffe20000 {
                compatible = "xlnx,psv-tcm-global-1.0", "mmio-sram";
                power-domains = <&versal_firmware 0x1831800c>;
                reg = <0x0 0xffe20000 0x0 0x10000>;
                xlnx,rable = <0x0>;
                status = "okay";
                xlnx,ip-name = "psv_tcm_global";
                xlnx,is-hierarchy;
                xlnx,name = "blp_cips_pspmc_0_psv_r5_0_btcm_global";
                phandle = <0x159>;
        };

        psv_r5_1_atcm_global: psv_r5_1_atcm_global@ffe90000 {
                compatible = "xlnx,psv-tcm-global-1.0", "mmio-sram";
                power-domains = <&versal_firmware 0x1831800d>;
                reg = <0x0 0xffe90000 0x0 0x10000>;
                xlnx,rable = <0x0>;
                status = "okay";
                xlnx,ip-name = "psv_tcm_global";
                xlnx,name = "blp_cips_pspmc_0_psv_r5_1_atcm_global";
                phandle = <0x7c>;
        };

        psv_r5_1_btcm_global: psv_r5_1_btcm_global@ffeb0000 {
                compatible = "xlnx,psv-tcm-global-1.0", "mmio-sram";
                power-domains = <&versal_firmware 0x1831800e>;
                reg = <0x0 0xffeb0000 0x0 0x10000>;
                xlnx,rable = <0x0>;
                status = "okay";
                xlnx,ip-name = "psv_tcm_global";
                xlnx,name = "blp_cips_pspmc_0_psv_r5_1_btcm_global";
                phandle = <0x7d>;
        };

        amba_xppu: indirect-bus@1 {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                phandle = <0x15a>;

                lpd_xppu: xppu@ff990000 {
                        compatible = "xlnx,xppu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xff990000 0x0 0x2000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_lpd_xppu";
                        xlnx,name = "blp_cips_pspmc_0_psv_lpd_xppu_0";
                        phandle = <0x6f>;
                };

                pmc_xppu: xppu@f1310000 {
                        compatible = "xlnx,xppu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xf1310000 0x0 0x2000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc_xppu";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_xppu_0";
                        phandle = <0x42>;
                };

                pmc_xppu_npi: xppu@f1300000 {
                        compatible = "xlnx,xppu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xf1300000 0x0 0x2000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc_xppu_npi";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_xppu_npi_0";
                        phandle = <0x41>;
                };
        };

        amba_xmpu: indirect-bus@2 {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                phandle = <0x15b>;

                fpd_xmpu: xmpu@fd390000 {
                        compatible = "xlnx,xmpu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xfd390000 0x0 0x1000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_fpd_slave_xmpu";
                        xlnx,name = "blp_cips_pspmc_0_psv_fpd_slave_xmpu_0";
                        phandle = <0x4b>;
                };

                pmc_xmpu: xmpu@f12f0000 {
                        compatible = "xlnx,xmpu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xf12f0000 0x0 0x1000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_pmc_xmpu";
                        xlnx,name = "blp_cips_pspmc_0_psv_pmc_xmpu_0";
                        phandle = <0x40>;
                };

                ocm_xmpu: xmpu@ff980000 {
                        compatible = "xlnx,xmpu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xff980000 0x0 0x1000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psv_ocm_xmpu";
                        xlnx,name = "blp_cips_pspmc_0_psv_ocm_xmpu_0";
                        phandle = <0x6e>;
                };

                ddrmc_xmpu_0: xmpu@f6080000 {
                        compatible = "xlnx,xmpu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xf6080000 0x0 0x1000>;
                        status = "okay";
                        phandle = <0x15c>;
                };

                ddrmc_xmpu_1: xmpu@f6220000 {
                        compatible = "xlnx,xmpu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xf6220000 0x0 0x1000>;
                        status = "disabled";
                        phandle = <0x15d>;
                };

                ddrmc_xmpu_2: xmpu@f6390000 {
                        compatible = "xlnx,xmpu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xf6390000 0x0 0x1000>;
                        status = "disabled";
                        phandle = <0x15e>;
                };

                ddrmc_xmpu_3: xmpu@f6500000 {
                        compatible = "xlnx,xmpu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xf6500000 0x0 0x1000>;
                        status = "disabled";
                        phandle = <0x15f>;
                };
        };

        pl_alt_ref_clk: pl_alt_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x1fca055>;
                phandle = <0xac>;
        };

        ref_clk: ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x1fca034>;
                phandle = <0xab>;
        };

        can0_clk: can0_clk {
                #clock-cells = <0x0>;
                compatible = "fixed-factor-clock";
                clocks = <&versal_clk 0x60>;
                clock-div = <0x2>;
                clock-mult = <0x1>;
                phandle = <0xa6>;
        };

        can1_clk: can1_clk {
                #clock-cells = <0x0>;
                compatible = "fixed-factor-clock";
                clocks = <&versal_clk 0x61>;
                clock-div = <0x2>;
                clock-mult = <0x1>;
                phandle = <0xa7>;
        };

        firmware {

                versal_firmware: versal-firmware {
                        compatible = "xlnx,versal-firmware";
                        interrupt-parent = <&imux>;
                        bootph-all;
                        method = "smc";
                        #power-domain-cells = <0x1>;
                        phandle = <0x85>;

                        versal_clk: clock-controller {
                                bootph-all;
                                #clock-cells = <0x1>;
                                compatible = "xlnx,versal-clk";
                                clocks = <&ref_clk>,
                                 <&pl_alt_ref_clk>;
                                clock-names = "ref_clk", "pl_alt_ref_clk";
                                phandle = <0x86>;
                        };

                        zynqmp_power: zynqmp-power {
                                compatible = "xlnx,zynqmp-power";
                                phandle = <0x160>;
                        };

                        versal_reset: reset-controller {
                                compatible = "xlnx,versal-reset";
                                #reset-cells = <0x1>;
                                phandle = <0xa8>;
                        };

                        pinctrl0: pinctrl {
                                compatible = "xlnx,versal-pinctrl";
                                phandle = <0x161>;
                        };

                        versal_sec_cfg: versal-sec-cfg {
                                compatible = "xlnx,versal-sec-cfg";
                                #address-cells = <0x1>;
                                #size-cells = <0x1>;
                                phandle = <0x162>;

                                bbram_zeroize: bbram-zeroize@4 {
                                        reg = <0x4 0x4>;
                                        phandle = <0x163>;
                                };

                                bbram_key: bbram-key@10 {
                                        reg = <0x10 0x20>;
                                        phandle = <0x164>;
                                };

                                bbram_usr: bbram-usr@30 {
                                        reg = <0x30 0x4>;
                                        phandle = <0x165>;
                                };

                                bbram_lock: bbram-lock@48 {
                                        reg = <0x48 0x4>;
                                        phandle = <0x166>;
                                };

                                user_key0: user-key@110 {
                                        reg = <0x110 0x20>;
                                        phandle = <0x167>;
                                };

                                user_key1: user-key@130 {
                                        reg = <0x130 0x20>;
                                        phandle = <0x168>;
                                };

                                user_key2: user-key@150 {
                                        reg = <0x150 0x20>;
                                        phandle = <0x169>;
                                };

                                user_key3: user-key@170 {
                                        reg = <0x170 0x20>;
                                        phandle = <0x16a>;
                                };

                                user_key4: user-key@190 {
                                        reg = <0x190 0x20>;
                                        phandle = <0x16b>;
                                };

                                user_key5: user-key@1b0 {
                                        reg = <0x1b0 0x20>;
                                        phandle = <0x16c>;
                                };

                                user_key6: user-key@1d0 {
                                        reg = <0x1d0 0x20>;
                                        phandle = <0x16d>;
                                };

                                user_key7: user-key@1f0 {
                                        reg = <0x1f0 0x20>;
                                        phandle = <0x16e>;
                                };
                        };
                };
        };

        amba_pl: amba_pl {
                ranges;
                compatible = "simple-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                firmware-name = "ve2302_pcie_qdma_base.pdi";
                phandle = <0x16f>;

                fpga_PR: fpga-PR {
                        ranges;
                        compatible = "fpga-region";
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        phandle = <0x170>;
                };

                misc_clk_0: misc_clk_0 {
                        compatible = "fixed-clock";
                        clock-frequency = <0x7735940>;
                        #clock-cells = <0x0>;
                        phandle = <0xad>;
                };

                blp_blp_logic_ert_support_axi_intc_0_31: interrupt-controller@20202020000 {
                        #interrupt-cells = <0x2>;
                        interrupts = <0x0 0x5d 0x1>;
                        xlnx,sense-of-irq-edge-type = "Rising";
                        xlnx,edk-special = "INTR_CTRL";
                        xlnx,kind-of-intr = <0x1>;
                        xlnx,kind-of-edge = <0xffffffff>;
                        xlnx,irq-is-level = <0x0>;
                        xlnx,has-ivr = <0x1>;
                        compatible = "xlnx,axi-intc-4.1", "xlnx,xps-intc-1.00.a";
                        xlnx,disable-synchronizers = <0x0>;
                        xlnx,kind-of-lvl = <0xffffffff>;
                        xlnx,ivar-reset-value = <0x10>;
                        xlnx,irq-active = <0x1>;
                        interrupt-parent = <&imux>;
                        xlnx,rable = <0x0>;
                        xlnx,en-cascade-mode = <0x0>;
                        xlnx,ip-name = "axi_intc";
                        xlnx,has-ilr = <0x0>;
                        reg = <0x202 0x2020000 0x0 0x1000>;
                        xlnx,addr-width = <0x20>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,s-axi-aclk-freq-mhz = <0x5f5e0a4>;
                        xlnx,num-sw-intr = <0x0>;
                        xlnx,irq-connection = <0x1>;
                        xlnx,num-intr-inputs = <0x20>;
                        xlnx,has-sie = <0x1>;
                        xlnx,enable-async = <0x0>;
                        xlnx,has-cie = <0x1>;
                        xlnx,num-sync-ff = <0x2>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,mb-clk-not-connected = <0x1>;
                        xlnx,has-ipr = <0x1>;
                        xlnx,sense-of-irq-level-type = "Active_High";
                        xlnx,cascade-master = <0x0>;
                        xlnx,processor-clk-freq-mhz = <0x64>;
                        status = "okay";
                        xlnx,is-fast = <0x0>;
                        clock-names = "s_axi_aclk";
                        xlnx,has-fast = <0x0>;
                        xlnx,ivar-rst-val = <0x10>;
                        interrupt-controller;
                        interrupt-names = "irq";
                        xlnx,async-intr = <0xffffffff>;
                        xlnx,name = "blp_blp_logic_ert_support_axi_intc_0_31";
                        phandle = <0x82>;
                };

                blp_blp_logic_axi_blp_dbg_hub: axi_dbg_hub@20105000000 {
                        compatible = "xlnx,axi-dbg-hub-2.0";
                        xlnx,rable = <0x0>;
                        xlnx,core-name = "axi_dbg_hub_v2_0";
                        xlnx,ip-name = "axi_dbg_hub";
                        xlnx,addr-offset = <0x201 0x5000000>;
                        xlnx,address-list = "Master0 /blp/cips/PMC_NOC_AXI_0/SEG_axi_blp_dbg_hub_Mem0 vlnv0 xilinx.com:ip:versal_cips:3.4 Address0 0x0000020105000000 Range0 0x0000000000200000 Master1 /blp/qdma_0/M_AXI/SEG_axi_blp_dbg_hub_Mem0 vlnv1 xilinx.com:ip:qdma:5.0 Address1 0x0000020105000000 Range1 0x0000000000200000 Master2 /blp/qdma_0/M_AXI_BRIDGE/SEG_axi_blp_dbg_hub_Mem0 vlnv2 xilinx.com:ip:qdma:5.0 Address2 0x0000020105000000 Range2 0x0000000000200000";
                        xlnx,axi-addr-width = <0x40>;
                        reg = <0x201 0x5000000 0x0 0x200000>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,axi-id-width = <0x2>;
                        xlnx,num-wr-outstanding-txn = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,num-debug-cores = <0x0>;
                        xlnx,addr-range = <0x200000>;
                        xlnx,axis-tdata-width = <0x20>;
                        status = "okay";
                        xlnx,axi-data-width = <0x80>;
                        clock-names = "aclk";
                        xlnx,num-rd-outstanding-txn = <0x1>;
                        xlnx,en-fallback = <0x0>;
                        xlnx,name = "blp_blp_logic_axi_blp_dbg_hub";
                        phandle = <0x171>;
                };

                blp_blp_logic_axi_firewall_user: axi_firewall@80001000 {
                        xlnx,protocol = <0x2>;
                        compatible = "xlnx,axi-firewall-1.2";
                        xlnx,enable-pipelining = <0x1>;
                        xlnx,enable-protocol-checks = <0x1>;
                        xlnx,awuser-width = <0x0>;
                        xlnx,has-rresp = <0x1>;
                        xlnx,has-bresp = <0x1>;
                        xlnx,supports-narrow = <0x0>;
                        xlnx,read-write-mode = "READ_WRITE";
                        xlnx,rable = <0x0>;
                        xlnx,has-prot = <0x1>;
                        xlnx,wdata-width = <0x20>;
                        xlnx,ruser-width = <0x0>;
                        xlnx,buser-width = <0x0>;
                        xlnx,has-aclken = <0x0>;
                        xlnx,ip-name = "axi_firewall";
                        xlnx,num-write-threads = <0x1>;
                        reg = <0x0 0x80001000 0x0 0x1000>;
                        xlnx,addr-width = <0x40>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,num-read-threads = <0x1>;
                        xlnx,has-lock = <0x1>;
                        xlnx,id-width = <0x0>;
                        xlnx,enable-initial-delay = <0x1>;
                        xlnx,has-wstrb = <0x1>;
                        xlnx,has-aresetn = <0x1>;
                        xlnx,wuser-width = <0x0>;
                        xlnx,has-qos = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,has-region = <0x1>;
                        xlnx,has-cache = <0x1>;
                        xlnx,num-write-outstanding = <0x20>;
                        xlnx,enable-prescaler = <0x1>;
                        xlnx,num-read-outstanding = <0x20>;
                        status = "okay";
                        clock-names = "aclk";
                        xlnx,data-width = <0x20>;
                        xlnx,aruser-width = <0x0>;
                        xlnx,firewall-mode = <0x0>;
                        xlnx,enable-ctl-clock = <0x0>;
                        xlnx,has-burst = <0x1>;
                        xlnx,rdata-width = <0x20>;
                        xlnx,mask-err-resp = <0x1>;
                        xlnx,enable-timeout-checks = <0x1>;
                        xlnx,name = "blp_blp_logic_axi_firewall_user";
                        phandle = <0x9>;
                };

                blp_blp_logic_axi_intc_gcq_apu: interrupt-controller@402031000 {
                        #interrupt-cells = <0x2>;
                        interrupts = <0x0 0x5f 0x1>;
                        xlnx,sense-of-irq-edge-type = "Rising";
                        xlnx,edk-special = "INTR_CTRL";
                        xlnx,kind-of-intr = <0x1>;
                        xlnx,kind-of-edge = <0xffffffff>;
                        xlnx,irq-is-level = <0x0>;
                        xlnx,has-ivr = <0x1>;
                        compatible = "xlnx,axi-intc-4.1", "xlnx,xps-intc-1.00.a";
                        xlnx,disable-synchronizers = <0x0>;
                        xlnx,kind-of-lvl = <0xffffffff>;
                        xlnx,ivar-reset-value = <0x10>;
                        xlnx,irq-active = <0x1>;
                        interrupt-parent = <&imux>;
                        xlnx,rable = <0x0>;
                        xlnx,en-cascade-mode = <0x0>;
                        xlnx,ip-name = "axi_intc";
                        xlnx,has-ilr = <0x0>;
                        reg = <0x4 0x2031000 0x0 0x1000>;
                        xlnx,addr-width = <0x20>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,s-axi-aclk-freq-mhz = <0x5f5e0a4>;
                        xlnx,num-sw-intr = <0x0>;
                        xlnx,irq-connection = <0x1>;
                        xlnx,num-intr-inputs = <0x1>;
                        xlnx,has-sie = <0x1>;
                        xlnx,enable-async = <0x0>;
                        xlnx,has-cie = <0x1>;
                        xlnx,num-sync-ff = <0x2>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,mb-clk-not-connected = <0x1>;
                        xlnx,has-ipr = <0x1>;
                        xlnx,sense-of-irq-level-type = "Active_High";
                        xlnx,cascade-master = <0x0>;
                        xlnx,processor-clk-freq-mhz = <0x64>;
                        status = "okay";
                        xlnx,is-fast = <0x0>;
                        clock-names = "s_axi_aclk";
                        xlnx,has-fast = <0x0>;
                        xlnx,ivar-rst-val = <0x10>;
                        interrupt-controller;
                        interrupt-names = "irq";
                        xlnx,async-intr = <0xfffffffe>;
                        xlnx,name = "blp_blp_logic_axi_intc_gcq_apu";
                        phandle = <0x81>;
                };

                blp_blp_logic_axi_intc_uart_apu: interrupt-controller@402030000 {
                        #interrupt-cells = <0x2>;
                        interrupts = <0x0 0x5e 0x1>;
                        xlnx,sense-of-irq-edge-type = "Rising";
                        xlnx,edk-special = "INTR_CTRL";
                        xlnx,kind-of-intr = <0x1>;
                        xlnx,kind-of-edge = <0xffffffff>;
                        xlnx,irq-is-level = <0x0>;
                        xlnx,has-ivr = <0x1>;
                        compatible = "xlnx,axi-intc-4.1", "xlnx,xps-intc-1.00.a";
                        xlnx,disable-synchronizers = <0x0>;
                        xlnx,kind-of-lvl = <0xffffffff>;
                        xlnx,ivar-reset-value = <0x10>;
                        xlnx,irq-active = <0x1>;
                        interrupt-parent = <&imux>;
                        xlnx,rable = <0x0>;
                        xlnx,en-cascade-mode = <0x0>;
                        xlnx,ip-name = "axi_intc";
                        xlnx,has-ilr = <0x0>;
                        reg = <0x4 0x2030000 0x0 0x1000>;
                        xlnx,addr-width = <0x20>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,s-axi-aclk-freq-mhz = <0x5f5e0a4>;
                        xlnx,num-sw-intr = <0x0>;
                        xlnx,irq-connection = <0x1>;
                        xlnx,num-intr-inputs = <0x2>;
                        xlnx,has-sie = <0x1>;
                        xlnx,enable-async = <0x0>;
                        xlnx,has-cie = <0x1>;
                        xlnx,num-sync-ff = <0x2>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,mb-clk-not-connected = <0x1>;
                        xlnx,has-ipr = <0x1>;
                        xlnx,sense-of-irq-level-type = "Active_High";
                        xlnx,cascade-master = <0x0>;
                        xlnx,processor-clk-freq-mhz = <0x64>;
                        status = "okay";
                        xlnx,is-fast = <0x0>;
                        clock-names = "s_axi_aclk";
                        xlnx,has-fast = <0x0>;
                        xlnx,ivar-rst-val = <0x10>;
                        interrupt-controller;
                        interrupt-names = "irq";
                        xlnx,async-intr = <0xfffffffe>;
                        xlnx,name = "blp_blp_logic_axi_intc_uart_apu";
                        phandle = <0x80>;
                };

                blp_blp_logic_axi_uart_apu0: serial@402020000 {
                        interrupts = <0x0 0x0>;
                        compatible = "xlnx,axi-uartlite-2.0", "xlnx,xps-uartlite-1.00.a";
                        xlnx,uartlite-board-interface = "Custom";
                        xlnx,s-axi-aclk-freq-hz-d = <0x5f5e0a4>;
                        interrupt-parent = <&blp_blp_logic_axi_intc_uart_apu>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "axi_uartlite";
                        reg = <0x4 0x2020000 0x0 0x1000>;
                        xlnx,baudrate = <0x38400>;
                        clocks = <&versal_clk 0x41>;
                        current-speed = <0x38400>;
                        xlnx,use-parity = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,odd-parity = <0x0>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        interrupt-names = "interrupt";
                        xlnx,name = "blp_blp_logic_axi_uart_apu0";
                        xlnx,data-bits = <0x8>;
                        xlnx,parity = "No_Parity";
                        phandle = <0x7f>;
                };

                blp_blp_logic_axi_uart_mgmt_apu0: serial@20102021000 {
                        compatible = "xlnx,axi-uartlite-2.0", "xlnx,xps-uartlite-1.00.a";
                        xlnx,uartlite-board-interface = "Custom";
                        xlnx,s-axi-aclk-freq-hz-d = <0x5f5e0a4>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "axi_uartlite";
                        reg = <0x201 0x2021000 0x0 0x1000>;
                        xlnx,baudrate = <0x38400>;
                        clocks = <&versal_clk 0x41>;
                        current-speed = <0x38400>;
                        xlnx,use-parity = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,odd-parity = <0x0>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,name = "blp_blp_logic_axi_uart_mgmt_apu0";
                        xlnx,data-bits = <0x8>;
                        xlnx,parity = "No_Parity";
                        phandle = <0x172>;
                };

                blp_blp_logic_axi_uart_mgmt_rpu: serial@20102020000 {
                        compatible = "xlnx,axi-uartlite-2.0", "xlnx,xps-uartlite-1.00.a";
                        xlnx,uartlite-board-interface = "Custom";
                        xlnx,s-axi-aclk-freq-hz-d = <0x5f5e0a4>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "axi_uartlite";
                        reg = <0x201 0x2020000 0x0 0x1000>;
                        xlnx,baudrate = <0x38400>;
                        clocks = <&versal_clk 0x41>;
                        current-speed = <0x38400>;
                        xlnx,use-parity = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,odd-parity = <0x0>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,name = "blp_blp_logic_axi_uart_mgmt_rpu";
                        xlnx,data-bits = <0x8>;
                        xlnx,parity = "No_Parity";
                        phandle = <0x173>;
                };

                blp_blp_logic_axi_uart_rpu: serial@80021000 {
                        interrupts = <0x0 0x57 0x1>;
                        compatible = "xlnx,axi-uartlite-2.0", "xlnx,xps-uartlite-1.00.a";
                        xlnx,uartlite-board-interface = "Custom";
                        xlnx,s-axi-aclk-freq-hz-d = <0x5f5e0a4>;
                        interrupt-parent = <&imux>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "axi_uartlite";
                        reg = <0x0 0x80021000 0x0 0x1000>;
                        xlnx,baudrate = <0x38400>;
                        clocks = <&versal_clk 0x41>;
                        current-speed = <0x38400>;
                        xlnx,use-parity = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,odd-parity = <0x0>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        interrupt-names = "interrupt";
                        xlnx,name = "blp_blp_logic_axi_uart_rpu";
                        xlnx,data-bits = <0x8>;
                        xlnx,parity = "No_Parity";
                        phandle = <0xd>;
                };

                blp_blp_logic_base_clocking_force_reset_gpio: gpio@20102040000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0x0>;
                        xlnx,is-dual = <0x1>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x201 0x2040000 0x0 0x1000>;
                        xlnx,all-inputs-2 = <0x1>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,all-outputs-2 = <0x0>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        status = "okay";
                        xlnx,gpio2-width = <0x1>;
                        clock-names = "s_axi_aclk";
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "blp_blp_logic_base_clocking_force_reset_gpio";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0x174>;
                };

                blp_blp_logic_base_clocking_pr_reset_gpio: gpio@80020000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x2>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0x0>;
                        xlnx,is-dual = <0x1>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x0 0x80020000 0x0 0x1000>;
                        xlnx,all-inputs-2 = <0x1>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,all-outputs-2 = <0x0>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        status = "okay";
                        xlnx,gpio2-width = <0x2>;
                        clock-names = "s_axi_aclk";
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "blp_blp_logic_base_clocking_pr_reset_gpio";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0xc>;
                };

                blp_blp_logic_gcq_m2r: cmd_queue@20102010000 {
                        compatible = "xlnx,cmd-queue-2.0";
                        interrupts = <0x0 0x54 0x1>;
                        xlnx,rable = <0x0>;
                        interrupt-parent = <&imux>;
                        xlnx,ip-name = "cmd_queue";
                        reg = <0x0 0x80010000 0x0 0x1000 0x201 0x2010000 0x0 0x1000>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,s01-addr-width = <0xc>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        status = "okay";
                        clock-names = "aclk";
                        xlnx,s00-addr-width = <0xc>;
                        interrupt-names = "irq_sq";
                        xlnx,name = "blp_blp_logic_gcq_m2r";
                        phandle = <0xa>;
                };

                blp_blp_logic_gcq_r2a: cmd_queue@80011000 {
                        compatible = "xlnx,cmd-queue-2.0";
                        interrupts = <0x0 0x55 0x1 0x0 0x5c 0x1>;
                        xlnx,rable = <0x0>;
                        interrupt-parent = <&imux>;
                        xlnx,ip-name = "cmd_queue";
                        reg = <0x0 0x80011000 0x0 0x1000 0x4 0x2000000 0x0 0x1000>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,s01-addr-width = <0xc>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        status = "okay";
                        clock-names = "aclk";
                        xlnx,s00-addr-width = <0xc>;
                        interrupt-names = "irq_cq", "irq_sq";
                        xlnx,name = "blp_blp_logic_gcq_r2a";
                        phandle = <0xb>;
                };

                blp_blp_logic_gcq_u2a_0: cmd_queue@20202010000 {
                        compatible = "xlnx,cmd-queue-2.0";
                        interrupts = <0x0 0x0>;
                        xlnx,rable = <0x0>;
                        interrupt-parent = <&blp_blp_logic_axi_intc_gcq_apu>;
                        xlnx,ip-name = "cmd_queue";
                        reg = <0x4 0x2010000 0x0 0x1000 0x202 0x2010000 0x0 0x1000>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,s01-addr-width = <0xc>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        status = "okay";
                        clock-names = "aclk";
                        xlnx,s00-addr-width = <0xc>;
                        interrupt-names = "irq_sq";
                        xlnx,name = "blp_blp_logic_gcq_u2a_0";
                        phandle = <0x7e>;
                };

                blp_blp_logic_hw_discovery: hw_discovery@20102001000 {
                        xlnx,xdevicefamily = "versal";
                        xlnx,pf2-entry-major-version-5 = <0x0>;
                        xlnx,pf0-entry-type-1 = <0x53>;
                        xlnx,pf1-entry-bar-5 = <0x0>;
                        xlnx,pf2-entry-major-version-6 = <0x0>;
                        xlnx,pf0-entry-type-2 = <0x55>;
                        xlnx,pf1-entry-bar-6 = <0x0>;
                        xlnx,pf2-entry-major-version-7 = <0x0>;
                        xlnx,pf2-entry-addr-0 = <0x0>;
                        xlnx,pf0-entry-type-3 = <0x50>;
                        xlnx,pf1-entry-bar-7 = <0x0>;
                        xlnx,pf2-entry-major-version-8 = <0x0>;
                        xlnx,pf2-entry-addr-1 = <0x0>;
                        xlnx,pf0-entry-type-4 = <0x0>;
                        xlnx,pf1-entry-bar-8 = <0x0>;
                        xlnx,pf2-entry-major-version-9 = <0x0>;
                        xlnx,pf2-entry-addr-2 = <0x0>;
                        xlnx,pf0-entry-type-5 = <0x0>;
                        xlnx,pf1-entry-bar-9 = <0x0>;
                        xlnx,pf3-entry-major-version-10 = <0x0>;
                        xlnx,pf2-entry-addr-3 = <0x0>;
                        xlnx,pf0-entry-type-6 = <0x0>;
                        xlnx,pf3-entry-major-version-11 = <0x0>;
                        xlnx,pf2-entry-addr-4 = <0x0>;
                        reg = <0x201 0x2001000 0x0 0x1000 0x202 0x2001000 0x0 0x1000>;
                        xlnx,pf0-entry-type-7 = <0x0>;
                        xlnx,pf3-entry-major-version-12 = <0x0>;
                        xlnx,pf2-entry-addr-5 = <0x0>;
                        xlnx,pf0-entry-type-8 = <0x0>;
                        xlnx,pf3-entry-major-version-13 = <0x0>;
                        xlnx,pf2-entry-addr-6 = <0x0>;
                        xlnx,pf0-entry-type-9 = <0x0>;
                        xlnx,pf3-entry-major-version-14 = <0x0>;
                        xlnx,pf2-entry-addr-7 = <0x0>;
                        xlnx,pf3-entry-major-version-15 = <0x0>;
                        xlnx,pf2-entry-addr-8 = <0x0>;
                        xlnx,pf2-entry-addr-9 = <0x0>;
                        xlnx,pf2-entry-major-version-10 = <0x0>;
                        xlnx,pf1-entry-bar-10 = <0x0>;
                        xlnx,pf2-entry-major-version-11 = <0x0>;
                        xlnx,pf1-entry-bar-11 = <0x0>;
                        xlnx,pf2-entry-major-version-12 = <0x0>;
                        xlnx,pf1-entry-bar-12 = <0x0>;
                        xlnx,pf2-entry-major-version-13 = <0x0>;
                        xlnx,pf1-entry-bar-13 = <0x0>;
                        xlnx,pf2-entry-major-version-14 = <0x0>;
                        xlnx,pf1-low-offset = <0x200100>;
                        xlnx,pf0-s-axi-addr-width = <0x20>;
                        xlnx,pf1-entry-bar-14 = <0x0>;
                        xlnx,pf2-entry-major-version-15 = <0x0>;
                        xlnx,pf1-entry-bar-15 = <0x0>;
                        xlnx,pf1-entry-version-type-0 = <0x1>;
                        xlnx,pf1-entry-major-version-10 = <0x0>;
                        xlnx,pf1-entry-version-type-1 = <0x0>;
                        xlnx,pf0-entry-rsvd0-0 = <0x0>;
                        xlnx,pf1-entry-major-version-11 = <0x0>;
                        xlnx,pf2-endpoint-names = <0x0>;
                        xlnx,pf1-entry-version-type-2 = <0x0>;
                        xlnx,pf0-entry-rsvd0-1 = <0x3>;
                        xlnx,pf1-entry-major-version-12 = <0x0>;
                        xlnx,pf1-entry-version-type-3 = <0x0>;
                        xlnx,pf0-entry-rsvd0-2 = <0x0>;
                        xlnx,pf1-entry-major-version-13 = <0x0>;
                        xlnx,pf1-entry-version-type-4 = <0x0>;
                        xlnx,pf0-entry-rsvd0-3 = <0x0>;
                        xlnx,pf1-entry-major-version-14 = <0x0>;
                        xlnx,pf3-entry-rsvd0-10 = <0x0>;
                        xlnx,pf1-entry-version-type-5 = <0x0>;
                        xlnx,pf0-entry-rsvd0-4 = <0x0>;
                        xlnx,pf1-entry-major-version-15 = <0x0>;
                        xlnx,pf3-entry-rsvd0-11 = <0x0>;
                        xlnx,pf1-entry-version-type-6 = <0x0>;
                        xlnx,pf0-entry-major-version-0 = <0x1>;
                        xlnx,pf0-entry-rsvd0-5 = <0x0>;
                        xlnx,pf1-entry-addr-0 = <0x2000000>;
                        xlnx,pf3-entry-rsvd0-12 = <0x0>;
                        xlnx,pf1-entry-version-type-7 = <0x0>;
                        xlnx,pf0-entry-major-version-10 = <0x0>;
                        xlnx,pf0-entry-major-version-1 = <0x1>;
                        xlnx,pf0-entry-bar-0 = <0x0>;
                        xlnx,pf0-entry-rsvd0-6 = <0x0>;
                        xlnx,pf1-entry-addr-1 = <0x0>;
                        xlnx,pf1-entry-addr-10 = <0x0>;
                        xlnx,pf3-entry-rsvd0-13 = <0x0>;
                        xlnx,pf1-entry-version-type-8 = <0x0>;
                        xlnx,pf0-entry-major-version-11 = <0x0>;
                        xlnx,pf0-entry-bar-1 = <0x0>;
                        xlnx,pf0-entry-major-version-2 = <0x1>;
                        xlnx,pf0-entry-rsvd0-7 = <0x0>;
                        xlnx,pf1-entry-addr-11 = <0x0>;
                        xlnx,pf1-entry-addr-2 = <0x0>;
                        xlnx,pf3-entry-rsvd0-14 = <0x0>;
                        xlnx,pf1-entry-version-type-9 = <0x0>;
                        xlnx,pf0-entry-bar-2 = <0x0>;
                        xlnx,pf0-entry-major-version-12 = <0x0>;
                        xlnx,pf0-entry-major-version-3 = <0x0>;
                        xlnx,pf0-entry-rsvd0-8 = <0x0>;
                        xlnx,pf1-entry-addr-12 = <0x0>;
                        xlnx,pf1-entry-addr-3 = <0x0>;
                        xlnx,pf3-entry-rsvd0-15 = <0x0>;
                        xlnx,pf0-entry-bar-3 = <0x0>;
                        xlnx,pf0-entry-major-version-13 = <0x0>;
                        xlnx,pf0-entry-major-version-4 = <0x0>;
                        xlnx,pf0-entry-rsvd0-9 = <0x0>;
                        xlnx,pf1-entry-addr-13 = <0x0>;
                        xlnx,pf1-entry-addr-4 = <0x0>;
                        xlnx,pf0-entry-bar-4 = <0x0>;
                        xlnx,pf0-entry-major-version-14 = <0x0>;
                        xlnx,pf0-entry-major-version-5 = <0x0>;
                        xlnx,pf1-entry-addr-14 = <0x0>;
                        xlnx,pf1-entry-addr-5 = <0x0>;
                        xlnx,pf0-entry-bar-5 = <0x0>;
                        xlnx,name = "blp_blp_logic_hw_discovery";
                        xlnx,pf0-entry-major-version-15 = <0x0>;
                        xlnx,pf0-entry-major-version-6 = <0x0>;
                        xlnx,pf1-entry-addr-15 = <0x0>;
                        xlnx,pf1-entry-addr-6 = <0x0>;
                        xlnx,pf0-entry-bar-6 = <0x0>;
                        xlnx,pf0-entry-major-version-7 = <0x0>;
                        xlnx,pf1-entry-addr-7 = <0x0>;
                        xlnx,pf0-entry-bar-7 = <0x0>;
                        xlnx,pf0-entry-major-version-8 = <0x0>;
                        xlnx,pf1-entry-addr-8 = <0x0>;
                        xlnx,pf2-s-axi-addr-width = <0x20>;
                        xlnx,pf0-entry-bar-8 = <0x0>;
                        xlnx,pf0-entry-major-version-9 = <0x0>;
                        xlnx,pf1-entry-addr-9 = <0x0>;
                        xlnx,pf0-entry-bar-9 = <0x0>;
                        xlnx,pf0-entry-bar-10 = <0x0>;
                        xlnx,pf0-entry-bar-11 = <0x0>;
                        xlnx,pf0-entry-bar-12 = <0x0>;
                        xlnx,pf0-entry-bar-13 = <0x0>;
                        xlnx,pf0-entry-bar-14 = <0x0>;
                        xlnx,pf3-num-slots-bar-layout-table = <0x1>;
                        xlnx,pf0-entry-bar-15 = <0x0>;
                        xlnx,pf2-low-offset = <0x0>;
                        clock-names = "aclk_ctrl", "aclk_pcie";
                        xlnx,pf0-entry-addr-0 = <0x2010000>;
                        xlnx,pf0-entry-type-10 = <0x0>;
                        xlnx,pf3-entry-minor-version-10 = <0x0>;
                        xlnx,pf0-entry-addr-1 = <0x2000000>;
                        xlnx,pf0-entry-type-11 = <0x0>;
                        xlnx,pf3-entry-minor-version-11 = <0x0>;
                        xlnx,pf0-entry-addr-2 = <0x8000000>;
                        xlnx,pf0-entry-type-12 = <0x0>;
                        xlnx,pf3-entry-minor-version-12 = <0x0>;
                        xlnx,pf0-entry-addr-3 = <0x2002000>;
                        xlnx,pf0-entry-type-13 = <0x0>;
                        xlnx,pf3-entry-minor-version-13 = <0x0>;
                        xlnx,pf0-entry-addr-4 = <0x0>;
                        xlnx,pf0-entry-type-14 = <0x0>;
                        xlnx,pf3-entry-minor-version-14 = <0x0>;
                        xlnx,pf0-entry-addr-5 = <0x0>;
                        xlnx,pf0-entry-type-15 = <0x0>;
                        xlnx,pf3-entry-minor-version-15 = <0x0>;
                        xlnx,pf0-entry-addr-6 = <0x0>;
                        xlnx,pf0-entry-addr-7 = <0x0>;
                        xlnx,pf3-entry-minor-version-0 = <0x0>;
                        xlnx,pf2-entry-minor-version-10 = <0x0>;
                        xlnx,pf0-entry-addr-8 = <0x0>;
                        xlnx,pf3-entry-minor-version-1 = <0x0>;
                        xlnx,pf2-entry-minor-version-11 = <0x0>;
                        xlnx,pf0-entry-addr-9 = <0x0>;
                        xlnx,pf3-entry-minor-version-2 = <0x0>;
                        xlnx,pf2-entry-minor-version-12 = <0x0>;
                        xlnx,pf3-entry-minor-version-3 = <0x0>;
                        xlnx,pf2-entry-minor-version-13 = <0x0>;
                        xlnx,pf3-entry-minor-version-4 = <0x0>;
                        xlnx,pf2-entry-version-type-0 = <0x0>;
                        xlnx,pf2-entry-minor-version-14 = <0x0>;
                        xlnx,pf3-entry-minor-version-5 = <0x0>;
                        xlnx,pf2-entry-version-type-1 = <0x0>;
                        xlnx,pf2-entry-minor-version-15 = <0x0>;
                        xlnx,pf3-entry-minor-version-6 = <0x0>;
                        xlnx,pf2-entry-version-type-2 = <0x0>;
                        xlnx,pf3-entry-minor-version-7 = <0x0>;
                        xlnx,pf2-entry-version-type-3 = <0x0>;
                        xlnx,pf1-entry-minor-version-10 = <0x0>;
                        xlnx,pf3-entry-minor-version-8 = <0x0>;
                        xlnx,pf2-entry-version-type-4 = <0x0>;
                        xlnx,pf1-s-axi-data-width = <0x20>;
                        xlnx,pf1-entry-minor-version-11 = <0x0>;
                        xlnx,pf3-entry-minor-version-9 = <0x0>;
                        xlnx,pf2-entry-version-type-5 = <0x0>;
                        xlnx,pf1-entry-minor-version-12 = <0x0>;
                        xlnx,pf3-low-offset = <0x0>;
                        xlnx,pf2-entry-version-type-6 = <0x0>;
                        xlnx,pf1-entry-minor-version-13 = <0x0>;
                        xlnx,pf2-entry-version-type-7 = <0x0>;
                        xlnx,pf0-bar-index = <0x0>;
                        xlnx,pf1-entry-minor-version-14 = <0x0>;
                        xlnx,pf2-entry-version-type-8 = <0x0>;
                        xlnx,pf1-entry-minor-version-15 = <0x0>;
                        xlnx,pf2-entry-version-type-9 = <0x0>;
                        xlnx,pf1-entry-rsvd0-0 = <0x1>;
                        xlnx,pf1-entry-rsvd0-1 = <0x0>;
                        xlnx,pf0-entry-minor-version-10 = <0x0>;
                        xlnx,pf1-entry-rsvd0-2 = <0x0>;
                        xlnx,pf0-entry-minor-version-11 = <0x0>;
                        xlnx,pf1-entry-rsvd0-3 = <0x0>;
                        xlnx,pf0-entry-minor-version-12 = <0x0>;
                        xlnx,pf1-entry-rsvd0-4 = <0x0>;
                        xlnx,pf0-entry-minor-version-13 = <0x0>;
                        xlnx,pf1-entry-rsvd0-5 = <0x0>;
                        xlnx,pf0-entry-minor-version-14 = <0x0>;
                        xlnx,pf2-entry-addr-10 = <0x0>;
                        xlnx,pf1-entry-rsvd0-6 = <0x0>;
                        xlnx,pf0-entry-minor-version-15 = <0x0>;
                        xlnx,pf2-entry-addr-11 = <0x0>;
                        xlnx,pf1-entry-rsvd0-7 = <0x0>;
                        xlnx,pf2-entry-addr-12 = <0x0>;
                        xlnx,pf1-entry-rsvd0-8 = <0x0>;
                        xlnx,pf2-entry-addr-13 = <0x0>;
                        xlnx,pf1-entry-rsvd0-9 = <0x0>;
                        xlnx,pf2-entry-addr-14 = <0x0>;
                        xlnx,pf3-high-offset = <0x0>;
                        xlnx,pf2-entry-addr-15 = <0x0>;
                        xlnx,pf3-s-axi-data-width = <0x20>;
                        xlnx,pf2-entry-version-type-10 = <0x0>;
                        xlnx,pf2-entry-version-type-11 = <0x0>;
                        xlnx,next-cap-addr = <0x0>;
                        xlnx,pf1-entry-minor-version-0 = <0x0>;
                        xlnx,pf2-entry-version-type-12 = <0x0>;
                        xlnx,pf1-entry-minor-version-1 = <0x0>;
                        xlnx,pf2-entry-version-type-13 = <0x0>;
                        xlnx,pf1-entry-minor-version-2 = <0x0>;
                        xlnx,pf2-entry-version-type-14 = <0x0>;
                        xlnx,pf1-entry-minor-version-3 = <0x0>;
                        xlnx,pf2-entry-version-type-15 = <0x0>;
                        xlnx,pf1-entry-minor-version-4 = <0x0>;
                        xlnx,pf1-entry-minor-version-5 = <0x0>;
                        status = "okay";
                        xlnx,pf1-endpoint-names = "ep_mailbox_user_00 {type 0x53 reserve 0x1}";
                        xlnx,pf1-entry-minor-version-6 = <0x0>;
                        xlnx,pf1-entry-minor-version-7 = <0x0>;
                        xlnx,pf0-num-slots-bar-layout-table = <0x4>;
                        xlnx,pf1-entry-minor-version-8 = <0x0>;
                        xlnx,pf2-entry-rsvd0-10 = <0x0>;
                        xlnx,pf1-entry-minor-version-9 = <0x0>;
                        xlnx,pf2-entry-rsvd0-11 = <0x0>;
                        xlnx,pf2-entry-rsvd0-12 = <0x0>;
                        xlnx,pf1-entry-type-10 = <0x0>;
                        xlnx,pf2-entry-rsvd0-13 = <0x0>;
                        xlnx,pf1-entry-type-11 = <0x0>;
                        xlnx,pf2-entry-rsvd0-14 = <0x0>;
                        xlnx,pf1-entry-type-12 = <0x0>;
                        xlnx,pf2-entry-rsvd0-15 = <0x0>;
                        xlnx,pf1-entry-type-13 = <0x0>;
                        xlnx,pf3-entry-version-type-0 = <0x0>;
                        xlnx,pf2-bar-index = <0x0>;
                        xlnx,pf1-entry-type-14 = <0x0>;
                        xlnx,pf3-entry-version-type-1 = <0x0>;
                        xlnx,pf1-entry-type-15 = <0x0>;
                        xlnx,pf3-entry-version-type-2 = <0x0>;
                        xlnx,pf3-entry-version-type-3 = <0x0>;
                        xlnx,pf3-entry-version-type-4 = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pf3-entry-version-type-5 = <0x0>;
                        xlnx,pf3-entry-version-type-6 = <0x0>;
                        xlnx,pf3-entry-version-type-7 = <0x0>;
                        xlnx,pf3-entry-major-version-0 = <0x0>;
                        xlnx,pf3-entry-version-type-8 = <0x0>;
                        xlnx,pf3-entry-major-version-1 = <0x0>;
                        xlnx,pf3-entry-version-type-9 = <0x0>;
                        xlnx,pf3-entry-major-version-2 = <0x0>;
                        xlnx,pf3-entry-major-version-3 = <0x0>;
                        xlnx,pf2-high-offset = <0x0>;
                        xlnx,pf3-entry-major-version-4 = <0x0>;
                        xlnx,pf3-entry-major-version-5 = <0x0>;
                        xlnx,pf3-entry-major-version-6 = <0x0>;
                        xlnx,pf3-entry-major-version-7 = <0x0>;
                        xlnx,pf0-entry-version-type-10 = <0x0>;
                        xlnx,pf3-entry-major-version-8 = <0x0>;
                        xlnx,inject-endpoints = <0x0>;
                        xlnx,pf0-entry-version-type-11 = <0x0>;
                        xlnx,pf3-entry-major-version-9 = <0x0>;
                        xlnx,pf0-entry-version-type-12 = <0x0>;
                        xlnx,pf2-entry-rsvd0-0 = <0x0>;
                        xlnx,pf0-entry-version-type-13 = <0x0>;
                        xlnx,pf2-entry-rsvd0-1 = <0x0>;
                        xlnx,pf0-entry-version-type-14 = <0x0>;
                        xlnx,pf2-entry-rsvd0-2 = <0x0>;
                        xlnx,pf0-entry-version-type-15 = <0x0>;
                        xlnx,pf2-entry-rsvd0-3 = <0x0>;
                        xlnx,pf2-entry-rsvd0-4 = <0x0>;
                        xlnx,pf2-entry-rsvd0-5 = <0x0>;
                        xlnx,pf3-entry-addr-10 = <0x0>;
                        xlnx,pf2-entry-rsvd0-6 = <0x0>;
                        xlnx,num-pfs = <0x2>;
                        xlnx,pf3-entry-addr-11 = <0x0>;
                        xlnx,pf2-entry-rsvd0-7 = <0x0>;
                        xlnx,pf3-entry-addr-12 = <0x0>;
                        xlnx,pf2-entry-rsvd0-8 = <0x0>;
                        xlnx,pf3-entry-addr-13 = <0x0>;
                        xlnx,pf2-entry-rsvd0-9 = <0x0>;
                        xlnx,pf3-entry-addr-14 = <0x0>;
                        xlnx,pf3-entry-addr-15 = <0x0>;
                        xlnx,pf1-entry-major-version-0 = <0x1>;
                        xlnx,pf1-entry-major-version-1 = <0x0>;
                        xlnx,pf1-entry-major-version-2 = <0x0>;
                        xlnx,pf1-entry-major-version-3 = <0x0>;
                        xlnx,pf1-high-offset = <0x0>;
                        xlnx,pf1-entry-major-version-4 = <0x0>;
                        xlnx,pf2-num-slots-bar-layout-table = <0x1>;
                        xlnx,pf1-entry-major-version-5 = <0x0>;
                        compatible = "xlnx,hw-discovery-1.0";
                        xlnx,pf1-entry-major-version-6 = <0x0>;
                        xlnx,pf1-entry-major-version-7 = <0x0>;
                        xlnx,pf2-entry-type-10 = <0x0>;
                        xlnx,pf1-entry-major-version-8 = <0x0>;
                        xlnx,pf2-entry-type-11 = <0x0>;
                        xlnx,pf1-entry-major-version-9 = <0x0>;
                        xlnx,pf2-entry-type-12 = <0x0>;
                        xlnx,pf2-entry-type-13 = <0x0>;
                        xlnx,pf2-entry-type-14 = <0x0>;
                        xlnx,pf2-entry-type-15 = <0x0>;
                        xlnx,pf1-s-axi-addr-width = <0x20>;
                        xlnx,pf0-endpoint-names = "ep_blp_rom_00 {type 0x50 reserve 0x0} ep_mailbox_mgmt_00 {type 0x53 reserve 0x3} ep_xgq_mgmt_to_rpu_sq_pi_00 {type 0x54 reserve 0x0} ep_xgq_payload_mgmt_00 {type 0x55 reserve 0x0}";
                        xlnx,pf1-entry-rsvd0-10 = <0x0>;
                        xlnx,pf3-entry-rsvd0-0 = <0x0>;
                        xlnx,pf1-entry-rsvd0-11 = <0x0>;
                        xlnx,pf3-entry-rsvd0-1 = <0x0>;
                        xlnx,pf1-entry-rsvd0-12 = <0x0>;
                        xlnx,pf3-entry-rsvd0-2 = <0x0>;
                        xlnx,pf1-entry-rsvd0-13 = <0x0>;
                        xlnx,pf3-entry-rsvd0-3 = <0x0>;
                        xlnx,pf1-entry-rsvd0-14 = <0x0>;
                        xlnx,pf3-s-axi-addr-width = <0x20>;
                        xlnx,pf3-entry-rsvd0-4 = <0x0>;
                        xlnx,pf1-entry-rsvd0-15 = <0x0>;
                        xlnx,pf3-entry-rsvd0-5 = <0x0>;
                        xlnx,pf3-entry-rsvd0-6 = <0x0>;
                        xlnx,pf0-high-offset = <0x0>;
                        xlnx,pf3-entry-rsvd0-7 = <0x0>;
                        xlnx,pf3-entry-rsvd0-8 = <0x0>;
                        xlnx,pf3-entry-rsvd0-9 = <0x0>;
                        xlnx,cap-base-addr = <0x600>;
                        xlnx,pf0-s-axi-data-width = <0x20>;
                        xlnx,pf3-entry-type-0 = <0x0>;
                        xlnx,pf3-entry-type-1 = <0x0>;
                        xlnx,pf3-entry-type-2 = <0x0>;
                        xlnx,pf3-entry-type-3 = <0x0>;
                        xlnx,pf3-entry-bar-0 = <0x0>;
                        xlnx,pf3-entry-type-4 = <0x0>;
                        xlnx,pf3-entry-bar-1 = <0x0>;
                        xlnx,pf3-entry-type-5 = <0x0>;
                        xlnx,pf3-entry-bar-2 = <0x0>;
                        xlnx,pf3-entry-type-6 = <0x0>;
                        xlnx,pf3-entry-bar-3 = <0x0>;
                        xlnx,pf3-entry-type-7 = <0x0>;
                        xlnx,pf3-entry-bar-4 = <0x0>;
                        xlnx,pf3-entry-type-8 = <0x0>;
                        xlnx,pf3-entry-bar-5 = <0x0>;
                        xlnx,pf3-entry-type-9 = <0x0>;
                        xlnx,pf3-entry-type-10 = <0x0>;
                        xlnx,pf3-entry-bar-6 = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,pf3-entry-type-11 = <0x0>;
                        xlnx,pf3-entry-bar-7 = <0x0>;
                        xlnx,pf3-entry-type-12 = <0x0>;
                        xlnx,pf3-entry-bar-8 = <0x0>;
                        xlnx,ip-name = "hw_discovery";
                        xlnx,pf3-entry-version-type-10 = <0x0>;
                        xlnx,pf3-entry-type-13 = <0x0>;
                        xlnx,pf3-entry-bar-9 = <0x0>;
                        xlnx,pf3-entry-version-type-11 = <0x0>;
                        xlnx,pf3-entry-type-14 = <0x0>;
                        xlnx,pf2-entry-minor-version-0 = <0x0>;
                        xlnx,pf3-entry-version-type-12 = <0x0>;
                        xlnx,pf3-entry-type-15 = <0x0>;
                        xlnx,pf2-entry-minor-version-1 = <0x0>;
                        xlnx,pf3-entry-version-type-13 = <0x0>;
                        xlnx,pf2-s-axi-data-width = <0x20>;
                        xlnx,pf2-entry-minor-version-2 = <0x0>;
                        xlnx,pf3-entry-version-type-14 = <0x0>;
                        xlnx,pf2-entry-minor-version-3 = <0x0>;
                        xlnx,pf3-entry-version-type-15 = <0x0>;
                        xlnx,pf2-entry-minor-version-4 = <0x0>;
                        xlnx,pf2-entry-minor-version-5 = <0x0>;
                        xlnx,pf2-entry-minor-version-6 = <0x0>;
                        xlnx,pf3-endpoint-names = <0x0>;
                        xlnx,pf2-entry-minor-version-7 = <0x0>;
                        xlnx,pf2-entry-minor-version-8 = <0x0>;
                        xlnx,pf2-entry-minor-version-9 = <0x0>;
                        xlnx,pf2-entry-type-0 = <0x0>;
                        xlnx,pf2-entry-type-1 = <0x0>;
                        xlnx,pf2-entry-type-2 = <0x0>;
                        xlnx,pf2-entry-type-3 = <0x0>;
                        xlnx,pf1-bar-index = <0x2>;
                        xlnx,pf2-entry-type-4 = <0x0>;
                        xlnx,pf2-entry-type-5 = <0x0>;
                        xlnx,pf2-entry-type-6 = <0x0>;
                        xlnx,pf2-entry-type-7 = <0x0>;
                        xlnx,pf2-entry-type-8 = <0x0>;
                        xlnx,pf2-entry-type-9 = <0x0>;
                        xlnx,pf2-entry-bar-0 = <0x0>;
                        xlnx,pf2-entry-bar-1 = <0x0>;
                        xlnx,pf3-entry-bar-10 = <0x0>;
                        xlnx,pf2-entry-bar-2 = <0x0>;
                        xlnx,pf3-entry-bar-11 = <0x0>;
                        xlnx,pf2-entry-bar-3 = <0x0>;
                        xlnx,pf3-entry-bar-12 = <0x0>;
                        xlnx,pf2-entry-bar-4 = <0x0>;
                        xlnx,pf3-entry-bar-13 = <0x0>;
                        xlnx,pf2-entry-bar-5 = <0x0>;
                        xlnx,pf3-entry-bar-14 = <0x0>;
                        xlnx,pf2-entry-bar-6 = <0x0>;
                        xlnx,pf3-entry-bar-15 = <0x0>;
                        xlnx,pf2-entry-bar-7 = <0x0>;
                        xlnx,pf2-entry-bar-8 = <0x0>;
                        xlnx,pf1-entry-version-type-10 = <0x0>;
                        xlnx,manual = <0x1>;
                        xlnx,pf2-entry-bar-9 = <0x0>;
                        xlnx,pf1-entry-version-type-11 = <0x0>;
                        xlnx,pf0-entry-minor-version-0 = <0x2>;
                        xlnx,pf1-entry-version-type-12 = <0x0>;
                        xlnx,pf0-entry-minor-version-1 = <0x0>;
                        clocks = <&versal_clk 0x41>,
                         <&misc_clk_0>;
                        xlnx,pf1-entry-version-type-13 = <0x0>;
                        xlnx,pf0-entry-minor-version-2 = <0x0>;
                        xlnx,pf1-entry-version-type-14 = <0x0>;
                        xlnx,pf1-entry-type-0 = <0x53>;
                        xlnx,pf0-entry-minor-version-3 = <0x0>;
                        xlnx,pf1-entry-version-type-15 = <0x0>;
                        xlnx,pf1-entry-type-1 = <0x0>;
                        xlnx,pf0-entry-addr-10 = <0x0>;
                        xlnx,pf0-entry-minor-version-4 = <0x0>;
                        xlnx,pf1-entry-type-2 = <0x0>;
                        xlnx,pf0-entry-addr-11 = <0x0>;
                        xlnx,pf0-entry-minor-version-5 = <0x0>;
                        xlnx,pf0-entry-version-type-0 = <0x1>;
                        xlnx,pf3-entry-addr-0 = <0x0>;
                        xlnx,pf1-entry-type-3 = <0x0>;
                        xlnx,pf0-entry-addr-12 = <0x0>;
                        xlnx,pf0-entry-minor-version-6 = <0x0>;
                        xlnx,pf0-entry-version-type-1 = <0x1>;
                        xlnx,pf3-entry-addr-1 = <0x0>;
                        xlnx,pf1-entry-type-4 = <0x0>;
                        xlnx,pf0-entry-addr-13 = <0x0>;
                        xlnx,pf0-entry-minor-version-7 = <0x0>;
                        xlnx,pf0-entry-version-type-2 = <0x1>;
                        xlnx,pf3-entry-addr-2 = <0x0>;
                        xlnx,pf1-entry-type-5 = <0x0>;
                        xlnx,pf0-entry-addr-14 = <0x0>;
                        xlnx,pf0-entry-minor-version-8 = <0x0>;
                        xlnx,pf0-entry-rsvd0-10 = <0x0>;
                        xlnx,pf0-entry-version-type-3 = <0x1>;
                        xlnx,pf3-entry-addr-3 = <0x0>;
                        xlnx,pf1-entry-type-6 = <0x0>;
                        xlnx,pf0-entry-addr-15 = <0x0>;
                        xlnx,pf0-entry-minor-version-9 = <0x0>;
                        xlnx,pf0-entry-rsvd0-11 = <0x0>;
                        xlnx,pf0-entry-version-type-4 = <0x0>;
                        xlnx,pf3-entry-addr-4 = <0x0>;
                        xlnx,pf1-entry-type-7 = <0x0>;
                        xlnx,pf0-entry-rsvd0-12 = <0x0>;
                        xlnx,pf0-entry-version-type-5 = <0x0>;
                        xlnx,pf3-entry-addr-5 = <0x0>;
                        xlnx,pf1-entry-type-8 = <0x0>;
                        xlnx,pf0-entry-rsvd0-13 = <0x0>;
                        xlnx,pf0-entry-version-type-6 = <0x0>;
                        xlnx,pf3-entry-addr-6 = <0x0>;
                        xlnx,pf1-entry-type-9 = <0x0>;
                        xlnx,pf0-entry-rsvd0-14 = <0x0>;
                        xlnx,pf0-entry-version-type-7 = <0x0>;
                        xlnx,pf3-entry-addr-7 = <0x0>;
                        xlnx,pf0-entry-rsvd0-15 = <0x0>;
                        xlnx,pf0-entry-version-type-8 = <0x0>;
                        xlnx,pf3-entry-addr-8 = <0x0>;
                        xlnx,pf0-entry-version-type-9 = <0x0>;
                        xlnx,pf3-entry-addr-9 = <0x0>;
                        xlnx,pf2-entry-bar-10 = <0x0>;
                        xlnx,pf3-bar-index = <0x0>;
                        xlnx,pf2-entry-bar-11 = <0x0>;
                        xlnx,pf1-num-slots-bar-layout-table = <0x1>;
                        xlnx,pf2-entry-bar-12 = <0x0>;
                        xlnx,pf0-low-offset = <0x200100>;
                        xlnx,pf2-entry-bar-13 = <0x0>;
                        xlnx,pf2-entry-bar-14 = <0x0>;
                        xlnx,pf2-entry-bar-15 = <0x0>;
                        xlnx,pf2-entry-major-version-0 = <0x0>;
                        xlnx,pf1-entry-bar-0 = <0x2>;
                        xlnx,pf2-entry-major-version-1 = <0x0>;
                        xlnx,pf1-entry-bar-1 = <0x0>;
                        xlnx,pf2-entry-major-version-2 = <0x0>;
                        xlnx,pf1-entry-bar-2 = <0x0>;
                        xlnx,pf2-entry-major-version-3 = <0x0>;
                        xlnx,pf1-entry-bar-3 = <0x0>;
                        xlnx,pf2-entry-major-version-4 = <0x0>;
                        xlnx,pf0-entry-type-0 = <0x54>;
                        xlnx,pf1-entry-bar-4 = <0x0>;
                        phandle = <0x175>;
                };

                blp_blp_logic_pf_mailbox: mailbox@20102000000 {
                        xlnx,s1-axi-aclk-freq-mhz = <0x5f5e0a4>;
                        compatible = "xlnx,mailbox-2.1";
                        xlnx,interconnect-port-0 = <0x2>;
                        xlnx,interconnect-port-1 = <0x2>;
                        xlnx,rable = <0x0>;
                        xlnx,mailbox-depth = <0x10>;
                        xlnx,s1-axi-data-width = <0x20>;
                        xlnx,s0-axi-addr-width = <0x20>;
                        xlnx,ip-name = "mailbox";
                        reg = <0x201 0x2000000 0x0 0x1000 0x202 0x2000000 0x0 0x1000>;
                        xlnx,async-clks = <0x0>;
                        xlnx,impl-style = <0x0>;
                        clocks = <&versal_clk 0x41>,
                         <&versal_clk 0x41>;
                        xlnx,read-clock-period-0 = <0x0>;
                        xlnx,read-clock-period-1 = <0x0>;
                        xlnx,num-sync-ff = <0x2>;
                        xlnx,async-interrupts = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,enable-bus-error = <0x0>;
                        xlnx,s0-axi-data-width = <0x20>;
                        status = "okay";
                        xlnx,ext-reset-high = <0x1>;
                        clock-names = "S0_AXI_ACLK", "S1_AXI_ACLK";
                        xlnx,s1-axi-addr-width = <0x20>;
                        xlnx,s0-axi-aclk-freq-mhz = <0x5f5e0a4>;
                        xlnx,name = "blp_blp_logic_pf_mailbox";
                        phandle = <0x176>;
                };

                blp_blp_logic_pfm_irq_ctlr: pfm_irq_ctlr@80044000 {
                        compatible = "xlnx,pfm-irq-ctlr-1.0";
                        xlnx,rable = <0x0>;
                        xlnx,num-of-irq-pf0 = <0x1>;
                        xlnx,num-of-irq-pf1 = <0x1>;
                        xlnx,ip-name = "pfm_irq_ctlr";
                        xlnx,cpm-type = <0x0>;
                        xlnx,num-of-pfs = <0x2>;
                        xlnx,num-of-irq-pf2 = <0x20>;
                        reg = <0x0 0x80044000 0x0 0x1000>;
                        xlnx,addr-width = <0xa>;
                        clocks = <&misc_clk_0>;
                        xlnx,num-of-irq-pf3 = <0x20>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,axi-ctrl-en = <0x1>;
                        xlnx,edge-select-pf0 = <0x0>;
                        status = "okay";
                        xlnx,edge-select-pf1 = <0x0>;
                        clock-names = "aclk";
                        xlnx,edge-select-pf2 = <0x0>;
                        xlnx,max-pf-length = <0x20>;
                        xlnx,edge-select-pf3 = <0x0>;
                        xlnx,name = "blp_blp_logic_pfm_irq_ctlr";
                        phandle = <0x11>;
                };

                blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00: clk_wizard@80042000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout1-actual-duty-cycle = <0x32>;
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout1-dyn-ps = <0x0>;
                        xlnx,use-locked-deskew1 = <0x0>;
                        xlnx,use-locked-deskew2 = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        xlnx,deskew-delay1 = <0x0>;
                        reg = <0x0 0x80042000 0x0 0x1000>;
                        xlnx,deskew-delay2 = <0x0>;
                        xlnx,clkin2-deskew-port = "clkin2_deskew";
                        xlnx,clkout4-grouping = "Auto";
                        xlnx,d-max = <0x6b>;
                        xlnx,divide6-auto = <0x0>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,clkout7-divide = <0xc>;
                        xlnx,use-locked = <0x1>;
                        xlnx,clkin1-ibufds = <0x0>;
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout1-drives = "No_buffer";
                        xlnx,divide3-auto = <0x0>;
                        xlnx,clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout4-mbufgce-mode = "PERFORMANCE";
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout6-actual-duty-cycle = <0x32>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,deskew2-in = <0x0>;
                        xlnx,deskew1-fb = <0x1>;
                        xlnx,clkin2-jitter-ps = <0x64>;
                        xlnx,feedback-source = "FDBK_AUTO";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,bufgce-div-ce-type = "SYNC";
                        xlnx,name = "blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00";
                        xlnx,clkout5-divide = <0xc>;
                        xlnx,current-path = "clk_wizard_v1_0";
                        xlnx,prim-in-freq = <0x1fc9f08>;
                        xlnx,clkout-matched-routing = "false,false,false,false,false,false,false";
                        xlnx,deskew2-lock-circuit-en;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-deskew-port = "clkin1_deskew";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,clkout3-mbufgce-mode = "PERFORMANCE";
                        xlnx,use-inclk-switchover = <0x0>;
                        clock-names = "clk_in1", "s_axi_aclk";
                        xlnx,clkout3-divide = <0xc>;
                        xlnx,clkout5-duty-cycle = <0x7a120>;
                        xlnx,clkout1-grouping = "Auto";
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,o-min = <0x3>;
                        xlnx,daddr-port = "daddr";
                        xlnx,clkout-grouping = "Auto,Auto,Auto,Auto,Auto,Auto,Auto";
                        xlnx,clkin1-bufg = <0x0>;
                        xlnx,precision = <0x1>;
                        clock-output-names = "0x80042000-clk_out1";
                        xlnx,clkout1-divide = <0xa>;
                        xlnx,use-phase-alignment = <0x0>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,pllbufgcediv = <0x0>;
                        xlnx,deskew1-in = <0x0>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row1 = "primary , 100.000 , 0.010";
                        xlnx,inclk-sum-row2 = "secondary , 100.000 , 0.010";
                        xlnx,clkout2-mbufgce-mode = "PERFORMANCE";
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout5-actual-duty-cycle = <0x32>;
                        xlnx,clkout-requested-phase = "0.000,0.000,0.000,0.000,0.000,0.000,0.000";
                        xlnx,clkout6-duty-cycle = <0x7a120>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x10e0>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clk-tree1 = <0x0>;
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clkout-used = "true,false,false,false,false,false,false";
                        xlnx,clk-tree2 = <0x0>;
                        xlnx,clk-tree3 = <0x0>;
                        xlnx,clkin1-period = <0x1c9c4ac>;
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,clk-tree4 = <0x0>;
                        xlnx,clkfbin-ibuf = <0x0>;
                        xlnx,clk-tree5 = <0x0>;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,clkout-port = "clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7";
                        xlnx,locked-deskew1-port = "locked_deskew1";
                        xlnx,clk-tree6 = <0x0>;
                        xlnx,clk-tree7 = <0x0>;
                        xlnx,clkin2-ibuf = <0x0>;
                        xlnx,clkfbout-fract = <0x0>;
                        xlnx,clkout5-grouping = "Auto";
                        xlnx,pllbufgcediv1 = <0x0>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,pllbufgcediv2 = <0x0>;
                        xlnx,pllbufgcediv3 = <0x0>;
                        xlnx,pllbufgcediv4 = <0x0>;
                        xlnx,clkout1-mbufgce-mode = "PERFORMANCE";
                        xlnx,clkfb-deskew-port = "clkfb_deskew";
                        xlnx,clkout2-matched-routing = <0x0>;
                        xlnx,safeclock-startup-mode = "DESKEW_MODE";
                        xlnx,ref-jitter1 = <0x2710>;
                        xlnx,ref-jitter2 = <0x2710>;
                        status = "okay";
                        xlnx,clkout4-matched-routing = <0x0>;
                        xlnx,clkout6-dyn-ps = <0x0>;
                        xlnx,clkout6-matched-routing = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row1 = "no , clk_out1 , output";
                        xlnx,outclk-sum-row2 = "no , clk_out2 , output";
                        xlnx,jitter-sel = "No_Jitter";
                        xlnx,outclk-sum-row3 = "no , clk_out3 , output";
                        xlnx,outclk-sum-row4 = "no , clk_out4 , output";
                        xlnx,outclk-sum-row5 = "no , clk_out5 , output";
                        xlnx,clkout7-actual-phase = <0x0>;
                        xlnx,outclk-sum-row6 = "no , clk_out6 , output";
                        xlnx,outclk-sum-row7 = "no , clk_out7 , output";
                        xlnx,divide5-auto = <0x0>;
                        xlnx,deskew-fb1 = <0x1>;
                        xlnx,deskew-fb2 = <0x1>;
                        xlnx,clkfbin-obuf = <0x0>;
                        xlnx,psdone-port = "psdone";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,divide2-auto = <0x0>;
                        xlnx,clkout4-dyn-ps = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,clkfbout-mult = <0x1>;
                        xlnx,clkout-requested-duty-cycle = "50.000,50.000,50.000,50.000,50.000,50.000,50.000";
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,clkout2-actual-out-freq = <0x5f5dd18>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,numbufgce = <0x0>;
                        xlnx,clkout4-actual-duty-cycle = <0x32>;
                        xlnx,clkout4-actual-out-freq = <0x5f5dd18>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,clkout6-actual-out-freq = <0x5f5dd18>;
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkfbout-oddr = <0x0>;
                        xlnx,use-locked-fb = <0x0>;
                        xlnx,locked-fb-port = "locked_fb";
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,clkout2-dyn-ps = <0x0>;
                        xlnx,clkout2-grouping = "Auto";
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,clkout6-actual-phase = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkout-requested-out-frequency = "300,100.000,100.000,100.000,100.000,100.000,100.000";
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,primitive-type = "MMCM";
                        xlnx,ce-sync-ext = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,den-port = "den";
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x870>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,clkin1-jitter-ps = <0x64>;
                        xlnx,deskew-delay-path1;
                        xlnx,deskew-delay-path2;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkin2-ibufds = <0x0>;
                        xlnx,clkfb2-deskew-port = "clkfb2_deskew";
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        compatible = "xlnx,clk-wizard-1.0", "xlnx,versal-clk-wizard";
                        xlnx,clkout5-actual-phase = <0x0>;
                        xlnx,reset-port = "reset";
                        xlnx,sim-device = "VERSAL_AI_EDGE";
                        xlnx,speed-grade = <0x2>;
                        xlnx,clkout6-divide = <0xc>;
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,deskew1-delay-en;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,clkout6-grouping = "Auto";
                        xlnx,compensation = "AUTO";
                        xlnx,mmcmbufgcediv = <0x0>;
                        xlnx,clkin-deskew-port = "clkin_deskew";
                        xlnx,clkout3-actual-duty-cycle = <0x32>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,ce-type = "SYNC";
                        xlnx,clkfbout-phase = <0x0>;
                        xlnx,clkout4-divide = <0xc>;
                        xlnx,primitive = "MMCM";
                        xlnx,clkout1-used = <0x1>;
                        xlnx,deskew1-lock-circuit-en;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,clkout4-actual-phase = <0x0>;
                        xlnx,power-down-port = "power_down";
                        xlnx,clkfb1-deskew-port = "clkfb1_deskew";
                        xlnx,bandwidth = "OPTIMIZED";
                        xlnx,clkin1-ibuf = <0x0>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,deskew1-delay-path = "ClkFb_Path";
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,clkoutfb-phase-ctrl = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "Single_ended_clock_capable_pin";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout2-divide = <0xc>;
                        xlnx,actual-vco = <0xb2cfe8d0>;
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,m-max = <0x1b0>;
                        xlnx,deskew-delay-en1;
                        xlnx,dclk-port = "dclk";
                        xlnx,deskew-delay-en2;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Pk-to-Pk , Phase";
                        xlnx,divide7-auto = <0x0>;
                        xlnx,clkout1-requested-out-freq = <0x64>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , Cycle , () , Jitter , (ps) , Error , (ps)";
                        xlnx,locked-port = "locked";
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,divide4-auto = <0x0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,drp-addr-set1 = "00000328 , 0000032c , 00000330 , 00000334 , 00000338 , 0000033c , 00000340 , 00000344 , 00000348 , 0000034c , 00000350 , 00000354 , 00000358 , 0000035c , 00000360 , 00000364 , 00000368 , 0000036c , 00000370 , 00000374 , 00000378 , 0000037c , 00000380 , 00000384 , 00000388 , 0000038c , 00000390 , 00000394 , 00000398 , 0000039c , 000003a0 , 000003a4 , 000003a8 , 000003ac , 000003b0 , 000003b4 , 000003b8 , 000003bc , 000003c0 , 000003c4 , 000003c8 , 000003cc , 000003d0 , 000003d4 , 000003d8 , 000003dc , 000003e0 , 000003e4 , 000003e8 , 000003ec , 000003f0 , 000003f4 , 000003f8 , 000003fc";
                        xlnx,drp-addr-set2 = "00000328 , 0000032c , 00000330 , 00000334 , 00000338 , 0000033c , 00000340 , 00000344 , 00000348 , 0000034c , 00000350 , 00000354 , 00000358 , 0000035c , 00000360 , 00000364 , 00000368 , 0000036c , 00000370 , 00000374 , 00000378 , 0000037c , 00000380 , 00000384 , 00000388 , 0000038c , 00000390 , 00000394 , 00000398 , 0000039c , 000003a0 , 000003a4 , 000003a8 , 000003ac , 000003b0 , 000003b4 , 000003b8 , 000003bc , 000003c0 , 000003c4 , 000003c8 , 000003cc , 000003d0 , 000003d4 , 000003d8 , 000003dc , 000003e0 , 000003e4 , 000003e8 , 000003ec , 000003f0 , 000003f4 , 000003f8 , 000003fc";
                        xlnx,drp-addr-set3 = "00000328 , 0000032c , 00000330 , 00000334 , 00000338 , 0000033c , 00000340 , 00000344 , 00000348 , 0000034c , 00000350 , 00000354 , 00000358 , 0000035c , 00000360 , 00000364 , 00000368 , 0000036c , 00000370 , 00000374 , 00000378 , 0000037c , 00000380 , 00000384 , 00000388 , 0000038c , 00000390 , 00000394 , 00000398 , 0000039c , 000003a0 , 000003a4 , 000003a8 , 000003ac , 000003b0 , 000003b4 , 000003b8 , 000003bc , 000003c0 , 000003c4 , 000003c8 , 000003cc , 000003d0 , 000003d4 , 000003d8 , 000003dc , 000003e0 , 000003e4 , 000003e8 , 000003ec , 000003f0 , 000003f4 , 000003f8 , 000003fc";
                        xlnx,clkout3-actual-phase = <0x0>;
                        xlnx,clkout-mbufgce-mode = "PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE";
                        xlnx,use-power-down = <0x1>;
                        xlnx,divide1-auto = <0x0>;
                        xlnx,clkout3-grouping = "Auto";
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wizard";
                        xlnx,auto-nummbufgce = <0x0>;
                        xlnx,deskew-in1 = <0x0>;
                        xlnx,deskew2-delay = <0x0>;
                        xlnx,deskew-in2 = <0x0>;
                        xlnx,mmcmbufgcediv1 = <0x0>;
                        xlnx,deskew2-delay-path = "ClkFb_Path";
                        xlnx,mmcmbufgcediv2 = <0x0>;
                        xlnx,clkin2-period = <0x13de432>;
                        xlnx,clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcmbufgcediv3 = <0x0>;
                        xlnx,mmcmbufgcediv4 = <0x0>;
                        xlnx,mmcmbufgcediv5 = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,mmcmbufgcediv6 = <0x0>;
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,mmcmbufgcediv7 = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout7-mbufgce-mode = "PERFORMANCE";
                        xlnx,clkout2-actual-duty-cycle = <0x32>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,deskew1-delay = <0x0>;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,zhold;
                        xlnx,clkout2-actual-phase = <0x0>;
                        xlnx,clkout7-dyn-ps = <0x0>;
                        xlnx,deskew-lock-circuit-en1 = <0x0>;
                        xlnx,clkout-dyn-ps = "None,None,None,None,None,None,None";
                        xlnx,deskew-lock-circuit-en2 = <0x0>;
                        xlnx,clkfbout-bufg = <0x0>;
                        xlnx,clkout1-matched-routing = <0x0>;
                        xlnx,interface-selection = <0x1>;
                        xlnx,clkout3-matched-routing = <0x0>;
                        xlnx,override-primitive = <0x0>;
                        xlnx,calc-done = "empty";
                        xlnx,clkout5-matched-routing = <0x0>;
                        xlnx,clkfbin-obufds = <0x0>;
                        xlnx,actual-pfd = <0xa98a58>;
                        xlnx,clkout7-matched-routing = <0x0>;
                        xlnx,clkin2-bufg = <0x0>;
                        xlnx,clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,clkout5-dyn-ps = <0x0>;
                        xlnx,clkout6-mbufgce-mode = "PERFORMANCE";
                        xlnx,clkout7-actual-duty-cycle = <0x32>;
                        clocks = <&versal_clk 0x42>,
                         <&versal_clk 0x42>;
                        xlnx,deskew2-delay-en;
                        xlnx,clkout7-grouping = "Auto";
                        xlnx,clkfbin-ibufds = <0x0>;
                        xlnx,clkfb-bufg = <0x0>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout-drives = "No_buffer,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG";
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,drp-data-set1 = "4b06 , 0001 , 1600 , 8787 , 1b00 , 0202 , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , f37c , 7c4d , d042 , ebd8 , ec5f , edfb , aacd , 4428 , 002f , 0000 , 0400 , 0101 , 000f , 0006 , 0000 , 0000 , 0e80 , 40e1 , 43e9 , 1188 , 0008 , 0001 , 0000 , 00c0 , 0dfd , 0961 , 0001 , 0000 , 068b , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , 0000 , 0000 , 0000 , 0000 , 0000 , 0f00 , 0001";
                        xlnx,divclk-divide = <0x3>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,drp-data-set2 = "4b06 , 0001 , 1600 , 8787 , 1a00 , 0202 , 0b00 , 0101 , 0a00 , 0000 , 0a00 , 0101 , f37c , 7c4d , d042 , ebd8 , ec5f , edfb , aacd , 4428 , 002f , 0000 , 0400 , 0101 , 000f , 0006 , 0000 , 0000 , 0e80 , 40e1 , 43e9 , 1188 , 0008 , 0001 , 0000 , 00c0 , 0dfd , 0961 , 0001 , 0000 , 068b , 0a00 , 0303 , 0b00 , 0101 , 0a00 , 0202 , 0000 , 0000 , 0000 , 0000 , 0000 , 0f00 , 0001";
                        xlnx,clkout1-actual-phase = <0x0>;
                        xlnx,drp-data-set3 = "4b06 , 0001 , 1600 , 8787 , 1b00 , 0202 , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , f37c , 7c4d , d042 , ebd8 , ec5f , edfb , aacd , 4428 , 002f , 0000 , 0400 , 0101 , 000f , 0006 , 0000 , 0000 , 0e80 , 40e1 , 43e9 , 1188 , 0008 , 0001 , 0000 , 00c0 , 0dfd , 0961 , 0001 , 0000 , 068b , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , 0000 , 0000 , 0000 , 0000 , 0000 , 0f00 , 0001";
                        xlnx,deskew2-fb = <0x1>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout1-actual-out-freq = <0x11e19748>;
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,numbufg = <0x0>;
                        xlnx,clkout3-actual-out-freq = <0x5f5dd18>;
                        xlnx,use-reset = <0x1>;
                        xlnx,clkout3-dyn-ps = <0x0>;
                        xlnx,m-min = <0x5>;
                        xlnx,clkout5-actual-out-freq = <0x5f5dd18>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,perf-mode = "FULL";
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout7-actual-out-freq = <0x5f5dd18>;
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x1b0>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout3-used = <0x0>;
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x7a120>;
                        xlnx,locked-deskew2-port = "locked_deskew2";
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x30>;
                        xlnx,clkout5-mbufgce-mode = "PERFORMANCE";
                        xlnx,use-min-power = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,nummbufgce = <0x0>;
                        phandle = <0xf>;
                };

                blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01: clk_wizard@80043000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout1-actual-duty-cycle = <0x32>;
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout1-dyn-ps = <0x0>;
                        xlnx,use-locked-deskew1 = <0x0>;
                        xlnx,use-locked-deskew2 = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        xlnx,deskew-delay1 = <0x0>;
                        reg = <0x0 0x80043000 0x0 0x1000>;
                        xlnx,deskew-delay2 = <0x0>;
                        xlnx,clkin2-deskew-port = "clkin2_deskew";
                        xlnx,clkout4-grouping = "Auto";
                        xlnx,d-max = <0x6b>;
                        xlnx,divide6-auto = <0x0>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,clkout7-divide = <0xc>;
                        xlnx,use-locked = <0x1>;
                        xlnx,clkin1-ibufds = <0x0>;
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout1-drives = "No_buffer";
                        xlnx,divide3-auto = <0x0>;
                        xlnx,clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout4-mbufgce-mode = "PERFORMANCE";
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout6-actual-duty-cycle = <0x32>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,deskew2-in = <0x0>;
                        xlnx,deskew1-fb = <0x1>;
                        xlnx,clkin2-jitter-ps = <0x64>;
                        xlnx,feedback-source = "FDBK_AUTO";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,bufgce-div-ce-type = "SYNC";
                        xlnx,name = "blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01";
                        xlnx,clkout5-divide = <0xc>;
                        xlnx,current-path = "clk_wizard_v1_0";
                        xlnx,prim-in-freq = <0x1fc9f08>;
                        xlnx,clkout-matched-routing = "false,false,false,false,false,false,false";
                        xlnx,deskew2-lock-circuit-en;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-deskew-port = "clkin1_deskew";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,clkout3-mbufgce-mode = "PERFORMANCE";
                        xlnx,use-inclk-switchover = <0x0>;
                        clock-names = "clk_in1", "s_axi_aclk";
                        xlnx,clkout3-divide = <0xc>;
                        xlnx,clkout5-duty-cycle = <0x7a120>;
                        xlnx,clkout1-grouping = "Auto";
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,o-min = <0x3>;
                        xlnx,daddr-port = "daddr";
                        xlnx,clkout-grouping = "Auto,Auto,Auto,Auto,Auto,Auto,Auto";
                        xlnx,clkin1-bufg = <0x0>;
                        xlnx,precision = <0x1>;
                        clock-output-names = "0x80043000-clk_out1";
                        xlnx,clkout1-divide = <0xc>;
                        xlnx,use-phase-alignment = <0x0>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,pllbufgcediv = <0x0>;
                        xlnx,deskew1-in = <0x0>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row1 = "primary , 100.000 , 0.010";
                        xlnx,inclk-sum-row2 = "secondary , 100.000 , 0.010";
                        xlnx,clkout2-mbufgce-mode = "PERFORMANCE";
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout5-actual-duty-cycle = <0x32>;
                        xlnx,clkout-requested-phase = "0.000,0.000,0.000,0.000,0.000,0.000,0.000";
                        xlnx,clkout6-duty-cycle = <0x7a120>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x10e0>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clk-tree1 = <0x0>;
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clkout-used = "true,false,false,false,false,false,false";
                        xlnx,clk-tree2 = <0x0>;
                        xlnx,clk-tree3 = <0x0>;
                        xlnx,clkin1-period = <0x1c9c4ac>;
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,clk-tree4 = <0x0>;
                        xlnx,clkfbin-ibuf = <0x0>;
                        xlnx,clk-tree5 = <0x0>;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,clkout-port = "clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7";
                        xlnx,locked-deskew1-port = "locked_deskew1";
                        xlnx,clk-tree6 = <0x0>;
                        xlnx,clk-tree7 = <0x0>;
                        xlnx,clkin2-ibuf = <0x0>;
                        xlnx,clkfbout-fract = <0x0>;
                        xlnx,clkout5-grouping = "Auto";
                        xlnx,pllbufgcediv1 = <0x0>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,pllbufgcediv2 = <0x0>;
                        xlnx,pllbufgcediv3 = <0x0>;
                        xlnx,pllbufgcediv4 = <0x0>;
                        xlnx,clkout1-mbufgce-mode = "PERFORMANCE";
                        xlnx,clkfb-deskew-port = "clkfb_deskew";
                        xlnx,clkout2-matched-routing = <0x0>;
                        xlnx,safeclock-startup-mode = "DESKEW_MODE";
                        xlnx,ref-jitter1 = <0x2710>;
                        xlnx,ref-jitter2 = <0x2710>;
                        status = "okay";
                        xlnx,clkout4-matched-routing = <0x0>;
                        xlnx,clkout6-dyn-ps = <0x0>;
                        xlnx,clkout6-matched-routing = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row1 = "no , clk_out1 , output";
                        xlnx,outclk-sum-row2 = "no , clk_out2 , output";
                        xlnx,jitter-sel = "No_Jitter";
                        xlnx,outclk-sum-row3 = "no , clk_out3 , output";
                        xlnx,outclk-sum-row4 = "no , clk_out4 , output";
                        xlnx,outclk-sum-row5 = "no , clk_out5 , output";
                        xlnx,clkout7-actual-phase = <0x0>;
                        xlnx,outclk-sum-row6 = "no , clk_out6 , output";
                        xlnx,outclk-sum-row7 = "no , clk_out7 , output";
                        xlnx,divide5-auto = <0x0>;
                        xlnx,deskew-fb1 = <0x1>;
                        xlnx,deskew-fb2 = <0x1>;
                        xlnx,clkfbin-obuf = <0x0>;
                        xlnx,psdone-port = "psdone";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,divide2-auto = <0x0>;
                        xlnx,clkout4-dyn-ps = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,clkfbout-mult = <0x1>;
                        xlnx,clkout-requested-duty-cycle = "50.000,50.000,50.000,50.000,50.000,50.000,50.000";
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,clkout2-actual-out-freq = <0x5f5dd18>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,numbufgce = <0x0>;
                        xlnx,clkout4-actual-duty-cycle = <0x32>;
                        xlnx,clkout4-actual-out-freq = <0x5f5dd18>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,clkout6-actual-out-freq = <0x5f5dd18>;
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkfbout-oddr = <0x0>;
                        xlnx,use-locked-fb = <0x0>;
                        xlnx,locked-fb-port = "locked_fb";
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,clkout2-dyn-ps = <0x0>;
                        xlnx,clkout2-grouping = "Auto";
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,clkout6-actual-phase = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkout-requested-out-frequency = "250,100.000,100.000,100.000,100.000,100.000,100.000";
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,primitive-type = "MMCM";
                        xlnx,ce-sync-ext = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,den-port = "den";
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x870>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,clkin1-jitter-ps = <0x64>;
                        xlnx,deskew-delay-path1;
                        xlnx,deskew-delay-path2;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkin2-ibufds = <0x0>;
                        xlnx,clkfb2-deskew-port = "clkfb2_deskew";
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        compatible = "xlnx,clk-wizard-1.0", "xlnx,versal-clk-wizard";
                        xlnx,clkout5-actual-phase = <0x0>;
                        xlnx,reset-port = "reset";
                        xlnx,sim-device = "VERSAL_AI_EDGE";
                        xlnx,speed-grade = <0x2>;
                        xlnx,clkout6-divide = <0xc>;
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,deskew1-delay-en;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,clkout6-grouping = "Auto";
                        xlnx,compensation = "AUTO";
                        xlnx,mmcmbufgcediv = <0x0>;
                        xlnx,clkin-deskew-port = "clkin_deskew";
                        xlnx,clkout3-actual-duty-cycle = <0x32>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,ce-type = "SYNC";
                        xlnx,clkfbout-phase = <0x0>;
                        xlnx,clkout4-divide = <0xc>;
                        xlnx,primitive = "MMCM";
                        xlnx,clkout1-used = <0x1>;
                        xlnx,deskew1-lock-circuit-en;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,clkout4-actual-phase = <0x0>;
                        xlnx,power-down-port = "power_down";
                        xlnx,clkfb1-deskew-port = "clkfb1_deskew";
                        xlnx,bandwidth = "OPTIMIZED";
                        xlnx,clkin1-ibuf = <0x0>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,deskew1-delay-path = "ClkFb_Path";
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,clkoutfb-phase-ctrl = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "Single_ended_clock_capable_pin";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout2-divide = <0xc>;
                        xlnx,actual-vco = <0xb2cfe8d0>;
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,m-max = <0x1b0>;
                        xlnx,deskew-delay-en1;
                        xlnx,dclk-port = "dclk";
                        xlnx,deskew-delay-en2;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Pk-to-Pk , Phase";
                        xlnx,divide7-auto = <0x0>;
                        xlnx,clkout1-requested-out-freq = <0x64>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , Cycle , () , Jitter , (ps) , Error , (ps)";
                        xlnx,locked-port = "locked";
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,divide4-auto = <0x0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,drp-addr-set1 = "00000328 , 0000032c , 00000330 , 00000334 , 00000338 , 0000033c , 00000340 , 00000344 , 00000348 , 0000034c , 00000350 , 00000354 , 00000358 , 0000035c , 00000360 , 00000364 , 00000368 , 0000036c , 00000370 , 00000374 , 00000378 , 0000037c , 00000380 , 00000384 , 00000388 , 0000038c , 00000390 , 00000394 , 00000398 , 0000039c , 000003a0 , 000003a4 , 000003a8 , 000003ac , 000003b0 , 000003b4 , 000003b8 , 000003bc , 000003c0 , 000003c4 , 000003c8 , 000003cc , 000003d0 , 000003d4 , 000003d8 , 000003dc , 000003e0 , 000003e4 , 000003e8 , 000003ec , 000003f0 , 000003f4 , 000003f8 , 000003fc";
                        xlnx,drp-addr-set2 = "00000328 , 0000032c , 00000330 , 00000334 , 00000338 , 0000033c , 00000340 , 00000344 , 00000348 , 0000034c , 00000350 , 00000354 , 00000358 , 0000035c , 00000360 , 00000364 , 00000368 , 0000036c , 00000370 , 00000374 , 00000378 , 0000037c , 00000380 , 00000384 , 00000388 , 0000038c , 00000390 , 00000394 , 00000398 , 0000039c , 000003a0 , 000003a4 , 000003a8 , 000003ac , 000003b0 , 000003b4 , 000003b8 , 000003bc , 000003c0 , 000003c4 , 000003c8 , 000003cc , 000003d0 , 000003d4 , 000003d8 , 000003dc , 000003e0 , 000003e4 , 000003e8 , 000003ec , 000003f0 , 000003f4 , 000003f8 , 000003fc";
                        xlnx,drp-addr-set3 = "00000328 , 0000032c , 00000330 , 00000334 , 00000338 , 0000033c , 00000340 , 00000344 , 00000348 , 0000034c , 00000350 , 00000354 , 00000358 , 0000035c , 00000360 , 00000364 , 00000368 , 0000036c , 00000370 , 00000374 , 00000378 , 0000037c , 00000380 , 00000384 , 00000388 , 0000038c , 00000390 , 00000394 , 00000398 , 0000039c , 000003a0 , 000003a4 , 000003a8 , 000003ac , 000003b0 , 000003b4 , 000003b8 , 000003bc , 000003c0 , 000003c4 , 000003c8 , 000003cc , 000003d0 , 000003d4 , 000003d8 , 000003dc , 000003e0 , 000003e4 , 000003e8 , 000003ec , 000003f0 , 000003f4 , 000003f8 , 000003fc";
                        xlnx,clkout3-actual-phase = <0x0>;
                        xlnx,clkout-mbufgce-mode = "PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE";
                        xlnx,use-power-down = <0x1>;
                        xlnx,divide1-auto = <0x0>;
                        xlnx,clkout3-grouping = "Auto";
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wizard";
                        xlnx,auto-nummbufgce = <0x0>;
                        xlnx,deskew-in1 = <0x0>;
                        xlnx,deskew2-delay = <0x0>;
                        xlnx,deskew-in2 = <0x0>;
                        xlnx,mmcmbufgcediv1 = <0x0>;
                        xlnx,deskew2-delay-path = "ClkFb_Path";
                        xlnx,mmcmbufgcediv2 = <0x0>;
                        xlnx,clkin2-period = <0x13de432>;
                        xlnx,clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcmbufgcediv3 = <0x0>;
                        xlnx,mmcmbufgcediv4 = <0x0>;
                        xlnx,mmcmbufgcediv5 = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,mmcmbufgcediv6 = <0x0>;
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,mmcmbufgcediv7 = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout7-mbufgce-mode = "PERFORMANCE";
                        xlnx,clkout2-actual-duty-cycle = <0x32>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,deskew1-delay = <0x0>;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,zhold;
                        xlnx,clkout2-actual-phase = <0x0>;
                        xlnx,clkout7-dyn-ps = <0x0>;
                        xlnx,deskew-lock-circuit-en1 = <0x0>;
                        xlnx,clkout-dyn-ps = "None,None,None,None,None,None,None";
                        xlnx,deskew-lock-circuit-en2 = <0x0>;
                        xlnx,clkfbout-bufg = <0x0>;
                        xlnx,clkout1-matched-routing = <0x0>;
                        xlnx,interface-selection = <0x1>;
                        xlnx,clkout3-matched-routing = <0x0>;
                        xlnx,override-primitive = <0x0>;
                        xlnx,calc-done = "empty";
                        xlnx,clkout5-matched-routing = <0x0>;
                        xlnx,clkfbin-obufds = <0x0>;
                        xlnx,actual-pfd = <0xa98a58>;
                        xlnx,clkout7-matched-routing = <0x0>;
                        xlnx,clkin2-bufg = <0x0>;
                        xlnx,clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,clkout5-dyn-ps = <0x0>;
                        xlnx,clkout6-mbufgce-mode = "PERFORMANCE";
                        xlnx,clkout7-actual-duty-cycle = <0x32>;
                        clocks = <&versal_clk 0x42>,
                         <&versal_clk 0x42>;
                        xlnx,deskew2-delay-en;
                        xlnx,clkout7-grouping = "Auto";
                        xlnx,clkfbin-ibufds = <0x0>;
                        xlnx,clkfb-bufg = <0x0>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout-drives = "No_buffer,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG";
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,drp-data-set1 = "4b06 , 0001 , 1600 , 8787 , 1a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , f37c , 7c4d , d042 , ebd8 , ec5f , edfb , aacd , 4428 , 002f , 0000 , 0400 , 0101 , 000f , 0006 , 0000 , 0000 , 0e80 , 40e1 , 43e9 , 1188 , 0008 , 0001 , 0000 , 00c0 , 0dfd , 0961 , 0001 , 0000 , 068b , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , 0000 , 0000 , 0000 , 0000 , 0000 , 0f00 , 0001";
                        xlnx,divclk-divide = <0x3>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,drp-data-set2 = "4b06 , 0001 , 1600 , 8787 , 1a00 , 0202 , 0b00 , 0101 , 0a00 , 0000 , 0a00 , 0101 , f37c , 7c4d , d042 , ebd8 , ec5f , edfb , aacd , 4428 , 002f , 0000 , 0400 , 0101 , 000f , 0006 , 0000 , 0000 , 0e80 , 40e1 , 43e9 , 1188 , 0008 , 0001 , 0000 , 00c0 , 0dfd , 0961 , 0001 , 0000 , 068b , 0a00 , 0303 , 0b00 , 0101 , 0a00 , 0202 , 0000 , 0000 , 0000 , 0000 , 0000 , 0f00 , 0001";
                        xlnx,clkout1-actual-phase = <0x0>;
                        xlnx,drp-data-set3 = "4b06 , 0001 , 1600 , 8787 , 1a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , f37c , 7c4d , d042 , ebd8 , ec5f , edfb , aacd , 4428 , 002f , 0000 , 0400 , 0101 , 000f , 0006 , 0000 , 0000 , 0e80 , 40e1 , 43e9 , 1188 , 0008 , 0001 , 0000 , 00c0 , 0dfd , 0961 , 0001 , 0000 , 068b , 0a00 , 0303 , 0a00 , 0303 , 0a00 , 0303 , 0000 , 0000 , 0000 , 0000 , 0000 , 0f00 , 0001";
                        xlnx,deskew2-fb = <0x1>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout1-actual-out-freq = <0xee6a8bc>;
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,numbufg = <0x0>;
                        xlnx,clkout3-actual-out-freq = <0x5f5dd18>;
                        xlnx,use-reset = <0x1>;
                        xlnx,clkout3-dyn-ps = <0x0>;
                        xlnx,m-min = <0x5>;
                        xlnx,clkout5-actual-out-freq = <0x5f5dd18>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,perf-mode = "FULL";
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout7-actual-out-freq = <0x5f5dd18>;
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x1b0>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout3-used = <0x0>;
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x7a120>;
                        xlnx,locked-deskew2-port = "locked_deskew2";
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x30>;
                        xlnx,clkout5-mbufgce-mode = "PERFORMANCE";
                        xlnx,use-min-power = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,nummbufgce = <0x0>;
                        phandle = <0x10>;
                };

                blp_blp_logic_ulp_clocking_shell_utils_ucc: shell_utils_ucc@80030000 {
                        compatible = "xlnx,shell-utils-ucc-1.0";
                        xlnx,ext-tog-enable = <0x1>;
                        xlnx,num-clocks = <0x2>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "shell_utils_ucc";
                        reg = <0x0 0x80030000 0x0 0x10000>;
                        xlnx,freq-cnt-ref-clk-hz = <0x8235>;
                        clocks = <&versal_clk 0x41>,
                         <&versal_clk 0x42>,
                         <&misc_clk_0>,
                         <&blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00 0x0>,
                         <&blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01 0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        status = "okay";
                        clock-names = "aclk_ctrl", "aclk_freerun", "aclk_pcie", "clk_in_kernel_00", "clk_in_kernel_01";
                        xlnx,name = "blp_blp_logic_ulp_clocking_shell_utils_ucc";
                        phandle = <0xe>;
                };

                blp_blp_logic_uuid_register: uuid_register@20102002000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,uuid-register-1.0";
                        status = "okay";
                        clock-names = "S_AXI_ACLK";
                        xlnx,ip-name = "uuid_register";
                        xlnx,edk-iptype = "PERIPHERAL";
                        reg = <0x0 0x80045000 0x0 0x1000 0x201 0x2002000 0x0 0x1000>;
                        clocks = <&versal_clk 0x41>;
                        xlnx,name = "blp_blp_logic_uuid_register";
                        phandle = <0x12>;
                };

                blp_qdma_0: axi-pcie@20107000000 {
                        xlnx,num-vfs-pf3 = <0x0>;
                        xlnx,dbg-en = "DEBUG_NONE";
                        xlnx,pf0-bar1-control = <0x0>;
                        xlnx,pf3-bar6-control = <0x0>;
                        reg = <0x201 0x7000000 0x0 0x4000>;
                        xlnx,pf1-msix-cap-pba-bir-qdma = "BAR_1:0";
                        xlnx,pf0-sriov-bar3-control = <0x0>;
                        xlnx,pf2-sriov-bar2-scale = "Kilobytes";
                        xlnx,pf2-bar1-type-qdma = "AXI_Bridge_Master";
                        xlnx,dma-2rp;
                        xlnx,pf2-sriov-bar3-type = "AXI_Bridge_Master";
                        xlnx,pf3-bar4-size-qdma = <0x80>;
                        xlnx,select-quad = "GTH_Quad_128";
                        xlnx,pf2-sriov-bar0-type = "DMA";
                        xlnx,pf1-class-code-qdma = <0x1d4c0>;
                        xlnx,pf1-msix-cap-pba-offset-qdma = <0x84d0>;
                        xlnx,sys-rst-n-board-interface = "Custom";
                        xlnx,ats-cap-nextptr = <0x0>;
                        xlnx,pf3-sriov-bar3-control = <0x0>;
                        xlnx,coreclk-freq = <0x1f4>;
                        xlnx,pf2-bar1-scale-qdma = "Megabytes";
                        xlnx,pf2-sriov-bar1-scale = "Kilobytes";
                        xlnx,example-design-type = "RTL";
                        xlnx,pf0-expansion-rom-size-qdma = <0x4>;
                        xlnx,pf1-bar0-prefetchable-qdma;
                        xlnx,pf2-bar6-control = <0x0>;
                        xlnx,pf3-msix-cap-table-bir-qdma = "BAR_1:0";
                        xlnx,pf0-bar3-aperture-size = <0x0>;
                        xlnx,pf0-msi-cap-multimsgcap = <0x0>;
                        xlnx,usr-irq-exdes;
                        xlnx,pf1-msix-cap-pba-offset = <0x1028>;
                        xlnx,timeout-mult = <0x3>;
                        xlnx,pf2-sriov-bar0-scale = "Kilobytes";
                        xlnx,pf0-bar0-enabled-qdma;
                        xlnx,pf1-msix-cap-pba-bir = "BAR_0";
                        xlnx,pf3-bar3-aperture-size = <0x0>;
                        xlnx,pf1-vendor-id = <0x10ee>;
                        xlnx,minimal-dma-en;
                        xlnx,msix-impl-ext;
                        clock-names = "user_clk_sd";
                        xlnx,vfg0-msix-cap-table-size-qdma = <0x7>;
                        xlnx,pf2-bar2-scale-qdma = "Kilobytes";
                        xlnx,pf1-sriov-bar4-type = "AXI_Bridge_Master";
                        xlnx,pf2-bar2-size-qdma = <0x4>;
                        xlnx,pf1-bar6-control = <0x0>;
                        xlnx,pf2-bar0-64bit-qdma;
                        xlnx,pf1-sriov-bar1-type = "AXI_Bridge_Master";
                        xlnx,pf2-rbar-num = <0x1>;
                        xlnx,pf2-sriov-bar1-control = <0x0>;
                        xlnx,rx-ssc-ppm = <0x0>;
                        xlnx,pcie-board-interface = "Custom";
                        xlnx,vdm-en;
                        xlnx,ref-clk-freq = <0x0>;
                        xlnx,pf1-msi-cap-multimsgcap = "1_vector";
                        xlnx,axilite-master-en;
                        xlnx,pf0-msix-cap-pba-offset-qdma = <0x84d0>;
                        xlnx,pf2-bar3-scale-qdma = "Kilobytes";
                        xlnx,wrb-coal-loop-fix-disable = <0x0>;
                        xlnx,pf0-bar6-control = <0x0>;
                        xlnx,csr-axilite-slave;
                        xlnx,pf3-sriov-bar5-size = <0x4>;
                        xlnx,pf1-sriov-first-vf-offset = <0x0>;
                        xlnx,pf3-bar2-type-qdma = "AXI_Lite_Master";
                        xlnx,pf1-msix-enabled-qdma;
                        xlnx,pf3-sriov-bar2-size = <0x4>;
                        xlnx,xdma-aperture-size = <0xd>;
                        xlnx,pf1-bar0-size-qdma = <0x100>;
                        xlnx,pf0-sriov-bar5-type = "AXI_Bridge_Master";
                        xlnx,num-queues = <0x200>;
                        status = "okay";
                        xlnx,pf0-subsystem-vendor-id = <0x10ee>;
                        xlnx,pf1-msix-cap-table-offset-qdma = <0x7530>;
                        xlnx,pcie-extended-tag;
                        xlnx,pf0-sriov-func-dep-link = <0x0>;
                        xlnx,pf0-sriov-bar2-type = "AXI_Lite_Master";
                        xlnx,pf2-msi-cap-multimsgcap = "1_vector";
                        xlnx,pf2-bar4-scale-qdma = "Kilobytes";
                        xlnx,barlite-msix-pf0 = <0x4>;
                        xlnx,barlite-msix-pf1 = <0x1>;
                        xlnx,pf2-bar6-aperture-size = <0x0>;
                        xlnx,barlite-msix-pf2 = <0x0>;
                        xlnx,barlite-msix-pf3 = <0x0>;
                        xlnx,pf2-bar2-64bit-qdma;
                        xlnx,pf3-addr-mask = <0xfff>;
                        xlnx,bar5-indicator = <0x0>;
                        xlnx,pf3-bar2-enabled-qdma;
                        xlnx,pf3-revision-id = <0x0>;
                        xlnx,pf2-bar1-aperture-size = <0x0>;
                        xlnx,vfg1-msix-cap-table-bir-qdma = "BAR_1:0";
                        xlnx,enable-jtag-dbg;
                        xlnx,en-bridge;
                        xlnx,dedicate-perst;
                        xlnx,msix-int-table-en = <0x0>;
                        xlnx,pf2-bar0-type-qdma = "DMA";
                        xlnx,shared-logic = <0x0>;
                        xlnx,split-dma;
                        xlnx,pf2-bar5-scale-qdma = "Kilobytes";
                        xlnx,pf2-sriov-bar3-size = <0x4>;
                        xlnx,xdma-num-pcie-tag = <0x100>;
                        xlnx,pf3-bar3-size-qdma = <0x80>;
                        xlnx,pf1-subsystem-vendor-id = <0x10ee>;
                        xlnx,ccix-dvsec;
                        xlnx,pf1-sriov-func-dep-link = <0x1>;
                        xlnx,pf3-bar0-control = <0x0>;
                        xlnx,xdma-en;
                        xlnx,pf2-sriov-bar0-size = <0x20>;
                        xlnx,pf3-msi-cap-multimsgcap = "1_vector";
                        xlnx,vfg2-msix-cap-table-offset-qdma = <0xfa0>;
                        xlnx,pf2-sriov-bar2-prefetchable;
                        xlnx,pf0-class-code-interface-qdma = <0x0>;
                        xlnx,pf2-rbar-cap-bar0 = <0xfff0>;
                        xlnx,axi-vip-in-exdes;
                        xlnx,pf1-sriov-cap-initial-vf = <0x0>;
                        xlnx,pf2-rbar-cap-bar1 = <0x0>;
                        xlnx,pf2-rbar-cap-bar2 = <0x0>;
                        xlnx,barlite-mb-pf0 = <0x0>;
                        xlnx,pf2-rbar-cap-bar3 = <0x0>;
                        xlnx,barlite-mb-pf1 = <0x0>;
                        xlnx,pf2-rbar-cap-bar4 = <0x0>;
                        xlnx,barlite-mb-pf2 = <0x0>;
                        xlnx,axibar-0 = <0x0>;
                        xlnx,pf2-rbar-cap-bar5 = <0x0>;
                        xlnx,barlite-mb-pf3 = <0x0>;
                        xlnx,axibar-1 = <0x0>;
                        xlnx,pf2-base-class-menu-qdma = "Memory_controller";
                        xlnx,axibar-2 = <0x0>;
                        xlnx,axilite-master-scale = "Megabytes";
                        xlnx,axibar-3 = <0x0>;
                        xlnx,xdma-dsc-bypass;
                        xlnx,include-baroffset-reg = <0x1>;
                        xlnx,axibar-4 = <0x0>;
                        xlnx,axibar-5 = <0x0>;
                        xlnx,pf1-sriov-bar2-64bit;
                        xlnx,pf1-class-code-base-qdma = <0xc>;
                        xlnx,axist-bypass-aperture-size = <0xd>;
                        xlnx,pf2-bar0-control = <0x0>;
                        xlnx,pf2-sub-class-interface-menu-qdma = "Other_memory_controller";
                        xlnx,pf0-vendor-id = <0x10ee>;
                        xlnx,pf3-bar0-enabled-qdma;
                        xlnx,legacy-cfg-ext-if;
                        xlnx,pf1-msix-cap-table-bir-qdma = "BAR_1:0";
                        xlnx,pf0-vf-bar3-aperture-size = <0x0>;
                        xlnx,pf2-subsystem-vendor-id = <0x10ee>;
                        xlnx,pf2-sriov-func-dep-link = <0x2>;
                        xlnx,pf1-sriov-bar2-enabled;
                        xlnx,pf1-sriov-bar4-control = <0x0>;
                        xlnx,pf2-bar1-size-qdma = <0x80>;
                        xlnx,pf1-sriov-bar4-size = <0x4>;
                        xlnx,pf1-vf-bar6-aperture-size = <0x0>;
                        xlnx,pf2-class-code-interface-qdma = <0x0>;
                        xlnx,pf1-bar4-aperture-size = <0x0>;
                        xlnx,pf1-sriov-bar1-size = <0x4>;
                        xlnx,enable-resource-reduction;
                        xlnx,cfg-mgmt-if;
                        xlnx,parity-settings = "None";
                        xlnx,pf1-bar0-control = <0x7>;
                        xlnx,pf1-sriov-bar0-64bit;
                        xlnx,pf1-vf-bar1-aperture-size = <0x0>;
                        xlnx,pf2-sriov-bar0-prefetchable;
                        xlnx,pf2-vf-bar4-aperture-size = <0x0>;
                        xlnx,pf0-msix-cap-table-offset = "00008000";
                        xlnx,cmp-col-reg-0 = <0x1>;
                        xlnx,cmp-col-reg-1 = <0x0>;
                        xlnx,cmp-col-reg-2 = <0x0>;
                        xlnx,vfg2-msix-cap-pba-bir-qdma = "BAR_1:0";
                        xlnx,cmp-col-reg-3 = <0x0>;
                        xlnx,cmp-col-reg-4 = <0x0>;
                        xlnx,cmp-col-reg-5 = <0x0>;
                        xlnx,msix-type = "HARD";
                        xlnx,cmp-col-reg-6 = <0x0>;
                        xlnx,pf3-subsystem-vendor-id = <0x10ee>;
                        xlnx,cmp-col-reg-7 = <0x0>;
                        xlnx,pf0-msix-cap-table-size = <0x10>;
                        xlnx,pf3-vf-bar2-aperture-size = <0x0>;
                        xlnx,pf3-sriov-func-dep-link = <0x3>;
                        xlnx,sriov-en = <0x0>;
                        xlnx,pf3-bar1-type-qdma = "AXI_Bridge_Master";
                        xlnx,soft-nic-bridge;
                        xlnx,pf3-expansion-rom-type-qdma = "Expansion_ROM";
                        xlnx,pf0-bar0-control = <0x7>;
                        xlnx,pf3-bar5-control = <0x0>;
                        xlnx,pf0-sriov-bar0-enabled;
                        xlnx,pf0-sriov-bar2-control = <0x7>;
                        xlnx,pf0-sriov-bar5-size = <0x4>;
                        xlnx,pciebar2axibar-xdma = <0x0>;
                        xlnx,sim-model;
                        xlnx,bar-indicator = "BAR_0";
                        xlnx,gtwiz-in-core = <0x1>;
                        xlnx,pf0-sriov-bar2-size = <0x4>;
                        xlnx,pf3-sriov-bar0-enabled;
                        xlnx,pf3-sriov-bar2-control = <0x0>;
                        xlnx,pcie-blk-type = <0x1>;
                        xlnx,vu9p-board;
                        xlnx,pf2-addr-mask = <0xfff>;
                        xlnx,dma-en = <0x1>;
                        xlnx,bar4-indicator = <0x0>;
                        xlnx,pf0-bar5-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf0-msix-cap-table-bir = "BAR_0";
                        xlnx,pf0-vc-cap-enabled;
                        xlnx,pf2-bar5-control = <0x0>;
                        xlnx,pf3-interrupt-pin = <0x1>;
                        xlnx,pf1-msix-cap-table-size = <0x10>;
                        xlnx,csr-slcr = <0x90000000>;
                        xlnx,pf3-msix-cap-pba-bir-qdma = "BAR_1:0";
                        xlnx,pf3-pciebar2axibar-0 = <0x0>;
                        xlnx,pf3-pciebar2axibar-1 = <0x30000000>;
                        xlnx,dsc-byp-mode = "NONE";
                        xlnx,pf3-pciebar2axibar-2 = <0x30000000>;
                        xlnx,pf3-bar2-size-qdma = <0x4>;
                        xlnx,pf3-pciebar2axibar-3 = <0x0>;
                        xlnx,pf3-pciebar2axibar-4 = <0x0>;
                        xlnx,pf0-bar2-aperture-size = <0xb>;
                        xlnx,pf3-pciebar2axibar-5 = <0x0>;
                        xlnx,pf3-pciebar2axibar-6 = <0x0>;
                        xlnx,pf1-bar5-control = <0x0>;
                        xlnx,pf2-sriov-bar0-control = <0x0>;
                        xlnx,pf3-bar2-aperture-size = <0x0>;
                        xlnx,pciebar2axibar-0 = <0x201 0x0>;
                        xlnx,pciebar2axibar-1 = <0x0>;
                        xlnx,pciebar2axibar-2 = <0x0>;
                        xlnx,pciebar2axibar-3 = <0x0>;
                        xlnx,pciebar2axibar-4 = <0x0>;
                        xlnx,pf3-device-id = <0xb338>;
                        xlnx,pciebar2axibar-5 = <0x0>;
                        xlnx,pciebar2axibar-6 = <0x0>;
                        xlnx,pf0-sriov-bar2-prefetchable;
                        xlnx,xdma-axist-bypass;
                        xlnx,xdma-rnum-rids = <0x20>;
                        xlnx,pf0-bar5-control = <0x0>;
                        xlnx,pf3-msix-cap-table-size-qdma = <0x7>;
                        xlnx,en-axi-slave-if;
                        xlnx,pf2-bar0-size-qdma = <0x100>;
                        xlnx,pf3-class-code-qdma = "058000";
                        xlnx,sriov-first-vf-offset = <0x10>;
                        xlnx,pf0-bar5-index = <0x7>;
                        xlnx,h2c-num-chnl = <0x4>;
                        xlnx,dma-mm = <0x1>;
                        xlnx,axi-addr-width = <0x40>;
                        xlnx,s-axi-num-read = <0x8>;
                        xlnx,egw-is-parent-ip = <0x1>;
                        xlnx,async-clk-enable;
                        xlnx,pf0-bar4-index = <0x7>;
                        xlnx,comp-timeout = <0x1>;
                        xlnx,xdma-control = <0x4>;
                        xlnx,rx-detect = <0x0>;
                        xlnx,pf0-sriov-bar0-prefetchable;
                        xlnx,pf3-bar0-type-qdma = "DMA";
                        xlnx,pf3-sriov-first-vf-offset = <0x0>;
                        xlnx,pf1-bar5-index = <0x7>;
                        xlnx,use-standard-interfaces;
                        xlnx,pf2-bar5-aperture-size = <0x0>;
                        xlnx,pf3-sriov-bar4-type = "AXI_Bridge_Master";
                        xlnx,pcie-id-if;
                        xlnx,pf0-bar3-index = <0x7>;
                        xlnx,pf0-sub-class-interface-menu-qdma = "Other_memory_controller";
                        xlnx,pf3-sriov-bar1-type = "AXI_Bridge_Master";
                        xlnx,pf2-sriov-bar5-control = <0x0>;
                        xlnx,enable-pcie-debug-ports;
                        xlnx,func-mode = <0x1>;
                        xlnx,num-of-bars = <0x2>;
                        xlnx,pf2-bar0-aperture-size = <0x0>;
                        reg-names = "cfg", "breg";
                        xlnx,xlnx-ref-board = "EMB-PLUS-VPR-4616";
                        xlnx,dma-reset-source-sel = <0x0>;
                        #interrupt-cells = <0x1>;
                        xlnx,pf1-bar4-index = <0x7>;
                        xlnx,pl-link-cap-max-link-width = <0x8>;
                        xlnx,pf1-expansion-rom-type-qdma = "Expansion_ROM";
                        xlnx,pf2-msix-cap-table-size-qdma = <0x7>;
                        xlnx,vcu118-board;
                        xlnx,pf0-sriov-vf-device-id = "C038";
                        xlnx,pf0-bar2-index = <0x7>;
                        xlnx,pf1-addr-mask = <0x7ffffff>;
                        xlnx,bar3-indicator = <0x0>;
                        xlnx,silicon-rev = "Pre-Production";
                        xlnx,mhost-en;
                        xlnx,pf0-bar4-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf2-bar5-index = <0x7>;
                        xlnx,xdma-wnum-rids = <0x20>;
                        xlnx,cmp-err-reg-0 = <0x2>;
                        xlnx,cmp-err-reg-1 = <0x0>;
                        xlnx,pf0-pciebar2axibar-0 = <0x201 0x0>;
                        xlnx,cmp-err-reg-2 = <0x0>;
                        xlnx,pf0-pciebar2axibar-1 = <0x0>;
                        xlnx,pf3-sriov-vf-device-id = "C338";
                        xlnx,cmp-err-reg-3 = <0x0>;
                        xlnx,pf0-pciebar2axibar-2 = <0x0>;
                        xlnx,pf1-bar3-index = <0x7>;
                        xlnx,cmp-err-reg-4 = <0x0>;
                        xlnx,pf0-pciebar2axibar-3 = <0x0>;
                        xlnx,cmp-err-reg-5 = <0x0>;
                        xlnx,pf0-pciebar2axibar-4 = <0x0>;
                        xlnx,pf1-sriov-bar5-scale = "Kilobytes";
                        xlnx,cmp-err-reg-6 = <0x0>;
                        xlnx,pf0-pciebar2axibar-5 = <0x0>;
                        xlnx,cmp-err-reg-7 = <0x0>;
                        xlnx,pf0-pciebar2axibar-6 = <0x0>;
                        xlnx,pf0-bar1-index = <0x7>;
                        xlnx,pf1-rbar-cap-bar0 = <0xfff0>;
                        xlnx,pl-upstream-facing;
                        xlnx,pf1-rbar-cap-bar1 = <0x0>;
                        xlnx,pf1-rbar-cap-bar2 = <0x0>;
                        xlnx,pf1-rbar-cap-bar3 = <0x0>;
                        xlnx,pf1-rbar-cap-bar4 = <0x0>;
                        xlnx,pf1-rbar-cap-bar5 = <0x0>;
                        xlnx,pf2-bar4-index = <0x7>;
                        xlnx,pf3-bar1-size-qdma = <0x80>;
                        xlnx,dma-st = <0x0>;
                        xlnx,pf2-sriov-bar5-type = "AXI_Bridge_Master";
                        xlnx,pf3-expansion-rom-size-qdma = <0x4>;
                        xlnx,pf1-bar2-index = <0x7>;
                        xlnx,tl-pf-enable-reg = <0x2>;
                        xlnx,pf1-sriov-bar3-control = <0x0>;
                        xlnx,pf1-sriov-bar4-scale = "Kilobytes";
                        xlnx,pf2-sriov-bar2-type = "AXI_Lite_Master";
                        xlnx,pf0-bar0-index = <0x0>;
                        xlnx,pf3-bar5-index = <0x7>;
                        xlnx,xdma-axi-intf-mm = <0x1>;
                        xlnx,rq-seq-num-ignore = <0x0>;
                        xlnx,axisten-freq = <0xfa>;
                        xlnx,enable-code = <0x0>;
                        xlnx,pf2-bar3-index = <0x7>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,cfg-space-enable;
                        xlnx,gen4-eieos-0s7;
                        xlnx,pf1-bar1-index = <0x7>;
                        xlnx,pf2-device-id = <0x923f>;
                        xlnx,vendor-id = "10EE";
                        xlnx,pf0-vf-bar2-aperture-size = <0x0>;
                        xlnx,axilite-master-size = <0x1>;
                        xlnx,gt-available = "GTYP_QUAD_X0Y0,GTYP_QUAD_X0Y1";
                        xlnx,pf1-sriov-bar3-scale = "Kilobytes";
                        xlnx,port-type = <0x1>;
                        xlnx,pf1-vf-bar5-aperture-size = <0x0>;
                        xlnx,pf3-bar4-index = <0x7>;
                        xlnx,pf0-bar5-size-qdma = <0x80>;
                        xlnx,pf1-bar3-aperture-size = <0x0>;
                        xlnx,pf2-bar2-index = <0x7>;
                        xlnx,pf1-msix-cap-table-size-qdma = "01F";
                        xlnx,pf3-sriov-cap-ver = <0x1>;
                        xlnx,pf1-sriov-supported-page-size = <0x16b>;
                        xlnx,pf1-bar0-index = <0x0>;
                        xlnx,pf1-bar0-scale-qdma = "Kilobytes";
                        xlnx,pf1-vf-bar0-aperture-size = <0x0>;
                        xlnx,pf1-sriov-bar2-scale = "Kilobytes";
                        xlnx,pf3-rbar-num = <0x1>;
                        xlnx,pf2-vf-bar3-aperture-size = <0x0>;
                        xlnx,pf3-bar3-index = <0x7>;
                        xlnx,dma-mode-en;
                        xlnx,pf0-msix-enabled-qdma;
                        xlnx,pf3-bar4-control = <0x0>;
                        xlnx,pf3-vf-bar6-aperture-size = <0x0>;
                        xlnx,pf0-sriov-bar1-control = <0x0>;
                        xlnx,pf2-bar1-index = <0x7>;
                        xlnx,pf1-sriov-bar3-type = "AXI_Bridge_Master";
                        xlnx,xdma-non-incremental-exdes;
                        xlnx,type1-prefetchable-membase-memlimit = "Disabled";
                        xlnx,axilite-master-control = <0x4>;
                        xlnx,pf1-sriov-bar1-scale = "Kilobytes";
                        xlnx,versal-part-type = "HXX";
                        xlnx,pf1-sriov-bar0-type = "DMA";
                        xlnx,pf0-class-code-qdma = <0x1d4c0>;
                        xlnx,pf3-msix-cap-table-offset-qdma = <0x7530>;
                        xlnx,pf3-vf-bar1-aperture-size = <0x0>;
                        xlnx,enable-auto-rxeq;
                        xlnx,cfg-ext-if;
                        compatible = "xlnx,qdma-5.0", "xlnx,qdma-host-3.00";
                        xlnx,pf3-bar2-index = <0x7>;
                        xlnx,pf3-sriov-bar1-control = <0x0>;
                        xlnx,pf1-bar5-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf0-msix-cap-pba-bir-qdma = "BAR_3:2";
                        xlnx,pf1-bar1-scale-qdma = "Megabytes";
                        xlnx,pf2-bar0-index = <0x0>;
                        device_type = "pci";
                        xlnx,pl-disable-lane-reversal;
                        xlnx,pf2-bar2-enabled-qdma;
                        xlnx,pf2-bar4-control = <0x0>;
                        xlnx,axist-bypass-scale = "Megabytes";
                        xlnx,pf3-sriov-supported-page-size = <0x16b>;
                        xlnx,pf1-sriov-bar0-scale = "Kilobytes";
                        xlnx,pf0-msix-cap-pba-bir = "BAR_0";
                        xlnx,flr-enable;
                        xlnx,pf3-bar1-index = <0x7>;
                        xlnx,multq-en = <0x1>;
                        xlnx,pf3-sriov-bar2-64bit;
                        xlnx,pf3-sriov-bar4-size = <0x4>;
                        xlnx,pf0-rbar-num = <0x1>;
                        xlnx,mdma-pfch-cache-depth = <0x10>;
                        xlnx,testname = "mm";
                        xlnx,pf3-sriov-bar1-size = <0x4>;
                        xlnx,pf2-interrupt-pin = <0x1>;
                        xlnx,pf1-bar2-scale-qdma = "Megabytes";
                        xlnx,pf3-bar0-index = <0x0>;
                        xlnx,pf2-sriov-cap-initial-vf = <0x0>;
                        xlnx,m-axi-num-read = <0x8>;
                        xlnx,pf0-msix-cap-table-size-qdma = "01F";
                        xlnx,pf0-bar6-aperture-size = <0x0>;
                        xlnx,pf0-sriov-bar4-type = "AXI_Bridge_Master";
                        xlnx,pf1-bar4-control = <0x0>;
                        xlnx,metering-on = <0x1>;
                        xlnx,pf3-base-class-menu-qdma = "Memory_controller";
                        xlnx,pf0-addr-mask = <0x3ffff>;
                        xlnx,pf1-bar0-64bit-qdma;
                        xlnx,xdma-axilite-master;
                        xlnx,mailbox-enable;
                        xlnx,pf0-sriov-bar1-type = "AXI_Bridge_Master";
                        xlnx,bar2-indicator = <0x0>;
                        xlnx,pf0-bar3-type-qdma = "AXI_Bridge_Master";
                        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
                        xlnx,axisten-if-msix-rx-parity-en;
                        xlnx,pf2-class-code-base-qdma = <0x5>;
                        xlnx,pf1-bar2-prefetchable-qdma;
                        xlnx,pf0-bar1-aperture-size = <0x0>;
                        xlnx,pf3-bar6-aperture-size = <0x0>;
                        xlnx,pf3-sriov-bar0-64bit;
                        xlnx,pf0-msix-cap-table-offset-qdma = <0x7530>;
                        xlnx,pf1-bar3-scale-qdma = "Kilobytes";
                        xlnx,pf3-bar1-aperture-size = <0x0>;
                        xlnx,enable-gen4;
                        xlnx,pf0-bar4-control = <0x0>;
                        xlnx,pf2-bar0-enabled-qdma;
                        xlnx,pf3-bar0-size-qdma = <0x100>;
                        xlnx,pf0-revision-id = <0x0>;
                        xlnx,pf2-sriov-bar5-size = <0x4>;
                        xlnx,s-axi-id-width = <0x4>;
                        xlnx,msix-enabled;
                        xlnx,pf2-sriov-bar2-size = <0x4>;
                        xlnx,xlnx-ddr-ex;
                        xlnx,enable-ccix;
                        xlnx,last-core-cap-addr = <0x100>;
                        xlnx,pf1-expansion-rom-size-qdma = <0x4>;
                        xlnx,mult-pf-des;
                        xlnx,pf1-device-id = <0x5701>;
                        xlnx,pll-type = <0x2>;
                        xlnx,timeout0-sel = <0xe>;
                        xlnx,pf0-sriov-first-vf-offset = <0x10>;
                        xlnx,lane-order = "Bottom";
                        xlnx,pf1-bar4-scale-qdma = "Kilobytes";
                        xlnx,soft-nic;
                        xlnx,barlite-ext-pf0 = <0x0>;
                        xlnx,pf0-bar4-size-qdma = <0x80>;
                        xlnx,barlite-ext-pf1 = <0x0>;
                        xlnx,barlite-ext-pf2 = <0x0>;
                        xlnx,barlite-ext-pf3 = <0x0>;
                        xlnx,pf1-bar2-64bit-qdma;
                        xlnx,pf3-enabled = <0x0>;
                        xlnx,vfg1-msix-cap-table-offset-qdma = <0xfa0>;
                        xlnx,enable-error-injection;
                        xlnx,debug-mode = "DEBUG_NONE";
                        xlnx,gt-selected = "GTYP_QUAD_X0Y0,GTYP_QUAD_X0Y1";
                        xlnx,pf3-msix-enabled-qdma;
                        xlnx,pf1-bar5-scale-qdma = "Kilobytes";
                        xlnx,pf1-sriov-bar3-size = <0x4>;
                        xlnx,pf2-sriov-bar2-enabled;
                        xlnx,pf2-sriov-bar4-control = <0x0>;
                        xlnx,mcap-enablement = "NONE";
                        xlnx,pf1-sriov-bar0-size = <0x20>;
                        xlnx,csr-module = <0x1>;
                        xlnx,pf2-bar4-aperture-size = <0x0>;
                        xlnx,pf1-bar4-type-qdma = "AXI_Bridge_Master";
                        xlnx,vf-barlite-ext-pf0 = <0x0>;
                        xlnx,vf-barlite-ext-pf1 = <0x0>;
                        xlnx,vf-barlite-ext-pf2 = <0x0>;
                        xlnx,vf-barlite-ext-pf3 = <0x0>;
                        xlnx,pf0-sriov-bar2-64bit;
                        xlnx,pf3-msix-vectors = <0x0>;
                        xlnx,versal-part-type-hxx = "HXX";
                        xlnx,msi-x-options = "MSI-X_External";
                        xlnx,copy-sriov-pf0;
                        xlnx,rx-ppm-offset = <0x0>;
                        xlnx,axisten-if-enable-msg-route-override;
                        xlnx,axibar-highaddr-0 = <0x0>;
                        xlnx,versal;
                        xlnx,axibar-highaddr-1 = <0x0>;
                        xlnx,axibar-highaddr-2 = <0x0>;
                        xlnx,axibar-highaddr-3 = <0x0>;
                        xlnx,axibar-highaddr-4 = <0x0>;
                        xlnx,vfg3-msix-cap-pba-offset-qdma = <0x12c0>;
                        xlnx,name = "blp_qdma_0";
                        xlnx,axibar-highaddr-5 = <0x0>;
                        xlnx,pf1-sriov-bar0-enabled;
                        xlnx,pf1-sriov-bar2-control = <0x7>;
                        xlnx,pf2-msix-vectors = <0x8>;
                        xlnx,pf0-bar0-prefetchable-qdma;
                        xlnx,pf0-sriov-bar4-size = <0x4>;
                        xlnx,pf0-rbar-cap-bar0 = <0xfff0>;
                        xlnx,h2c-xdma-chnl = <0x1>;
                        xlnx,pf0-rbar-cap-bar1 = <0x0>;
                        xlnx,pf0-sriov-bar0-64bit;
                        xlnx,pf0-rbar-cap-bar2 = <0x0>;
                        xlnx,bar1-indicator = <0x0>;
                        xlnx,pf0-rbar-cap-bar3 = <0x0>;
                        xlnx,pf0-bar2-type-qdma = "DMA";
                        xlnx,pf0-rbar-cap-bar4 = <0x0>;
                        xlnx,pf0-sriov-bar1-size = <0x4>;
                        xlnx,enable-clock-delay-grp;
                        xlnx,pf0-rbar-cap-bar5 = <0x0>;
                        xlnx,c2h-stream-cpl-err-bit-pos0 = <0x2>;
                        xlnx,c2h-stream-cpl-err-bit-pos1 = <0x0>;
                        xlnx,c2h-stream-cpl-err-bit-pos2 = <0x0>;
                        xlnx,c2h-stream-cpl-err-bit-pos3 = <0x0>;
                        xlnx,pf1-bar5-size-qdma = <0x80>;
                        xlnx,c2h-stream-cpl-err-bit-pos4 = <0x0>;
                        xlnx,c2h-stream-cpl-err-bit-pos5 = <0x0>;
                        xlnx,c2h-stream-cpl-err-bit-pos6 = <0x0>;
                        xlnx,c2h-stream-cpl-err-bit-pos7 = <0x0>;
                        xlnx,vfg2-msix-cap-table-bir-qdma = "BAR_1:0";
                        xlnx,pf0-vf-bar6-aperture-size = <0x0>;
                        xlnx,pf1-msix-cap-table-bir = "BAR_0";
                        xlnx,pf1-msix-vectors = <0x20>;
                        xlnx,pf0-base-class-menu-qdma = "Memory_controller";
                        xlnx,axibar-notranslate = <0x0>;
                        xlnx,pf0-vf-bar1-aperture-size = <0x0>;
                        xlnx,enable-pcie-debug-axi4-st;
                        xlnx,xdma-st-infinite-desc-exdes;
                        xlnx,pf1-vf-bar4-aperture-size = <0x0>;
                        xlnx,pf3-bar3-control = <0x0>;
                        xlnx,pf0-sriov-bar0-control = <0x7>;
                        xlnx,pf3-sriov-bar2-prefetchable;
                        xlnx,pf1-bar2-aperture-size = <0x14>;
                        xlnx,user-clk-freq = <0x2>;
                        xlnx,shell-bridge = <0x0>;
                        xlnx,pf3-sub-class-interface-menu-qdma = "Other_memory_controller";
                        xlnx,pf2-sriov-cap-ver = <0x1>;
                        xlnx,vfg1-msix-cap-pba-bir-qdma = "BAR_1:0";
                        xlnx,pf0-device-id = <0x5700>;
                        xlnx,pf2-bar5-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf0-msix-vectors = <0x20>;
                        xlnx,pf3-sriov-bar0-control = <0x0>;
                        xlnx,pf2-vf-bar2-aperture-size = <0x0>;
                        xlnx,xdma-rnum-chnl = <0x4>;
                        xlnx,pf0-bar3-size-qdma = <0x80>;
                        xlnx,all-speeds-all-sides;
                        xlnx,pf3-vf-bar5-aperture-size = <0x0>;
                        xlnx,vfg2-msix-cap-pba-offset-qdma = <0x12c0>;
                        xlnx,mode-selection = "Advanced";
                        xlnx,pf2-bar3-control = <0x0>;
                        xlnx,pf2-msix-cap-table-bir-qdma = "BAR_1:0";
                        xlnx,enable-more;
                        xlnx,pf3-vf-bar0-aperture-size = <0x0>;
                        xlnx,pf2-pciebar2axibar-0 = <0x0>;
                        xlnx,pf2-pciebar2axibar-1 = <0x20000000>;
                        xlnx,tandem-rfsoc;
                        xlnx,gt-loc-num = "X99Y99";
                        xlnx,pf2-pciebar2axibar-2 = <0x20000000>;
                        xlnx,pf2-pciebar2axibar-3 = <0x0>;
                        xlnx,pf3-sriov-bar5-scale = "Kilobytes";
                        xlnx,is-board-project = <0x1>;
                        xlnx,pf2-pciebar2axibar-4 = <0x0>;
                        xlnx,pf2-pciebar2axibar-5 = <0x0>;
                        xlnx,pf2-pciebar2axibar-6 = <0x0>;
                        xlnx,pcie-pfs-supported = <0x2>;
                        xlnx,pipe-line-stage = <0x2>;
                        xlnx,pciebar2axibar-axist-bypass = <0x0>;
                        xlnx,axist-bypass-en;
                        xlnx,pf1-bar3-control = <0x0>;
                        xlnx,pf1-bar3-type-qdma = "AXI_Bridge_Master";
                        xlnx,wrb-coal-max-buf = <0x10>;
                        xlnx,pl-link-cap-max-link-speed = <0x4>;
                        xlnx,pf3-sriov-bar4-scale = "Kilobytes";
                        xlnx,pf3-sriov-bar0-prefetchable;
                        xlnx,pcie-blk-locn = <0x0>;
                        xlnx,pf2-msix-cap-pba-bir-qdma = "BAR_1:0";
                        xlnx,pf1-interrupt-pin = <0x1>;
                        xlnx,pf0-vf-pciebar2axibar-0 = <0x0>;
                        xlnx,pf3-bar0-scale-qdma = "Kilobytes";
                        xlnx,pf0-vf-pciebar2axibar-1 = <0x40000000>;
                        xlnx,pf0-bar5-aperture-size = <0x0>;
                        xlnx,pf0-vf-pciebar2axibar-2 = <0x40000000>;
                        xlnx,pf3-sriov-bar3-scale = "Kilobytes";
                        xlnx,pf0-vf-pciebar2axibar-3 = <0x0>;
                        xlnx,pf0-vf-pciebar2axibar-4 = <0x0>;
                        xlnx,pf0-link-status-slot-clock-config;
                        xlnx,pf0-vf-pciebar2axibar-5 = <0x0>;
                        xlnx,msix-pcie-internal = <0x0>;
                        xlnx,pf0-bar3-control = <0x0>;
                        xlnx,enable-ibert;
                        xlnx,pf0-sriov-bar5-control = <0x0>;
                        xlnx,pf3-sriov-bar3-type = "AXI_Bridge_Master";
                        xlnx,functional-mode = "QDMA";
                        xlnx,pf0-bar0-aperture-size = <0x15>;
                        xlnx,pf3-bar5-aperture-size = <0x0>;
                        xlnx,disable-bram-pipeline;
                        xlnx,vfg1-msix-cap-pba-offset-qdma = <0x12c0>;
                        xlnx,pf3-subsystem-id = <0x7>;
                        interrupt-names = "misc", "msi0", "msi1";
                        xlnx,data-mover;
                        xlnx,pf3-sriov-bar0-type = "DMA";
                        xlnx,pf3-sriov-bar2-scale = "Kilobytes";
                        xlnx,pf2-class-code-qdma = "058000";
                        xlnx,gtwiz-in-core-us = <0x1>;
                        xlnx,pf3-sriov-bar5-control = <0x0>;
                        xlnx,enable-at-ports;
                        xlnx,bar0-indicator = <0x1>;
                        xlnx,xdma-wnum-chnl = <0x4>;
                        xlnx,pf0-bar1-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf1-class-code-interface-qdma = <0x0>;
                        xlnx,pf3-bar0-aperture-size = <0x0>;
                        xlnx,pf3-bar1-scale-qdma = "Megabytes";
                        xlnx,ccix-enable;
                        xlnx,pf1-bar4-size-qdma = <0x80>;
                        xlnx,pf1-sriov-vf-device-id = "C138";
                        xlnx,pf1-vf-pciebar2axibar-0 = <0x0>;
                        xlnx,pf3-sriov-bar1-scale = "Kilobytes";
                        xlnx,pf1-vf-pciebar2axibar-1 = <0x50000000>;
                        xlnx,pf1-vf-pciebar2axibar-2 = <0x50000000>;
                        xlnx,pf1-vf-pciebar2axibar-3 = <0x0>;
                        xlnx,pf1-vf-pciebar2axibar-4 = <0x0>;
                        xlnx,pf1-vf-pciebar2axibar-5 = <0x0>;
                        xlnx,pf2-subsystem-id = <0x7>;
                        xlnx,pf2-enabled = <0x0>;
                        xlnx,pf3-expansion-rom-scale-qdma = "Kilobytes";
                        xlnx,pf1-revision-id = <0x0>;
                        xlnx,parity-prop = <0x0>;
                        xlnx,ultrascale;
                        xlnx,pf3-sriov-bar0-scale = "Kilobytes";
                        xlnx,vfg0-msix-cap-table-bir-qdma = "BAR_1:0";
                        xlnx,pf3-bar2-scale-qdma = "Kilobytes";
                        xlnx,pf2-sriov-bar4-type = "AXI_Bridge_Master";
                        xlnx,pf3-bar0-64bit-qdma;
                        xlnx,pf2-sriov-bar1-type = "AXI_Bridge_Master";
                        xlnx,pf3-class-code-interface-qdma = <0x0>;
                        xlnx,pf2-sriov-bar3-control = <0x0>;
                        xlnx,old-bridge-timeout = <0x0>;
                        xlnx,pf1-subsystem-id = <0xe>;
                        xlnx,pf2-bar4-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf0-bar2-size-qdma = <0x100>;
                        xlnx,pf2-sriov-first-vf-offset = <0x0>;
                        xlnx,pf2-vf-pciebar2axibar-0 = <0x0>;
                        xlnx,pf2-vf-pciebar2axibar-1 = <0x60000000>;
                        xlnx,en-debug-ports;
                        xlnx,pf2-vf-pciebar2axibar-2 = <0x60000000>;
                        xlnx,ext-sys-clk-bufg;
                        xlnx,pf1-sriov-bar2-prefetchable;
                        xlnx,pf2-vf-pciebar2axibar-3 = <0x0>;
                        xlnx,vfg0-msix-cap-pba-offset-qdma = <0x12c0>;
                        xlnx,rable = <0x0>;
                        xlnx,axilite-master-aperture-size = <0xd>;
                        xlnx,pf2-vf-pciebar2axibar-4 = <0x0>;
                        xlnx,ip-name = "qdma";
                        xlnx,pf2-vf-pciebar2axibar-5 = <0x0>;
                        xlnx,bridge-burst;
                        xlnx,pf0-sriov-bar5-scale = "Kilobytes";
                        xlnx,pciebar2axibar-axil-master = <0x0>;
                        xlnx,pf1-bar2-enabled-qdma;
                        xlnx,pf3-bar3-scale-qdma = "Kilobytes";
                        xlnx,pf2-bar3-aperture-size = <0x0>;
                        xlnx,pf0-subsystem-id = <0xe>;
                        xlnx,phy-lp-txpreset = <0x4>;
                        xlnx,pf0-sriov-bar4-scale = "Kilobytes";
                        xlnx,pf3-sriov-cap-initial-vf = <0x0>;
                        xlnx,pf0-msix-cap-table-bir-qdma = "BAR_3:2";
                        xlnx,pf1-sriov-bar5-type = "AXI_Bridge_Master";
                        xlnx,xdma-scale = "Megabytes";
                        xlnx,pf1-sriov-bar1-control = <0x0>;
                        xlnx,pf1-bar2-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf1-sriov-bar2-type = "AXI_Lite_Master";
                        xlnx,pf2-expansion-rom-scale-qdma = "Kilobytes";
                        xlnx,pf3-vf-pciebar2axibar-0 = <0x0>;
                        xlnx,pf3-vf-pciebar2axibar-1 = <0x70000000>;
                        xlnx,gtcom-in-core = <0x2>;
                        xlnx,pf3-bar4-scale-qdma = "Kilobytes";
                        xlnx,pf3-class-code-base-qdma = <0x5>;
                        xlnx,pf3-vf-pciebar2axibar-2 = <0x70000000>;
                        xlnx,num-of-sc = <0x1>;
                        xlnx,pf3-vf-pciebar2axibar-3 = <0x0>;
                        xlnx,pf3-vf-pciebar2axibar-4 = <0x0>;
                        xlnx,pf2-bar5-size-qdma = <0x80>;
                        xlnx,pf3-vf-pciebar2axibar-5 = <0x0>;
                        xlnx,pf0-sriov-bar3-scale = "Kilobytes";
                        clocks = <&misc_clk_0>;
                        xlnx,pf1-sub-class-interface-menu-qdma = "Other_memory_controller";
                        xlnx,pf3-vf-addr-mask = <0xfff>;
                        xlnx,pf3-bar2-64bit-qdma;
                        xlnx,sys-reset-polarity = <0x0>;
                        xlnx,pf1-rbar-num = <0x1>;
                        xlnx,en-axi-mm-qdma;
                        xlnx,pf1-sriov-bar0-prefetchable;
                        xlnx,pf0-sriov-bar2-scale = "Kilobytes";
                        xlnx,pf2-msix-cap-table-offset-qdma = <0x7530>;
                        xlnx,pf1-bar0-enabled-qdma;
                        xlnx,barlite1 = <0x1>;
                        xlnx,barlite2 = <0x7>;
                        xlnx,pf0-bar0-scale-qdma = "Megabytes";
                        xlnx,pf3-bar5-scale-qdma = "Kilobytes";
                        xlnx,xdma-sts-ports;
                        xlnx,pf3-sriov-bar3-size = <0x4>;
                        xlnx,s-axi-num-write = <0x8>;
                        xlnx,pf2-vf-addr-mask = <0xfff>;
                        xlnx,pf0-vf-bar5-aperture-size = <0x0>;
                        xlnx,pf3-bar2-control = <0x0>;
                        xlnx,pf3-sriov-bar0-size = <0x20>;
                        xlnx,pf2-expansion-rom-type-qdma = "Expansion_ROM";
                        xlnx,pf0-sriov-bar1-scale = "Kilobytes";
                        xlnx,pf0-bar0-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf3-bar5-type-qdma = "AXI_Bridge_Master";
                        #size-cells = <0x2>;
                        xlnx,adv-int-usr;
                        xlnx,pf0-sriov-bar3-type = "AXI_Bridge_Master";
                        xlnx,c2h-num-chnl = <0x4>;
                        xlnx,pf1-bar3-size-qdma = <0x80>;
                        xlnx,pf1-bar6-aperture-size = <0x0>;
                        xlnx,en-gt-selection;
                        xlnx,barlite-int-pf0 = <0x4>;
                        xlnx,pf0-vf-bar0-aperture-size = <0x0>;
                        xlnx,tl-credits-cd = <0xf>;
                        xlnx,barlite-int-pf1 = <0x1>;
                        xlnx,pf0-sriov-bar0-type = "DMA";
                        xlnx,barlite-int-pf2 = <0x0>;
                        xlnx,barlite-int-pf3 = <0x0>;
                        xlnx,disable-user-clock-root;
                        xlnx,pf1-vf-bar3-aperture-size = <0x0>;
                        xlnx,tl-credits-ch = <0xf>;
                        xlnx,pf0-sriov-bar0-scale = "Kilobytes";
                        xlnx,pf0-bar1-scale-qdma = "Megabytes";
                        xlnx,pf2-vf-bar6-aperture-size = <0x0>;
                        xlnx,pf1-bar1-aperture-size = <0x0>;
                        xlnx,pf1-expansion-rom-scale-qdma = "Kilobytes";
                        xlnx,pf1-vf-addr-mask = <0xfff>;
                        ranges = <0x43000000 0x0 0x0 0x0 0x0 0x0 0x1>;
                        xlnx,pf1-sriov-cap-ver = <0x1>;
                        xlnx,pf2-bar2-control = <0x0>;
                        xlnx,pf2-sriov-bar2-64bit;
                        xlnx,vfg3-msix-cap-table-offset-qdma = <0xfa0>;
                        xlnx,xdma-num-usr-irq = <0x10>;
                        xlnx,pf2-vf-bar1-aperture-size = <0x0>;
                        xlnx,plltype = "QPLL1";
                        xlnx,vsec-cap-addr = <0xe00>;
                        xlnx,pf3-vf-bar4-aperture-size = <0x0>;
                        xlnx,pf2-msix-enabled-qdma;
                        xlnx,pf2-sriov-bar4-size = <0x4>;
                        xlnx,usr-irq-xdma-type-interface;
                        xlnx,pf1-msix-cap-table-offset = <0x1020>;
                        xlnx,c2h-stream-cpl-data-size = <0x0>;
                        xlnx,en-qdma;
                        xlnx,pf2-sriov-bar1-size = <0x4>;
                        xlnx,dsc-bypass-rd = <0x0>;
                        xlnx,axisten-if-enable-msg-route = <0x1efff>;
                        xlnx,pf2-bar3-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf1-msix-enabled;
                        xlnx,vfg3-msix-cap-pba-bir-qdma = "BAR_1:0";
                        xlnx,vf-barlite-int-pf0 = <0x0>;
                        xlnx,pf0-bar2-scale-qdma = "Kilobytes";
                        xlnx,vf-barlite-int-pf1 = <0x0>;
                        xlnx,pf0-vf-addr-mask = <0xfff>;
                        xlnx,vf-barlite-int-pf2 = <0x0>;
                        xlnx,dma-completion = <0x0>;
                        xlnx,msix-preset = <0x0>;
                        xlnx,pf0-bar1-size-qdma = <0x80>;
                        xlnx,pf1-bar2-control = <0x7>;
                        xlnx,vf-barlite-int-pf3 = <0x0>;
                        xlnx,enable-64bit;
                        xlnx,pf0-bar0-64bit-qdma;
                        xlnx,vu9p-tul-ex;
                        xlnx,pf2-sriov-bar0-64bit;
                        xlnx,virtio-en;
                        xlnx,type1-membase-memlimit-enable = "Disabled";
                        xlnx,dsc-bypass-rd-out = <0x0>;
                        xlnx,enable-dvsec;
                        xlnx,acs-ext-cap-enable;
                        xlnx,en-transceiver-status-ports;
                        xlnx,pf0-msix-enabled;
                        xlnx,rp-msi-enabled;
                        xlnx,pf0-bar2-control = <0x7>;
                        xlnx,pf0-bar3-scale-qdma = "Kilobytes";
                        xlnx,pf0-sriov-bar2-enabled;
                        xlnx,pf0-sriov-bar4-control = <0x0>;
                        #address-cells = <0x3>;
                        xlnx,pf0-interrupt-pin = <0x1>;
                        xlnx,pr-cap-nextptr = <0x0>;
                        xlnx,pf3-vendor-id = <0x10ee>;
                        xlnx,axist-bypass-control = <0x4>;
                        xlnx,pf1-sriov-bar5-size = <0x4>;
                        xlnx,pf0-expansion-rom-scale-qdma = "Kilobytes";
                        xlnx,pf0-bar4-aperture-size = <0x0>;
                        xlnx,pf1-bar1-type-qdma = "AXI_Bridge_Master";
                        xlnx,vfg0-msix-cap-table-offset-qdma = <0xfa0>;
                        xlnx,pf1-sriov-bar2-size = <0x4>;
                        xlnx,pf3-sriov-bar4-control = <0x0>;
                        xlnx,pf3-sriov-bar2-enabled;
                        xlnx,pf2-bar4-size-qdma = <0x80>;
                        xlnx,en-axi-master-if;
                        xlnx,dsc-bypass-wr-out = <0x0>;
                        xlnx,pf3-bar4-aperture-size = <0x0>;
                        xlnx,pf0-sriov-cap-initial-vf = <0x8>;
                        xlnx,dsc-bypass-rd-csr = <0x1>;
                        xlnx,pf0-bar4-scale-qdma = "Kilobytes";
                        xlnx,pf1-base-class-menu-qdma = "Memory_controller";
                        xlnx,dsc-bypass-wr = <0x0>;
                        xlnx,pf1-enabled = <0x1>;
                        xlnx,pf0-bar2-64bit-qdma;
                        xlnx,pf0-class-code-base-qdma = <0xc>;
                        xlnx,rq-rcfg-en;
                        xlnx,pf0-sriov-supported-page-size = <0x16b>;
                        xlnx,drp-clk-sel = <0x0>;
                        xlnx,ins-loss-profile = "Add-in_Card";
                        xlnx,alf-cap-enable;
                        xlnx,pf3-bar4-type-qdma = "AXI_Bridge_Master";
                        xlnx,xdma-size = <0x1>;
                        xlnx,pf0-bar5-scale-qdma = "Kilobytes";
                        xlnx,pf2-sriov-bar0-enabled;
                        xlnx,pf2-sriov-bar2-control = <0x0>;
                        xlnx,pf0-sriov-bar3-size = <0x4>;
                        xlnx,pf1-bar2-size-qdma = <0x80>;
                        xlnx,dsc-bypass-wr-csr = <0x1>;
                        xlnx,max-num-queue = <0x200>;
                        xlnx,pf0-sriov-bar0-size = <0x20>;
                        xlnx,dma-intf-sel-qdma = "AXI_MM";
                        xlnx,timeout1-sel = <0xf>;
                        xlnx,axi-aclk-loopback;
                        xlnx,pf0-expansion-rom-type-qdma = "Expansion_ROM";
                        xlnx,enable-ats-switch;
                        xlnx,vfg3-msix-cap-table-size-qdma = <0x7>;
                        xlnx,pf2-sriov-supported-page-size = <0x16b>;
                        xlnx,pf2-revision-id = <0x0>;
                        xlnx,v7-gen3;
                        xlnx,c2h-stream-cpl-col-bit-pos0 = <0x1>;
                        xlnx,pf0-class-code-sub-qdma = <0x0>;
                        xlnx,c2h-stream-cpl-col-bit-pos1 = <0x0>;
                        xlnx,c2h-stream-cpl-col-bit-pos2 = <0x0>;
                        xlnx,c2h-stream-cpl-col-bit-pos3 = <0x0>;
                        xlnx,c2h-stream-cpl-col-bit-pos4 = <0x0>;
                        xlnx,gtwiz-in-core-usp = <0x1>;
                        xlnx,c2h-stream-cpl-col-bit-pos5 = <0x0>;
                        xlnx,c2h-xdma-chnl = <0x1>;
                        xlnx,c2h-stream-cpl-col-bit-pos6 = <0x0>;
                        xlnx,c2h-stream-cpl-col-bit-pos7 = <0x0>;
                        xlnx,master-cal-only;
                        xlnx,pf2-bar2-type-qdma = "AXI_Lite_Master";
                        xlnx,pipe-sim;
                        xlnx,pf2-expansion-rom-size-qdma = <0x4>;
                        xlnx,xdma-axilite-slave;
                        xlnx,pf1-sriov-bar0-control = <0x7>;
                        xlnx,dev-port-type = <0x0>;
                        xlnx,pf0-bar0-size-qdma = <0x100>;
                        xlnx,pf3-bar5-size-qdma = <0x80>;
                        xlnx,msi-enabled;
                        xlnx,pf2-bar2-aperture-size = <0x0>;
                        xlnx,mm-slave-en = <0x0>;
                        xlnx,pf3-msix-cap-pba-offset-qdma = <0x84d0>;
                        xlnx,ins-loss-nyq = <0xf>;
                        xlnx,pf1-class-code-sub-qdma = <0x0>;
                        xlnx,pf3-rbar-cap-bar0 = <0xfff0>;
                        xlnx,axi-id-width = <0x4>;
                        xlnx,pf3-rbar-cap-bar1 = <0x0>;
                        xlnx,pf3-rbar-cap-bar2 = <0x0>;
                        xlnx,core-clk-freq = <0x2>;
                        xlnx,firstvf-offset-pf0 = <0x10>;
                        xlnx,pf3-rbar-cap-bar3 = <0x0>;
                        xlnx,axibar2pciebar-0 = <0x0>;
                        xlnx,firstvf-offset-pf1 = <0x0>;
                        xlnx,pf3-rbar-cap-bar4 = <0x0>;
                        xlnx,axibar2pciebar-1 = <0x0>;
                        xlnx,firstvf-offset-pf2 = <0x0>;
                        xlnx,pf2-vendor-id = <0x10ee>;
                        xlnx,pf3-rbar-cap-bar5 = <0x0>;
                        xlnx,axibar2pciebar-2 = <0x0>;
                        xlnx,firstvf-offset-pf3 = <0x0>;
                        xlnx,axibar2pciebar-3 = <0x0>;
                        xlnx,axibar2pciebar-4 = <0x0>;
                        xlnx,pf1-bar0-type-qdma = "DMA";
                        xlnx,vfg2-msix-cap-table-size-qdma = <0x7>;
                        xlnx,axibar2pciebar-5 = <0x0>;
                        xlnx,pf3-bar1-control = <0x0>;
                        xlnx,pf0-bar2-prefetchable-qdma;
                        xlnx,pf2-bar3-size-qdma = <0x80>;
                        xlnx,axist-bypass-size = <0x1>;
                        xlnx,gtcom-in-core-usp = <0x2>;
                        xlnx,disable-eq-synchronizer;
                        xlnx,axi-data-width = <0x100>;
                        xlnx,en-pcie-debug-ports;
                        xlnx,pf0-vf-bar4-aperture-size = <0x0>;
                        xlnx,pf2-class-code-sub-qdma = <0x50>;
                        xlnx,pciebar-num = <0x6>;
                        xlnx,pfch-cache-depth = <0x10>;
                        xlnx,axibar-num = <0x1>;
                        xlnx,iep-en;
                        xlnx,free-run-freq = <0x0>;
                        xlnx,pf1-pciebar2axibar-0 = <0x0>;
                        xlnx,ultrascale-plus;
                        xlnx,m-axi-num-write = <0x20>;
                        xlnx,enable-pcie-debug;
                        xlnx,pf1-pciebar2axibar-1 = <0x10000000>;
                        xlnx,pf2-bar1-control = <0x0>;
                        xlnx,pf1-pciebar2axibar-2 = <0x202 0x0>;
                        xlnx,pf1-bar5-aperture-size = <0x0>;
                        xlnx,pf1-pciebar2axibar-3 = <0x0>;
                        xlnx,pf2-msix-cap-pba-offset-qdma = <0x84d0>;
                        xlnx,vfg0-msix-cap-pba-bir-qdma = "BAR_1:0";
                        xlnx,pf0-msix-impl-locn = "External";
                        xlnx,pf1-pciebar2axibar-4 = <0x0>;
                        xlnx,pf2-sriov-bar5-scale = "Kilobytes";
                        xlnx,pf1-pciebar2axibar-5 = <0x0>;
                        xlnx,pf1-pciebar2axibar-6 = <0x0>;
                        xlnx,pf3-sriov-bar5-type = "AXI_Bridge_Master";
                        xlnx,pf1-vf-bar2-aperture-size = <0x0>;
                        interrupt-map = <0x0 0x0 0x0 0x1 &pcie_intc_1 0x0>,
                         <0x0 0x0 0x0 0x2 &pcie_intc_1 0x1>,
                         <0x0 0x0 0x0 0x3 &pcie_intc_1 0x2>,
                         <0x0 0x0 0x0 0x4 &pcie_intc_1 0x3>;
                        xlnx,pf1-sriov-bar5-control = <0x0>;
                        xlnx,pf3-sriov-bar2-type = "AXI_Lite_Master";
                        xlnx,pf2-vf-bar5-aperture-size = <0x0>;
                        xlnx,pf3-bar3-type-qdma = "AXI_Bridge_Master";
                        xlnx,pf1-bar0-aperture-size = <0xb>;
                        xlnx,ext-xvc-vsec-enable;
                        xlnx,pf0-sriov-cap-ver = <0x1>;
                        xlnx,pf1-bar1-size-qdma = <0x80>;
                        xlnx,pf2-sriov-bar4-scale = "Kilobytes";
                        xlnx,pf1-bar1-control = <0x0>;
                        xlnx,pf2-vf-bar0-aperture-size = <0x0>;
                        xlnx,rbar-enable;
                        xlnx,pf3-class-code-sub-qdma = <0x50>;
                        xlnx,vfg3-msix-cap-table-bir-qdma = "BAR_1:0";
                        xlnx,pf3-vf-bar3-aperture-size = <0x0>;
                        xlnx,vfg1-msix-cap-table-size-qdma = <0x7>;
                        xlnx,pf2-sriov-vf-device-id = "C238";
                        xlnx,pf0-bar2-enabled-qdma;
                        xlnx,pf2-sriov-bar3-scale = "Kilobytes";
                        xlnx,num-vfs-pf0 = <0x8>;
                        xlnx,pf2-bar0-scale-qdma = "Kilobytes";
                        xlnx,num-vfs-pf1 = <0x0>;
                        xlnx,num-vfs-pf2 = <0x0>;
                        xlnx,pf0-msix-cap-pba-offset = "00008FE0";
                        phandle = <0x177>;

                        pcie_intc_1: interrupt-controller {
                                #interrupt-cells = <0x1>;
                                #address-cells = <0x0>;
                                interrupt-controller;
                                phandle = <0xae>;
                        };
                };
        };

        blp_axi_noc_mc_1x_ddr_memory: memory@00000000 {
                compatible = "xlnx,axi-noc-1.1";
                xlnx,ip-name = "axi_noc";
                device_type = "memory";
                reg = <0x0 0x0 0x0 0x80000000 0x500 0x0 0x1 0x80000000>;
                memory_type = "memory";
                phandle = <0x3>;
        };

        blp_cips_pspmc_0_psv_ocm_ram_0_memory: memory@FFFC0000 {
                compatible = "xlnx,psv-ocm-ram-0-1.0", "mmio-sram";
                xlnx,ip-name = "psv_ocm_ram_0";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x0 0xfffc0000 0x0 0x40000>;
                phandle = <0x8>;
        };

        chosen {
                stdout-path = "serial0:115200";
                bootargs = "earlycon clk_ignore_unused";
        };

        aliases {
                serial4 = "/amba_pl/serial@20102020000";
                serial0 = "/axi/serial@ff000000";
                serial5 = "/amba_pl/serial@80021000";
                serial1 = "/axi/serial@ff010000";
                serial6 = "/axi/coresight@f0800000";
                serial2 = "/amba_pl/serial@402020000";
                serial3 = "/amba_pl/serial@20102021000";
                i2c0 = "/axi/i2c@ff020000";
        };

        onewire {
                compatible = "w1-gpio";
                gpios = <0x58 0x4 0x0>;
        };

        __symbols__ {
                cpus_a72 = "/cpus-a72@0";
                psv_cortexa72_0 = "/cpus-a72@0/cpu@0";
                psv_cortexa72_1 = "/cpus-a72@0/cpu@1";
                CPU_SLEEP_0 = "/cpus-a72@0/idle-states/cpu-sleep-0";
                cpus_microblaze_0 = "/cpus_microblaze@0";
                psv_pmc_0 = "/cpus_microblaze@0/cpu@0";
                cpus_microblaze_1 = "/cpus_microblaze@1";
                psv_psm_0 = "/cpus_microblaze@1/cpu@0";
                cpus_r5_0 = "/cpus-r5@0";
                psv_cortexr5_0 = "/cpus-r5@0/cpu@0";
                cpus_r5_1 = "/cpus-r5@1";
                psv_cortexr5_1 = "/cpus-r5@1/cpu@1";
                cpu_opp_table = "/opp-table-cpu";
                dcc = "/dcc";
                fpga = "/fpga-region";
                psci = "/psci";
                timer = "/timer";
                versal_fpga = "/versal-fpga";
                sensor0 = "/versal-thermal-sensor";
                versal_thermal = "/thermal-zones/versal-thermal";
                temp_alert = "/thermal-zones/versal-thermal/trips/temp-alert";
                ot_crit = "/thermal-zones/versal-thermal/trips/ot-crit";
                amba_apu = "/apu-bus";
                gic_a72 = "/apu-bus/interrupt-controller@f9000000";
                gic_its = "/apu-bus/interrupt-controller@f9000000/msi-controller@f9020000";
                amba_rpu = "/rpu-bus";
                gic_r5 = "/rpu-bus/interrupt-controller@f9000000";
                amba = "/axi";
                imux = "/axi/interrupt-multiplex";
                can0 = "/axi/can@ff060000";
                can1 = "/axi/can@ff070000";
                cci = "/axi/cci@fd000000";
                cci_pmu = "/axi/cci@fd000000/pmu@10000";
                lpd_dma_chan0 = "/axi/dma-controller@ffa80000";
                lpd_dma_chan1 = "/axi/dma-controller@ffa90000";
                lpd_dma_chan2 = "/axi/dma-controller@ffaa0000";
                lpd_dma_chan3 = "/axi/dma-controller@ffab0000";
                lpd_dma_chan4 = "/axi/dma-controller@ffac0000";
                lpd_dma_chan5 = "/axi/dma-controller@ffad0000";
                lpd_dma_chan6 = "/axi/dma-controller@ffae0000";
                lpd_dma_chan7 = "/axi/dma-controller@ffaf0000";
                gem0 = "/axi/ethernet@ff0c0000";
                gem1 = "/axi/ethernet@ff0d0000";
                gpio0 = "/axi/gpio@ff0b0000";
                gpio1 = "/axi/gpio@f1020000";
                i2c0 = "/axi/i2c@ff020000";
                i2c1 = "/axi/i2c@ff030000";
                i2c2 = "/axi/i2c@f1000000";
                mc0 = "/axi/memory-controller@f6150000";
                mc1 = "/axi/memory-controller@f62c0000";
                mc2 = "/axi/memory-controller@f6430000";
                mc3 = "/axi/memory-controller@f65a0000";
                ocm = "/axi/memory-controller@ff960000";
                rtc = "/axi/rtc@f12a0000";
                sdhci0 = "/axi/mmc@f1040000";
                sdhci1 = "/axi/mmc@f1050000";
                serial0 = "/axi/serial@ff000000";
                serial1 = "/axi/serial@ff010000";
                smmu = "/axi/iommu@fd800000";
                ospi = "/axi/spi@f1010000";
                qspi = "/axi/spi@f1030000";
                spi0 = "/axi/spi@ff040000";
                spi1 = "/axi/spi@ff050000";
                sysmon0 = "/axi/sysmon@f1270000";
                sysmon1 = "/axi/sysmon@109270000";
                sysmon2 = "/axi/sysmon@111270000";
                sysmon3 = "/axi/sysmon@119270000";
                ttc0 = "/axi/timer@ff0e0000";
                ttc1 = "/axi/timer@ff0f0000";
                ttc2 = "/axi/timer@ff100000";
                ttc3 = "/axi/timer@ff110000";
                usb0 = "/axi/usb@ff9d0000";
                dwc3_0 = "/axi/usb@ff9d0000/usb@fe200000";
                cpm_pciea = "/axi/pci@fca10000";
                pcie_intc_0 = "/axi/pci@fca10000/interrupt-controller";
                cpm5_pcie = "/axi/pcie@fcdd0000";
                pcie_intc_2 = "/axi/pcie@fcdd0000/interrupt-controller";
                watchdog = "/axi/watchdog@fd4d0000";
                watchdog1 = "/axi/watchdog@ff120000";
                xilsem_edac = "/axi/edac@f2014050";
                dma0 = "/axi/pmcdma@f11c0000";
                dma1 = "/axi/pmcdma@f11d0000";
                iomodule0 = "/axi/iomodule@f0280000";
                ipi_pmc = "/axi/mailbox@ff320000";
                blp_cips_pspmc_0_psv_ipi_pmc_0 = "/axi/mailbox@ff320000/child@0";
                blp_cips_pspmc_0_psv_ipi_pmc_1 = "/axi/mailbox@ff320000/child@1";
                blp_cips_pspmc_0_psv_ipi_pmc_2 = "/axi/mailbox@ff320000/child@2";
                blp_cips_pspmc_0_psv_ipi_pmc_3 = "/axi/mailbox@ff320000/child@3";
                blp_cips_pspmc_0_psv_ipi_pmc_4 = "/axi/mailbox@ff320000/child@4";
                blp_cips_pspmc_0_psv_ipi_pmc_5 = "/axi/mailbox@ff320000/child@5";
                blp_cips_pspmc_0_psv_ipi_pmc_6 = "/axi/mailbox@ff320000/child@6";
                blp_cips_pspmc_0_psv_ipi_pmc_7 = "/axi/mailbox@ff320000/child@7";
                blp_cips_pspmc_0_psv_ipi_pmc_8 = "/axi/mailbox@ff320000/child@8";
                blp_cips_pspmc_0_psv_ipi_pmc_9 = "/axi/mailbox@ff320000/child@9";
                ipi_pmc_nobuf = "/axi/mailbox@ff390000";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_0 = "/axi/mailbox@ff390000/child@0";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_1 = "/axi/mailbox@ff390000/child@1";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_2 = "/axi/mailbox@ff390000/child@2";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_3 = "/axi/mailbox@ff390000/child@3";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_4 = "/axi/mailbox@ff390000/child@4";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_5 = "/axi/mailbox@ff390000/child@5";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_6 = "/axi/mailbox@ff390000/child@6";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_7 = "/axi/mailbox@ff390000/child@7";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_8 = "/axi/mailbox@ff390000/child@8";
                blp_cips_pspmc_0_psv_ipi_pmc_nobuf_9 = "/axi/mailbox@ff390000/child@9";
                ipi_psm = "/axi/mailbox@ff310000";
                blp_cips_pspmc_0_psv_ipi_psm_0 = "/axi/mailbox@ff310000/child@0";
                blp_cips_pspmc_0_psv_ipi_psm_1 = "/axi/mailbox@ff310000/child@1";
                blp_cips_pspmc_0_psv_ipi_psm_2 = "/axi/mailbox@ff310000/child@2";
                blp_cips_pspmc_0_psv_ipi_psm_3 = "/axi/mailbox@ff310000/child@3";
                blp_cips_pspmc_0_psv_ipi_psm_4 = "/axi/mailbox@ff310000/child@4";
                blp_cips_pspmc_0_psv_ipi_psm_5 = "/axi/mailbox@ff310000/child@5";
                blp_cips_pspmc_0_psv_ipi_psm_6 = "/axi/mailbox@ff310000/child@6";
                blp_cips_pspmc_0_psv_ipi_psm_7 = "/axi/mailbox@ff310000/child@7";
                blp_cips_pspmc_0_psv_ipi_psm_8 = "/axi/mailbox@ff310000/child@8";
                blp_cips_pspmc_0_psv_ipi_psm_9 = "/axi/mailbox@ff310000/child@9";
                ipi0 = "/axi/mailbox@ff330000";
                blp_cips_pspmc_0_psv_ipi_0_0 = "/axi/mailbox@ff330000/child@0";
                blp_cips_pspmc_0_psv_ipi_0_1 = "/axi/mailbox@ff330000/child@1";
                blp_cips_pspmc_0_psv_ipi_0_2 = "/axi/mailbox@ff330000/child@2";
                blp_cips_pspmc_0_psv_ipi_0_3 = "/axi/mailbox@ff330000/child@3";
                blp_cips_pspmc_0_psv_ipi_0_4 = "/axi/mailbox@ff330000/child@4";
                blp_cips_pspmc_0_psv_ipi_0_5 = "/axi/mailbox@ff330000/child@5";
                blp_cips_pspmc_0_psv_ipi_0_6 = "/axi/mailbox@ff330000/child@6";
                blp_cips_pspmc_0_psv_ipi_0_7 = "/axi/mailbox@ff330000/child@7";
                blp_cips_pspmc_0_psv_ipi_0_8 = "/axi/mailbox@ff330000/child@8";
                blp_cips_pspmc_0_psv_ipi_0_9 = "/axi/mailbox@ff330000/child@9";
                ipi1 = "/axi/mailbox@ff340000";
                blp_cips_pspmc_0_psv_ipi_1_0 = "/axi/mailbox@ff340000/child@0";
                blp_cips_pspmc_0_psv_ipi_1_1 = "/axi/mailbox@ff340000/child@1";
                blp_cips_pspmc_0_psv_ipi_1_2 = "/axi/mailbox@ff340000/child@2";
                blp_cips_pspmc_0_psv_ipi_1_3 = "/axi/mailbox@ff340000/child@3";
                blp_cips_pspmc_0_psv_ipi_1_4 = "/axi/mailbox@ff340000/child@4";
                blp_cips_pspmc_0_psv_ipi_1_5 = "/axi/mailbox@ff340000/child@5";
                blp_cips_pspmc_0_psv_ipi_1_6 = "/axi/mailbox@ff340000/child@6";
                blp_cips_pspmc_0_psv_ipi_1_7 = "/axi/mailbox@ff340000/child@7";
                blp_cips_pspmc_0_psv_ipi_1_8 = "/axi/mailbox@ff340000/child@8";
                blp_cips_pspmc_0_psv_ipi_1_9 = "/axi/mailbox@ff340000/child@9";
                ipi2 = "/axi/mailbox@ff350000";
                blp_cips_pspmc_0_psv_ipi_2_0 = "/axi/mailbox@ff350000/child@0";
                blp_cips_pspmc_0_psv_ipi_2_1 = "/axi/mailbox@ff350000/child@1";
                blp_cips_pspmc_0_psv_ipi_2_2 = "/axi/mailbox@ff350000/child@2";
                blp_cips_pspmc_0_psv_ipi_2_3 = "/axi/mailbox@ff350000/child@3";
                blp_cips_pspmc_0_psv_ipi_2_4 = "/axi/mailbox@ff350000/child@4";
                blp_cips_pspmc_0_psv_ipi_2_5 = "/axi/mailbox@ff350000/child@5";
                blp_cips_pspmc_0_psv_ipi_2_6 = "/axi/mailbox@ff350000/child@6";
                blp_cips_pspmc_0_psv_ipi_2_7 = "/axi/mailbox@ff350000/child@7";
                blp_cips_pspmc_0_psv_ipi_2_8 = "/axi/mailbox@ff350000/child@8";
                blp_cips_pspmc_0_psv_ipi_2_9 = "/axi/mailbox@ff350000/child@9";
                ipi3 = "/axi/mailbox@ff360000";
                blp_cips_pspmc_0_psv_ipi_3_0 = "/axi/mailbox@ff360000/child@0";
                blp_cips_pspmc_0_psv_ipi_3_1 = "/axi/mailbox@ff360000/child@1";
                blp_cips_pspmc_0_psv_ipi_3_2 = "/axi/mailbox@ff360000/child@2";
                blp_cips_pspmc_0_psv_ipi_3_3 = "/axi/mailbox@ff360000/child@3";
                blp_cips_pspmc_0_psv_ipi_3_4 = "/axi/mailbox@ff360000/child@4";
                blp_cips_pspmc_0_psv_ipi_3_5 = "/axi/mailbox@ff360000/child@5";
                blp_cips_pspmc_0_psv_ipi_3_6 = "/axi/mailbox@ff360000/child@6";
                blp_cips_pspmc_0_psv_ipi_3_7 = "/axi/mailbox@ff360000/child@7";
                blp_cips_pspmc_0_psv_ipi_3_8 = "/axi/mailbox@ff360000/child@8";
                blp_cips_pspmc_0_psv_ipi_3_9 = "/axi/mailbox@ff360000/child@9";
                ipi4 = "/axi/mailbox@ff370000";
                blp_cips_pspmc_0_psv_ipi_4_0 = "/axi/mailbox@ff370000/child@0";
                blp_cips_pspmc_0_psv_ipi_4_1 = "/axi/mailbox@ff370000/child@1";
                blp_cips_pspmc_0_psv_ipi_4_2 = "/axi/mailbox@ff370000/child@2";
                blp_cips_pspmc_0_psv_ipi_4_3 = "/axi/mailbox@ff370000/child@3";
                blp_cips_pspmc_0_psv_ipi_4_4 = "/axi/mailbox@ff370000/child@4";
                blp_cips_pspmc_0_psv_ipi_4_5 = "/axi/mailbox@ff370000/child@5";
                blp_cips_pspmc_0_psv_ipi_4_6 = "/axi/mailbox@ff370000/child@6";
                blp_cips_pspmc_0_psv_ipi_4_7 = "/axi/mailbox@ff370000/child@7";
                blp_cips_pspmc_0_psv_ipi_4_8 = "/axi/mailbox@ff370000/child@8";
                blp_cips_pspmc_0_psv_ipi_4_9 = "/axi/mailbox@ff370000/child@9";
                ipi5 = "/axi/mailbox@ff380000";
                blp_cips_pspmc_0_psv_ipi_5_0 = "/axi/mailbox@ff380000/child@0";
                blp_cips_pspmc_0_psv_ipi_5_1 = "/axi/mailbox@ff380000/child@1";
                blp_cips_pspmc_0_psv_ipi_5_2 = "/axi/mailbox@ff380000/child@2";
                blp_cips_pspmc_0_psv_ipi_5_3 = "/axi/mailbox@ff380000/child@3";
                blp_cips_pspmc_0_psv_ipi_5_4 = "/axi/mailbox@ff380000/child@4";
                blp_cips_pspmc_0_psv_ipi_5_5 = "/axi/mailbox@ff380000/child@5";
                blp_cips_pspmc_0_psv_ipi_5_6 = "/axi/mailbox@ff380000/child@6";
                blp_cips_pspmc_0_psv_ipi_5_7 = "/axi/mailbox@ff380000/child@7";
                blp_cips_pspmc_0_psv_ipi_5_8 = "/axi/mailbox@ff380000/child@8";
                blp_cips_pspmc_0_psv_ipi_5_9 = "/axi/mailbox@ff380000/child@9";
                ipi6 = "/axi/mailbox@ff3a0000";
                blp_cips_pspmc_0_psv_ipi_6_0 = "/axi/mailbox@ff3a0000/child@0";
                blp_cips_pspmc_0_psv_ipi_6_1 = "/axi/mailbox@ff3a0000/child@1";
                blp_cips_pspmc_0_psv_ipi_6_2 = "/axi/mailbox@ff3a0000/child@2";
                blp_cips_pspmc_0_psv_ipi_6_3 = "/axi/mailbox@ff3a0000/child@3";
                blp_cips_pspmc_0_psv_ipi_6_4 = "/axi/mailbox@ff3a0000/child@4";
                blp_cips_pspmc_0_psv_ipi_6_5 = "/axi/mailbox@ff3a0000/child@5";
                blp_cips_pspmc_0_psv_ipi_6_6 = "/axi/mailbox@ff3a0000/child@6";
                blp_cips_pspmc_0_psv_ipi_6_7 = "/axi/mailbox@ff3a0000/child@7";
                blp_cips_pspmc_0_psv_ipi_6_8 = "/axi/mailbox@ff3a0000/child@8";
                blp_cips_pspmc_0_psv_ipi_6_9 = "/axi/mailbox@ff3a0000/child@9";
                coresight = "/axi/coresight@f0800000";
                blp_cips_pspmc_0_psv_apu_0 = "/axi/blp_cips_pspmc_0_psv_apu_0@fd5c0000";
                blp_cips_pspmc_0_psv_coresight_a720_cti = "/axi/blp_cips_pspmc_0_psv_coresight_a720_cti@f0d10000";
                blp_cips_pspmc_0_psv_coresight_a720_dbg = "/axi/blp_cips_pspmc_0_psv_coresight_a720_dbg@f0d00000";
                blp_cips_pspmc_0_psv_coresight_a720_etm = "/axi/blp_cips_pspmc_0_psv_coresight_a720_etm@f0d30000";
                blp_cips_pspmc_0_psv_coresight_a720_pmu = "/axi/blp_cips_pspmc_0_psv_coresight_a720_pmu@f0d20000";
                blp_cips_pspmc_0_psv_coresight_a721_cti = "/axi/blp_cips_pspmc_0_psv_coresight_a721_cti@f0d50000";
                blp_cips_pspmc_0_psv_coresight_a721_dbg = "/axi/blp_cips_pspmc_0_psv_coresight_a721_dbg@f0d40000";
                blp_cips_pspmc_0_psv_coresight_a721_etm = "/axi/blp_cips_pspmc_0_psv_coresight_a721_etm@f0d70000";
                blp_cips_pspmc_0_psv_coresight_a721_pmu = "/axi/blp_cips_pspmc_0_psv_coresight_a721_pmu@f0d60000";
                blp_cips_pspmc_0_psv_coresight_apu_cti = "/axi/blp_cips_pspmc_0_psv_coresight_apu_cti@f0ca0000";
                blp_cips_pspmc_0_psv_coresight_apu_ela = "/axi/blp_cips_pspmc_0_psv_coresight_apu_ela@f0c60000";
                blp_cips_pspmc_0_psv_coresight_apu_etf = "/axi/blp_cips_pspmc_0_psv_coresight_apu_etf@f0c30000";
                blp_cips_pspmc_0_psv_coresight_apu_fun = "/axi/blp_cips_pspmc_0_psv_coresight_apu_fun@f0c20000";
                blp_cips_pspmc_0_psv_coresight_cpm_atm = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_atm@f0f80000";
                blp_cips_pspmc_0_psv_coresight_cpm_cti2a = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_cti2a@f0fa0000";
                blp_cips_pspmc_0_psv_coresight_cpm_cti2d = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_cti2d@f0fd0000";
                blp_cips_pspmc_0_psv_coresight_cpm_ela2a = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_ela2a@f0f40000";
                blp_cips_pspmc_0_psv_coresight_cpm_ela2b = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_ela2b@f0f50000";
                blp_cips_pspmc_0_psv_coresight_cpm_ela2c = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_ela2c@f0f60000";
                blp_cips_pspmc_0_psv_coresight_cpm_ela2d = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_ela2d@f0f70000";
                blp_cips_pspmc_0_psv_coresight_cpm_fun = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_fun@f0f20000";
                blp_cips_pspmc_0_psv_coresight_cpm_rom = "/axi/blp_cips_pspmc_0_psv_coresight_cpm_rom@f0f00000";
                blp_cips_pspmc_0_psv_coresight_fpd_atm = "/axi/blp_cips_pspmc_0_psv_coresight_fpd_atm@f0b80000";
                blp_cips_pspmc_0_psv_coresight_fpd_stm = "/axi/blp_cips_pspmc_0_psv_coresight_fpd_stm@f0b70000";
                blp_cips_pspmc_0_psv_coresight_lpd_atm = "/axi/blp_cips_pspmc_0_psv_coresight_lpd_atm@f0980000";
                blp_cips_pspmc_0_psv_cpm = "/axi/blp_cips_pspmc_0_psv_cpm@0";
                blp_cips_pspmc_0_psv_crf_0 = "/axi/blp_cips_pspmc_0_psv_crf_0@fd1a0000";
                blp_cips_pspmc_0_psv_crl_0 = "/axi/blp_cips_pspmc_0_psv_crl_0@ff5e0000";
                blp_cips_pspmc_0_psv_crp_0 = "/axi/blp_cips_pspmc_0_psv_crp_0@f1260000";
                blp_cips_pspmc_0_psv_fpd_afi_0 = "/axi/blp_cips_pspmc_0_psv_fpd_afi_0@fd360000";
                blp_cips_pspmc_0_psv_fpd_afi_2 = "/axi/blp_cips_pspmc_0_psv_fpd_afi_2@fd380000";
                blp_cips_pspmc_0_psv_fpd_afi_mem_0 = "/axi/blp_cips_pspmc_0_psv_fpd_afi_mem_0@a4000000";
                blp_cips_pspmc_0_psv_fpd_afi_mem_2 = "/axi/blp_cips_pspmc_0_psv_fpd_afi_mem_2@b0000000";
                blp_cips_pspmc_0_psv_fpd_cci_0 = "/axi/blp_cips_pspmc_0_psv_fpd_cci_0@fd5e0000";
                blp_cips_pspmc_0_psv_fpd_gpv_0 = "/axi/blp_cips_pspmc_0_psv_fpd_gpv_0@fd700000";
                blp_cips_pspmc_0_psv_fpd_slcr_0 = "/axi/blp_cips_pspmc_0_psv_fpd_slcr_0@fd610000";
                blp_cips_pspmc_0_psv_fpd_slcr_secure_0 = "/axi/blp_cips_pspmc_0_psv_fpd_slcr_secure_0@fd690000";
                blp_cips_pspmc_0_psv_fpd_smmu_0 = "/axi/blp_cips_pspmc_0_psv_fpd_smmu_0@fd5f0000";
                blp_cips_pspmc_0_psv_ipi_buffer = "/axi/blp_cips_pspmc_0_psv_ipi_buffer@ff3f0000";
                blp_cips_pspmc_0_psv_lpd_afi_0 = "/axi/blp_cips_pspmc_0_psv_lpd_afi_0@ff9b0000";
                blp_cips_pspmc_0_psv_lpd_afi_mem_0 = "/axi/blp_cips_pspmc_0_psv_lpd_afi_mem_0@80000000";
                blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0 = "/axi/blp_cips_pspmc_0_psv_lpd_iou_secure_slcr_0@ff0a0000";
                blp_cips_pspmc_0_psv_lpd_iou_slcr_0 = "/axi/blp_cips_pspmc_0_psv_lpd_iou_slcr_0@ff080000";
                blp_cips_pspmc_0_psv_lpd_slcr_0 = "/axi/blp_cips_pspmc_0_psv_lpd_slcr_0@ff410000";
                blp_cips_pspmc_0_psv_lpd_slcr_secure_0 = "/axi/blp_cips_pspmc_0_psv_lpd_slcr_secure_0@ff510000";
                blp_cips_pspmc_0_psv_ocm_ctrl = "/axi/blp_cips_pspmc_0_psv_ocm_ctrl@ff960000";
                blp_cips_pspmc_0_psv_pmc_aes = "/axi/blp_cips_pspmc_0_psv_pmc_aes@f11e0000";
                blp_cips_pspmc_0_psv_pmc_bbram_ctrl = "/axi/blp_cips_pspmc_0_psv_pmc_bbram_ctrl@f11f0000";
                blp_cips_pspmc_0_psv_pmc_cfi_cframe_0 = "/axi/blp_cips_pspmc_0_psv_pmc_cfi_cframe_0@f12d0000";
                blp_cips_pspmc_0_psv_pmc_cfu_apb_0 = "/axi/blp_cips_pspmc_0_psv_pmc_cfu_apb_0@f12b0000";
                blp_cips_pspmc_0_psv_pmc_efuse_cache = "/axi/blp_cips_pspmc_0_psv_pmc_efuse_cache@f1250000";
                blp_cips_pspmc_0_psv_pmc_efuse_ctrl = "/axi/blp_cips_pspmc_0_psv_pmc_efuse_ctrl@f1240000";
                blp_cips_pspmc_0_psv_pmc_global_0 = "/axi/blp_cips_pspmc_0_psv_pmc_global_0@f1110000";
                blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0 = "/axi/blp_cips_pspmc_0_psv_pmc_ppu1_mdm_0@f0310000";
                blp_cips_pspmc_0_psv_pmc_ram = "/axi/blp_cips_pspmc_0_psv_pmc_ram@f2000000";
                blp_cips_pspmc_0_psv_pmc_ram_data_cntlr = "/axi/blp_cips_pspmc_0_psv_pmc_ram_data_cntlr@f0240000";
                blp_cips_pspmc_0_psv_pmc_ram_instr_cntlr = "/axi/blp_cips_pspmc_0_psv_pmc_ram_instr_cntlr@f0200000";
                blp_cips_pspmc_0_psv_pmc_ram_npi = "/axi/blp_cips_pspmc_0_psv_pmc_ram_npi@f6000000";
                blp_cips_pspmc_0_psv_pmc_rsa = "/axi/blp_cips_pspmc_0_psv_pmc_rsa@f1200000";
                blp_cips_pspmc_0_psv_pmc_sha = "/axi/blp_cips_pspmc_0_psv_pmc_sha@f1210000";
                blp_cips_pspmc_0_psv_pmc_slave_boot = "/axi/blp_cips_pspmc_0_psv_pmc_slave_boot@f1220000";
                blp_cips_pspmc_0_psv_pmc_slave_boot_stream = "/axi/blp_cips_pspmc_0_psv_pmc_slave_boot_stream@f2100000";
                blp_cips_pspmc_0_psv_pmc_tmr_inject_0 = "/axi/blp_cips_pspmc_0_psv_pmc_tmr_inject_0@f0083000";
                blp_cips_pspmc_0_psv_pmc_tmr_manager_0 = "/axi/blp_cips_pspmc_0_psv_pmc_tmr_manager_0@f0283000";
                blp_cips_pspmc_0_psv_pmc_trng = "/axi/blp_cips_pspmc_0_psv_pmc_trng@f1230000";
                blp_cips_pspmc_0_psv_psm_global_reg = "/axi/blp_cips_pspmc_0_psv_psm_global_reg@ffc90000";
                blp_cips_pspmc_0_psv_psm_iomodule_0 = "/axi/blp_cips_pspmc_0_psv_psm_iomodule_0@ffc80000";
                blp_cips_pspmc_0_psv_psm_ram_data_cntlr = "/axi/blp_cips_pspmc_0_psv_psm_ram_data_cntlr@ffc20000";
                blp_cips_pspmc_0_psv_psm_ram_instr_cntlr = "/axi/blp_cips_pspmc_0_psv_psm_ram_instr_cntlr@ffc00000";
                blp_cips_pspmc_0_psv_psm_tmr_inject_0 = "/axi/blp_cips_pspmc_0_psv_psm_tmr_inject_0@ffcd0000";
                blp_cips_pspmc_0_psv_psm_tmr_manager_0 = "/axi/blp_cips_pspmc_0_psv_psm_tmr_manager_0@ffcc0000";
                blp_cips_pspmc_0_psv_r5_0_atcm = "/axi/blp_cips_pspmc_0_psv_r5_0_atcm@0";
                blp_cips_pspmc_0_psv_r5_0_atcm_lockstep = "/axi/blp_cips_pspmc_0_psv_r5_0_atcm_lockstep@ffe10000";
                blp_cips_pspmc_0_psv_r5_0_btcm = "/axi/blp_cips_pspmc_0_psv_r5_0_btcm@20000";
                blp_cips_pspmc_0_psv_r5_0_btcm_lockstep = "/axi/blp_cips_pspmc_0_psv_r5_0_btcm_lockstep@ffe30000";
                blp_cips_pspmc_0_psv_r5_0_data_cache = "/axi/blp_cips_pspmc_0_psv_r5_0_data_cache@ffe50000";
                blp_cips_pspmc_0_psv_r5_0_instruction_cache = "/axi/blp_cips_pspmc_0_psv_r5_0_instruction_cache@ffe40000";
                blp_cips_pspmc_0_psv_r5_1_atcm = "/axi/blp_cips_pspmc_0_psv_r5_1_atcm@0";
                blp_cips_pspmc_0_psv_r5_1_btcm = "/axi/blp_cips_pspmc_0_psv_r5_1_btcm@20000";
                blp_cips_pspmc_0_psv_r5_1_data_cache = "/axi/blp_cips_pspmc_0_psv_r5_1_data_cache@ffed0000";
                blp_cips_pspmc_0_psv_r5_1_instruction_cache = "/axi/blp_cips_pspmc_0_psv_r5_1_instruction_cache@ffec0000";
                blp_cips_pspmc_0_psv_r5_tcm_ram_0 = "/axi/blp_cips_pspmc_0_psv_r5_tcm_ram_0@0";
                blp_cips_pspmc_0_psv_rpu_0 = "/axi/blp_cips_pspmc_0_psv_rpu_0@ff9a0000";
                blp_cips_pspmc_0_psv_scntr_0 = "/axi/blp_cips_pspmc_0_psv_scntr_0@ff130000";
                blp_cips_pspmc_0_psv_scntrs_0 = "/axi/blp_cips_pspmc_0_psv_scntrs_0@ff140000";
                blp_cips_pspmc_0_psv_xram_atm = "/axi/blp_cips_pspmc_0_psv_xram_atm@ff970000";
                blp_cips_pspmc_0_psv_xram_bank_1 = "/axi/blp_cips_pspmc_0_psv_xram_bank_1@fe800000";
                blp_cips_pspmc_0_psv_xram_bank_2 = "/axi/blp_cips_pspmc_0_psv_xram_bank_2@fe900000";
                blp_cips_pspmc_0_psv_xram_bank_3 = "/axi/blp_cips_pspmc_0_psv_xram_bank_3@fea00000";
                blp_cips_pspmc_0_psv_xram_bank_4 = "/axi/blp_cips_pspmc_0_psv_xram_bank_4@feb00000";
                blp_cips_pspmc_0_psv_xram_ctrl_1 = "/axi/blp_cips_pspmc_0_psv_xram_ctrl_1@ff8e0000";
                blp_cips_pspmc_0_psv_xram_ctrl_2 = "/axi/blp_cips_pspmc_0_psv_xram_ctrl_2@ff8f0000";
                blp_cips_pspmc_0_psv_xram_ctrl_3 = "/axi/blp_cips_pspmc_0_psv_xram_ctrl_3@ff900000";
                blp_cips_pspmc_0_psv_xram_ctrl_4 = "/axi/blp_cips_pspmc_0_psv_xram_ctrl_4@ff910000";
                blp_cips_pspmc_0_psv_xram_global_ctrl = "/axi/blp_cips_pspmc_0_psv_xram_global_ctrl@ff950000";
                blp_cips_pspmc_0_psv_xram_gpv = "/axi/blp_cips_pspmc_0_psv_xram_gpv@ff940000";
                blp_cips_pspmc_0_psv_xram_xmpu_bank_1 = "/axi/blp_cips_pspmc_0_psv_xram_xmpu_bank_1@ff930000";
                blp_cips_pspmc_0_psv_xram_xmpu_bank_2 = "/axi/blp_cips_pspmc_0_psv_xram_xmpu_bank_2@ff934000";
                blp_cips_pspmc_0_psv_xram_xmpu_bank_3 = "/axi/blp_cips_pspmc_0_psv_xram_xmpu_bank_3@ff938000";
                blp_cips_pspmc_0_psv_xram_xmpu_bank_4 = "/axi/blp_cips_pspmc_0_psv_xram_xmpu_bank_4@ff93c000";
                blp_cips_xram_psv_xram_atm = "/axi/blp_cips_xram_psv_xram_atm@ff970000";
                blp_cips_xram_psv_xram_bank_1 = "/axi/blp_cips_xram_psv_xram_bank_1@fe800000";
                blp_cips_xram_psv_xram_bank_2 = "/axi/blp_cips_xram_psv_xram_bank_2@fe900000";
                blp_cips_xram_psv_xram_bank_3 = "/axi/blp_cips_xram_psv_xram_bank_3@fea00000";
                blp_cips_xram_psv_xram_bank_4 = "/axi/blp_cips_xram_psv_xram_bank_4@feb00000";
                blp_cips_xram_psv_xram_ctrl_1 = "/axi/blp_cips_xram_psv_xram_ctrl_1@ff8e0000";
                blp_cips_xram_psv_xram_ctrl_2 = "/axi/blp_cips_xram_psv_xram_ctrl_2@ff8f0000";
                blp_cips_xram_psv_xram_ctrl_3 = "/axi/blp_cips_xram_psv_xram_ctrl_3@ff900000";
                blp_cips_xram_psv_xram_ctrl_4 = "/axi/blp_cips_xram_psv_xram_ctrl_4@ff910000";
                blp_cips_xram_psv_xram_global_ctrl = "/axi/blp_cips_xram_psv_xram_global_ctrl@ff950000";
                blp_cips_xram_psv_xram_gpv = "/axi/blp_cips_xram_psv_xram_gpv@ff940000";
                blp_cips_xram_psv_xram_xmpu_bank_1 = "/axi/blp_cips_xram_psv_xram_xmpu_bank_1@ff930000";
                blp_cips_xram_psv_xram_xmpu_bank_2 = "/axi/blp_cips_xram_psv_xram_xmpu_bank_2@ff934000";
                blp_cips_xram_psv_xram_xmpu_bank_3 = "/axi/blp_cips_xram_psv_xram_xmpu_bank_3@ff938000";
                blp_cips_xram_psv_xram_xmpu_bank_4 = "/axi/blp_cips_xram_psv_xram_xmpu_bank_4@ff93c000";
                psv_r5_0_atcm_global = "/psv_r5_0_atcm_global@ffe00000";
                psv_r5_0_btcm_global = "/psv_r5_0_btcm_global@ffe20000";
                psv_r5_1_atcm_global = "/psv_r5_1_atcm_global@ffe90000";
                psv_r5_1_btcm_global = "/psv_r5_1_btcm_global@ffeb0000";
                amba_xppu = "/indirect-bus@1";
                lpd_xppu = "/indirect-bus@1/xppu@ff990000";
                pmc_xppu = "/indirect-bus@1/xppu@f1310000";
                pmc_xppu_npi = "/indirect-bus@1/xppu@f1300000";
                amba_xmpu = "/indirect-bus@2";
                fpd_xmpu = "/indirect-bus@2/xmpu@fd390000";
                pmc_xmpu = "/indirect-bus@2/xmpu@f12f0000";
                ocm_xmpu = "/indirect-bus@2/xmpu@ff980000";
                ddrmc_xmpu_0 = "/indirect-bus@2/xmpu@f6080000";
                ddrmc_xmpu_1 = "/indirect-bus@2/xmpu@f6220000";
                ddrmc_xmpu_2 = "/indirect-bus@2/xmpu@f6390000";
                ddrmc_xmpu_3 = "/indirect-bus@2/xmpu@f6500000";
                pl_alt_ref_clk = "/pl_alt_ref_clk";
                ref_clk = "/ref_clk";
                can0_clk = "/can0_clk";
                can1_clk = "/can1_clk";
                versal_firmware = "/firmware/versal-firmware";
                versal_clk = "/firmware/versal-firmware/clock-controller";
                zynqmp_power = "/firmware/versal-firmware/zynqmp-power";
                versal_reset = "/firmware/versal-firmware/reset-controller";
                pinctrl0 = "/firmware/versal-firmware/pinctrl";
                versal_sec_cfg = "/firmware/versal-firmware/versal-sec-cfg";
                bbram_zeroize = "/firmware/versal-firmware/versal-sec-cfg/bbram-zeroize@4";
                bbram_key = "/firmware/versal-firmware/versal-sec-cfg/bbram-key@10";
                bbram_usr = "/firmware/versal-firmware/versal-sec-cfg/bbram-usr@30";
                bbram_lock = "/firmware/versal-firmware/versal-sec-cfg/bbram-lock@48";
                user_key0 = "/firmware/versal-firmware/versal-sec-cfg/user-key@110";
                user_key1 = "/firmware/versal-firmware/versal-sec-cfg/user-key@130";
                user_key2 = "/firmware/versal-firmware/versal-sec-cfg/user-key@150";
                user_key3 = "/firmware/versal-firmware/versal-sec-cfg/user-key@170";
                user_key4 = "/firmware/versal-firmware/versal-sec-cfg/user-key@190";
                user_key5 = "/firmware/versal-firmware/versal-sec-cfg/user-key@1b0";
                user_key6 = "/firmware/versal-firmware/versal-sec-cfg/user-key@1d0";
                user_key7 = "/firmware/versal-firmware/versal-sec-cfg/user-key@1f0";
                amba_pl = "/amba_pl";
                fpga_PR = "/amba_pl/fpga-PR";
                misc_clk_0 = "/amba_pl/misc_clk_0";
                blp_blp_logic_ert_support_axi_intc_0_31 = "/amba_pl/interrupt-controller@20202020000";
                blp_blp_logic_axi_blp_dbg_hub = "/amba_pl/axi_dbg_hub@20105000000";
                blp_blp_logic_axi_firewall_user = "/amba_pl/axi_firewall@80001000";
                blp_blp_logic_axi_intc_gcq_apu = "/amba_pl/interrupt-controller@402031000";
                blp_blp_logic_axi_intc_uart_apu = "/amba_pl/interrupt-controller@402030000";
                blp_blp_logic_axi_uart_apu0 = "/amba_pl/serial@402020000";
                blp_blp_logic_axi_uart_mgmt_apu0 = "/amba_pl/serial@20102021000";
                blp_blp_logic_axi_uart_mgmt_rpu = "/amba_pl/serial@20102020000";
                blp_blp_logic_axi_uart_rpu = "/amba_pl/serial@80021000";
                blp_blp_logic_base_clocking_force_reset_gpio = "/amba_pl/gpio@20102040000";
                blp_blp_logic_base_clocking_pr_reset_gpio = "/amba_pl/gpio@80020000";
                blp_blp_logic_gcq_m2r = "/amba_pl/cmd_queue@20102010000";
                blp_blp_logic_gcq_r2a = "/amba_pl/cmd_queue@80011000";
                blp_blp_logic_gcq_u2a_0 = "/amba_pl/cmd_queue@20202010000";
                blp_blp_logic_hw_discovery = "/amba_pl/hw_discovery@20102001000";
                blp_blp_logic_pf_mailbox = "/amba_pl/mailbox@20102000000";
                blp_blp_logic_pfm_irq_ctlr = "/amba_pl/pfm_irq_ctlr@80044000";
                blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_00 = "/amba_pl/clk_wizard@80042000";
                blp_blp_logic_ulp_clocking_clkwiz_aclk_kernel_01 = "/amba_pl/clk_wizard@80043000";
                blp_blp_logic_ulp_clocking_shell_utils_ucc = "/amba_pl/shell_utils_ucc@80030000";
                blp_blp_logic_uuid_register = "/amba_pl/uuid_register@20102002000";
                blp_qdma_0 = "/amba_pl/axi-pcie@20107000000";
                pcie_intc_1 = "/amba_pl/axi-pcie@20107000000/interrupt-controller";
                blp_axi_noc_mc_1x_ddr_memory = "/memory@00000000";
                blp_cips_pspmc_0_psv_ocm_ram_0_memory = "/memory@FFFC0000";
        };
};
