library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity slt is

	generic
	(
		DATA_WIDTH : natural := 1
	);

	port 
	(
		a, b     : in signed	((DATA_WIDTH-1) downto 0);
		result   : out signed ((DATA_WIDTH-1) downto 0)
	);

end entity;

architecture rtl of slt is
begin

	result <= '0' when (a < b) else
				 '1';

end rtl;