ncverilog(64): 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Feb 05, 2021 at 18:08:38 CST
ncverilog
	-f ncvlog.f
		tb.v
		huffman_syn.v
		+access+r
		-v
		/home/nfs_cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
		+define+tb3
		+define+SDF
		+nc64bit
		+ncmaxdelays
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'huffman.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
./pattern3.dat and ./golden3.dat were used for this simulation.
Check CNT : PASS
Check HC : PASS
Check M : PASS
You PASS the contest now.
Simulation complete via $finish(1) at time 1420 NS + 0
./tb.v:176                  $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Feb 05, 2021 at 18:08:39 CST  (total: 00:00:01)
