#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 16 12:43:37 2024
# Process ID: 8452
# Current directory: C:/Users/suziy/Desktop/dav
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2800 C:\Users\suziy\Desktop\dav\dav.xpr
# Log file: C:/Users/suziy/Desktop/dav/vivado.log
# Journal file: C:/Users/suziy/Desktop/dav\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/suziy/Desktop/dav/dav.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 833.387 ; gain = 126.172
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 20:52:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 20:52:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -reset -force -quiet
remove_files  -fileset xfft_0 C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/ip/xfft_0/xfft_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/xfft_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/ip/xfft_0/xfft_0.xci' from fileset 'xfft_0' to fileset 'sources_1'.
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/ip/xfft_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 21:21:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 21:21:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 21:21:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 21:21:53 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5AE44A
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 21:30:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 21:30:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 21:38:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 21:38:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 21:43:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 21:43:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 22:10:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 22:10:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 22:25:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 22:25:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 22:29:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 22:29:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 23:00:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 23:00:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Mar 16 23:24:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sat Mar 16 23:24:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 00:05:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 00:05:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property top tb_i2s_multi [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i2s_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim/binary.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_i2s_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/i2s_multibit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_multibit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i2s_multi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4624660b6a3f4ebeb1d4bf40c5f83d01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_i2s_multi_behav xil_defaultlib.tb_i2s_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=55.37...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.i2s_multibit
Compiling module xil_defaultlib.tb_i2s_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i2s_multi_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim/xsim.dir/tb_i2s_multi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 17 00:31:10 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1727.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_i2s_multi_behav -key {Behavioral:sim_1:Functional:tb_i2s_multi} -tclbatch {tb_i2s_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_i2s_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_i2s_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1742.676 ; gain = 14.859
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_i2s_multi.clks.clkdiv.inst.mmcm_adv_inst 
$finish called at time : 1 ms : File "C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v" Line 42
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i2s_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim/binary.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_i2s_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/i2s_multibit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_multibit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i2s_multi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4624660b6a3f4ebeb1d4bf40c5f83d01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_i2s_multi_behav xil_defaultlib.tb_i2s_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=55.37...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.i2s_multibit
Compiling module xil_defaultlib.tb_i2s_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i2s_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_i2s_multi_behav -key {Behavioral:sim_1:Functional:tb_i2s_multi} -tclbatch {tb_i2s_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_i2s_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file binary.code
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_i2s_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1748.059 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_i2s_multi.clks.clkdiv.inst.mmcm_adv_inst 
$finish called at time : 1 ms : File "C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v" Line 48
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file binary.code
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_i2s_multi.clks.clkdiv.inst.mmcm_adv_inst 
$finish called at time : 1 ms : File "C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v" Line 48
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file binary.code
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_i2s_multi.clks.clkdiv.inst.mmcm_adv_inst 
$finish called at time : 1 ms : File "C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v" Line 48
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_i2s_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim/binary.code'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_i2s_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/suziy/Desktop/dav/dav.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4624660b6a3f4ebeb1d4bf40c5f83d01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_i2s_multi_behav xil_defaultlib.tb_i2s_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=55.37...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.i2s_multibit
Compiling module xil_defaultlib.tb_i2s_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i2s_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1753.520 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_i2s_multi.clks.clkdiv.inst.mmcm_adv_inst 
$finish called at time : 1 ms : File "C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v" Line 48
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 01:04:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 01:04:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 01:13:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 01:13:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 01:18:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 01:18:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 01:24:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 01:24:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 01:27:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 01:27:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 01:28:44 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 01:28:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close [ open C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/bars_scaler.v w ]
add_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/bars_scaler.v
close [ open C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v w ]
add_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/fft_scaler.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/fft_scaler.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/fft_scaler.v
close [ open C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/display_bars.v w ]
add_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/display_bars.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_display.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_display.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_display.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_tester.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_tester.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_tester.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
close [ open C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v w ]
add_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
close [ open C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v w ]
add_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fft.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/bars_scaler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/multibit_fft_fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/i2s_multibit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_loader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/display_bars.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_tester.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/fft_scaler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/dav.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/clock_divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fft.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/bars_scaler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/multibit_fft_fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/i2s_multibit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_loader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/display_bars.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_i2s_multi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_tester.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/fft_scaler.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/dav.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
close [ open C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/test.v w ]
add_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/test.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/test.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/test.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/audio_to_bars.v
close [ open C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/loudness_meter.v w ]
add_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/loudness_meter.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/multibit_fft_fifo.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/multibit_fft_fifo.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/multibit_fft_fifo.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart_top.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart_top.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart_top.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_loader.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_loader.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_loader.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart_fifo.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart_fifo.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/imports/rtl/uart_fifo.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 02:39:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 02:39:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 02:41:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 02:41:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 02:43:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 02:43:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_sync.v] -no_script -reset -force -quiet
remove_files  C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_sync.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_sync.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fft.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fft.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fft.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fifo.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fifo.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_fifo.v
export_ip_user_files -of_objects  [get_files C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_scalers.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_scalers.v
file delete -force C:/Users/suziy/Desktop/dav/dav.srcs/sim_1/new/tb_scalers.v
add_files -norecurse C:/Users/suziy/Desktop/dav/dav.srcs/sources_1/new/vga_sync.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 02:54:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 02:54:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/suziy/Desktop/dav/dav.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Mar 17 02:56:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/synth_1/runme.log
[Sun Mar 17 02:56:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/suziy/Desktop/dav/dav.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/suziy/Desktop/dav/dav.runs/impl_1/dav.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
