Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 09 16:11:18 2018
| Host         : Ericks-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SwitchDriver_timing_summary_routed.rpt -rpx SwitchDriver_timing_summary_routed.rpx
| Design       : SwitchDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw0 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw1 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a/count_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dis/ans_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: div/slowClk1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: div3/slowClk0_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: div4/slowClk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.894        0.000                      0                  277        0.262        0.000                      0                  277        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.894        0.000                      0                  277        0.262        0.000                      0                  277        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/additional_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 2.245ns (32.090%)  route 4.751ns (67.910%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.625     5.146    a/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  a/count_reg[3]/Q
                         net (fo=35, routed)          0.819     6.421    a/Q[3]
    SLICE_X65Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.545 r  a/additional_count[13]_i_75/O
                         net (fo=1, routed)           0.000     6.545    a/additional_count[13]_i_75_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  a/additional_count_reg[13]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.095    a/additional_count_reg[13]_i_64_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  a/additional_count_reg[13]_i_59/O[3]
                         net (fo=1, routed)           0.881     8.290    a/additional_count_reg[13]_i_59_n_4
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.306     8.596 f  a/additional_count[13]_i_48/O
                         net (fo=1, routed)           0.663     9.259    a/additional_count[13]_i_48_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.383 r  a/additional_count[13]_i_32/O
                         net (fo=14, routed)          1.549    10.932    a/additional_count[13]_i_32_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  a/additional_count[5]_i_3/O
                         net (fo=1, routed)           0.405    11.461    a/additional_count[5]_i_3_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.585 r  a/additional_count[5]_i_2/O
                         net (fo=1, routed)           0.433    12.018    a/additional_count[5]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.142 r  a/additional_count[5]_i_1/O
                         net (fo=1, routed)           0.000    12.142    a/p_0_in[5]
    SLICE_X55Y19         FDRE                                         r  a/additional_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.441    14.782    a/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  a/additional_count_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    15.036    a/additional_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/additional_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.245ns (32.153%)  route 4.737ns (67.847%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.625     5.146    a/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  a/count_reg[3]/Q
                         net (fo=35, routed)          0.819     6.421    a/Q[3]
    SLICE_X65Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.545 r  a/additional_count[13]_i_75/O
                         net (fo=1, routed)           0.000     6.545    a/additional_count[13]_i_75_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  a/additional_count_reg[13]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.095    a/additional_count_reg[13]_i_64_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  a/additional_count_reg[13]_i_59/O[3]
                         net (fo=1, routed)           0.881     8.290    a/additional_count_reg[13]_i_59_n_4
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.306     8.596 f  a/additional_count[13]_i_48/O
                         net (fo=1, routed)           0.663     9.259    a/additional_count[13]_i_48_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.383 r  a/additional_count[13]_i_32/O
                         net (fo=14, routed)          1.594    10.976    a/additional_count[13]_i_32_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  a/additional_count[6]_i_3/O
                         net (fo=1, routed)           0.474    11.575    a/additional_count[6]_i_3_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.699 r  a/additional_count[6]_i_2/O
                         net (fo=1, routed)           0.306    12.005    a/additional_count[6]_i_2_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  a/additional_count[6]_i_1/O
                         net (fo=1, routed)           0.000    12.129    a/p_0_in[6]
    SLICE_X56Y19         FDRE                                         r  a/additional_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.442    14.783    a/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  a/additional_count_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.077    15.085    a/additional_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/additional_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 2.245ns (32.608%)  route 4.640ns (67.392%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.625     5.146    a/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  a/count_reg[3]/Q
                         net (fo=35, routed)          0.819     6.421    a/Q[3]
    SLICE_X65Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.545 r  a/additional_count[13]_i_75/O
                         net (fo=1, routed)           0.000     6.545    a/additional_count[13]_i_75_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  a/additional_count_reg[13]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.095    a/additional_count_reg[13]_i_64_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  a/additional_count_reg[13]_i_59/O[3]
                         net (fo=1, routed)           0.881     8.290    a/additional_count_reg[13]_i_59_n_4
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.306     8.596 f  a/additional_count[13]_i_48/O
                         net (fo=1, routed)           0.663     9.259    a/additional_count[13]_i_48_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.383 r  a/additional_count[13]_i_32/O
                         net (fo=14, routed)          1.357    10.739    a/additional_count[13]_i_32_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  a/additional_count[8]_i_9/O
                         net (fo=1, routed)           0.460    11.323    a/additional_count[8]_i_9_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.447 r  a/additional_count[8]_i_3/O
                         net (fo=1, routed)           0.460    11.907    a/additional_count[8]_i_3_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.031 r  a/additional_count[8]_i_1/O
                         net (fo=1, routed)           0.000    12.031    a/p_0_in[8]
    SLICE_X57Y19         FDRE                                         r  a/additional_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.442    14.783    a/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  a/additional_count_reg[8]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.029    15.037    a/additional_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 a/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 1.557ns (22.677%)  route 5.309ns (77.323%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    a/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  a/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  a/clk_count_reg[5]/Q
                         net (fo=4, routed)           1.065     6.610    a/clk_count_reg_n_0_[5]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.734 r  a/sw1_flag_i_10/O
                         net (fo=1, routed)           0.446     7.180    a/sw1_flag_i_10_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.304 r  a/sw1_flag_i_4/O
                         net (fo=2, routed)           0.665     7.969    a/sw1_flag_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  a/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.452     8.545    a/clk_count[0]_i_5_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.669 f  a/clk_count[0]_i_2/O
                         net (fo=2, routed)           0.739     9.408    a/clk_count[0]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.532 f  a/count[13]_i_4/O
                         net (fo=11, routed)          1.348    10.880    a/count[13]_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.154    11.034 r  a/count[13]_i_10/O
                         net (fo=4, routed)           0.595    11.628    a/count[13]_i_10_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.327    11.955 r  a/count[9]_i_1/O
                         net (fo=1, routed)           0.000    11.955    a/count[9]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  a/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    a/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  a/count_reg[9]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031    15.101    a/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 a/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 1.557ns (22.690%)  route 5.305ns (77.310%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    a/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  a/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  a/clk_count_reg[5]/Q
                         net (fo=4, routed)           1.065     6.610    a/clk_count_reg_n_0_[5]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.734 r  a/sw1_flag_i_10/O
                         net (fo=1, routed)           0.446     7.180    a/sw1_flag_i_10_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.304 r  a/sw1_flag_i_4/O
                         net (fo=2, routed)           0.665     7.969    a/sw1_flag_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  a/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.452     8.545    a/clk_count[0]_i_5_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.669 f  a/clk_count[0]_i_2/O
                         net (fo=2, routed)           0.739     9.408    a/clk_count[0]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.532 f  a/count[13]_i_4/O
                         net (fo=11, routed)          1.348    10.880    a/count[13]_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.154    11.034 r  a/count[13]_i_10/O
                         net (fo=4, routed)           0.591    11.624    a/count[13]_i_10_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.327    11.951 r  a/count[13]_i_2/O
                         net (fo=1, routed)           0.000    11.951    a/count[13]_i_2_n_0
    SLICE_X62Y23         FDRE                                         r  a/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.504    14.845    a/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  a/count_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.029    15.099    a/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/additional_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 2.245ns (33.520%)  route 4.452ns (66.480%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.625     5.146    a/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  a/count_reg[3]/Q
                         net (fo=35, routed)          0.819     6.421    a/Q[3]
    SLICE_X65Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.545 r  a/additional_count[13]_i_75/O
                         net (fo=1, routed)           0.000     6.545    a/additional_count[13]_i_75_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  a/additional_count_reg[13]_i_64/CO[3]
                         net (fo=1, routed)           0.000     7.095    a/additional_count_reg[13]_i_64_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  a/additional_count_reg[13]_i_59/O[3]
                         net (fo=1, routed)           0.881     8.290    a/additional_count_reg[13]_i_59_n_4
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.306     8.596 f  a/additional_count[13]_i_48/O
                         net (fo=1, routed)           0.663     9.259    a/additional_count[13]_i_48_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.124     9.383 r  a/additional_count[13]_i_32/O
                         net (fo=14, routed)          1.220    10.603    a/additional_count[13]_i_32_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  a/additional_count[11]_i_9/O
                         net (fo=1, routed)           0.433    11.160    a/additional_count[11]_i_9_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  a/additional_count[11]_i_3/O
                         net (fo=1, routed)           0.436    11.720    a/additional_count[11]_i_3_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.844 r  a/additional_count[11]_i_1/O
                         net (fo=1, routed)           0.000    11.844    a/p_0_in[11]
    SLICE_X57Y23         FDRE                                         r  a/additional_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.438    14.779    a/clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  a/additional_count_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.031    15.035    a/additional_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 a/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 1.557ns (22.941%)  route 5.230ns (77.059%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    a/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  a/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  a/clk_count_reg[5]/Q
                         net (fo=4, routed)           1.065     6.610    a/clk_count_reg_n_0_[5]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.734 r  a/sw1_flag_i_10/O
                         net (fo=1, routed)           0.446     7.180    a/sw1_flag_i_10_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.304 r  a/sw1_flag_i_4/O
                         net (fo=2, routed)           0.665     7.969    a/sw1_flag_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  a/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.452     8.545    a/clk_count[0]_i_5_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.669 f  a/clk_count[0]_i_2/O
                         net (fo=2, routed)           0.739     9.408    a/clk_count[0]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.532 f  a/count[13]_i_4/O
                         net (fo=11, routed)          1.348    10.880    a/count[13]_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.154    11.034 r  a/count[13]_i_10/O
                         net (fo=4, routed)           0.516    11.549    a/count[13]_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.327    11.876 r  a/count[8]_i_1/O
                         net (fo=1, routed)           0.000    11.876    a/count[8]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  a/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.505    14.846    a/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  a/count_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.032    15.103    a/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 a/additional_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/additional_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.150ns (31.797%)  route 4.612ns (68.203%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.626     5.147    a/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  a/additional_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  a/additional_count_reg[2]/Q
                         net (fo=7, routed)           1.095     6.699    a/additional_count_reg_n_0_[2]
    SLICE_X54Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.823 r  a/additional_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.823    a/additional_count2_carry_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.466 r  a/additional_count2_carry/O[3]
                         net (fo=2, routed)           1.009     8.475    a/additional_count2_carry_n_4
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.307     8.782 f  a/additional_count[13]_i_49/O
                         net (fo=1, routed)           0.434     9.216    a/additional_count[13]_i_49_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.340 f  a/additional_count[13]_i_33/O
                         net (fo=2, routed)           0.305     9.645    a/additional_count[13]_i_33_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.769 r  a/additional_count[12]_i_11/O
                         net (fo=13, routed)          0.744    10.513    a/additional_count[12]_i_11_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.637 r  a/additional_count[2]_i_3/O
                         net (fo=1, routed)           0.534    11.171    a/additional_count[2]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.295 r  a/additional_count[2]_i_2/O
                         net (fo=1, routed)           0.490    11.785    a/additional_count[2]_i_2_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.909 r  a/additional_count[2]_i_1/O
                         net (fo=1, routed)           0.000    11.909    a/p_0_in[2]
    SLICE_X58Y18         FDRE                                         r  a/additional_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.508    14.849    a/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  a/additional_count_reg[2]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X58Y18         FDRE (Setup_fdre_C_D)        0.031    15.143    a/additional_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 a/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 1.557ns (23.197%)  route 5.155ns (76.803%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.568     5.089    a/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  a/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  a/clk_count_reg[5]/Q
                         net (fo=4, routed)           1.065     6.610    a/clk_count_reg_n_0_[5]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.734 r  a/sw1_flag_i_10/O
                         net (fo=1, routed)           0.446     7.180    a/sw1_flag_i_10_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.304 r  a/sw1_flag_i_4/O
                         net (fo=2, routed)           0.665     7.969    a/sw1_flag_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.093 r  a/clk_count[0]_i_5/O
                         net (fo=1, routed)           0.452     8.545    a/clk_count[0]_i_5_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.669 f  a/clk_count[0]_i_2/O
                         net (fo=2, routed)           0.739     9.408    a/clk_count[0]_i_2_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.532 f  a/count[13]_i_4/O
                         net (fo=11, routed)          1.348    10.880    a/count[13]_i_4_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.154    11.034 r  a/count[13]_i_10/O
                         net (fo=4, routed)           0.441    11.474    a/count[13]_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.327    11.801 r  a/count[10]_i_1/O
                         net (fo=1, routed)           0.000    11.801    a/count[10]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  a/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.505    14.846    a/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  a/count_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.029    15.100    a/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 a/additional_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/additional_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 2.150ns (32.224%)  route 4.522ns (67.776%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.626     5.147    a/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  a/additional_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  a/additional_count_reg[2]/Q
                         net (fo=7, routed)           1.095     6.699    a/additional_count_reg_n_0_[2]
    SLICE_X54Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.823 r  a/additional_count2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.823    a/additional_count2_carry_i_3_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.466 r  a/additional_count2_carry/O[3]
                         net (fo=2, routed)           1.009     8.475    a/additional_count2_carry_n_4
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.307     8.782 f  a/additional_count[13]_i_49/O
                         net (fo=1, routed)           0.434     9.216    a/additional_count[13]_i_49_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.340 f  a/additional_count[13]_i_33/O
                         net (fo=2, routed)           0.305     9.645    a/additional_count[13]_i_33_n_0
    SLICE_X55Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.769 r  a/additional_count[12]_i_11/O
                         net (fo=13, routed)          0.654    10.423    a/additional_count[12]_i_11_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.547 r  a/additional_count[4]_i_12/O
                         net (fo=1, routed)           0.531    11.078    a/additional_count[4]_i_12_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  a/additional_count[4]_i_3/O
                         net (fo=1, routed)           0.493    11.695    a/additional_count[4]_i_3_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.819 r  a/additional_count[4]_i_1/O
                         net (fo=1, routed)           0.000    11.819    a/p_0_in[4]
    SLICE_X60Y19         FDRE                                         r  a/additional_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.507    14.848    a/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  a/additional_count_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDRE (Setup_fdre_C_D)        0.081    15.168    a/additional_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  3.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.591     1.474    div/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  div/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.782    div/counter[0]
    SLICE_X65Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    div/counter_0[0]
    SLICE_X65Y14         FDRE                                         r  div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.861     1.988    div/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  div/counter_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.091     1.565    div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 a/sw0_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/sw0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.471    a/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  a/sw0_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  a/sw0_flag_reg/Q
                         net (fo=3, routed)           0.174     1.809    a/sw0_flag_reg_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  a/sw0_flag_i_1/O
                         net (fo=1, routed)           0.000     1.854    a/sw0_flag_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  a/sw0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.983    a/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  a/sw0_flag_reg/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.120     1.591    a/sw0_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/slowClk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/slowClk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.586     1.469    div/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  div/slowClk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  div/slowClk1_reg/Q
                         net (fo=2, routed)           0.168     1.778    div/clock1hz
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  div/slowClk1_i_1/O
                         net (fo=1, routed)           0.000     1.823    div/slowClk1_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  div/slowClk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.855     1.982    div/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  div/slowClk1_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.091     1.560    div/slowClk1_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.445    div4/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  div4/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  div4/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    div4/counter_reg_n_0_[12]
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  div4/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.814    div4/counter0_carry__1_n_4
    SLICE_X55Y13         FDRE                                         r  div4/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.832     1.959    div4/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  div4/counter_reg[12]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    div4/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.445    div4/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  div4/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  div4/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.706    div4/counter_reg_n_0_[16]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  div4/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.814    div4/counter0_carry__2_n_4
    SLICE_X55Y14         FDRE                                         r  div4/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.832     1.959    div4/clk_IBUF_BUFG
    SLICE_X55Y14         FDRE                                         r  div4/counter_reg[16]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    div4/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.445    div4/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  div4/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  div4/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.706    div4/counter_reg_n_0_[20]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  div4/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.814    div4/counter0_carry__3_n_4
    SLICE_X55Y15         FDRE                                         r  div4/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.831     1.958    div4/clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  div4/counter_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    div4/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.561     1.444    div4/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  div4/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div4/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.705    div4/counter_reg_n_0_[24]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  div4/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.813    div4/counter0_carry__4_n_4
    SLICE_X55Y16         FDRE                                         r  div4/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.830     1.957    div4/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  div4/counter_reg[24]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    div4/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.564     1.447    div4/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  div4/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  div4/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.708    div4/counter_reg_n_0_[4]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  div4/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.816    div4/counter0_carry_n_4
    SLICE_X55Y11         FDRE                                         r  div4/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.835     1.962    div4/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  div4/counter_reg[4]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    div4/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div4/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div4/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.563     1.446    div4/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  div4/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div4/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.707    div4/counter_reg_n_0_[8]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  div4/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.815    div4/counter0_carry__0_n_4
    SLICE_X55Y12         FDRE                                         r  div4/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.833     1.960    div4/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  div4/counter_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    div4/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 a/clk_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/clk_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.563     1.446    a/clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  a/clk_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  a/clk_count_reg[28]/Q
                         net (fo=4, routed)           0.120     1.707    a/clk_count_reg_n_0_[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  a/clk_count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.815    a/data0[28]
    SLICE_X57Y16         FDRE                                         r  a/clk_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.830     1.957    a/clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  a/clk_count_reg[28]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.105     1.551    a/clk_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   a/additional_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   a/additional_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   a/additional_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   a/additional_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   a/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   a/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   a/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   a/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   a/clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   a/additional_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   a/additional_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   a/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   a/clk_count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   a/clk_count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   a/clk_count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   div4/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   div4/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   div4/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   div4/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   a/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   a/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   a/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   a/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   div/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   div/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   div3/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   div3/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   div3/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   div4/counter_reg[0]/C



