<!doctype html>
<head>
<meta charset="utf-8">
<title>PCIe Modeling Library</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<span></span>
<a href="quickstart.html">Quickstart</a>
</div>
<div class="path"></div>
<h1 id="pcie-modeling-library"><a href="#pcie-modeling-library">PCIe Modeling Library</a></h1>
<h2 id="supported-hardware-features"><a href="#supported-hardware-features">Supported Hardware Features</a></h2>
<p>Simics PCIe modeling library supports up to <strong>PCI Express Base
Specification Revision 5.0</strong>. Some of the features it supports with
little or no modeling effort are:</p>
<ul>
<li>Sending and receiving PCIe Messages</li>
<li>Upstream and downstream I/O and Memory operations</li>
<li>Legacy PCI Interrupts</li>
<li>Message Signalled Interrupts (MSI)</li>
<li>Message Signalled Interrupts X (MSI-X)</li>
<li>Resizable BARs (RBAR)</li>
<li>Virtual Function Resizable BARs (VFRBAR)</li>
<li>Single Root I/O Virtualization (SR-IOV)</li>
<li>Address Translation Service (ATS)</li>
</ul>
<h2 id="simics-pcie-abstraction"><a href="#simics-pcie-abstraction">Simics PCIe Abstraction</a></h2>
<p>PCIe is simulated in Simics on a functional level, which means that
models typically operate slightly above the Transaction Layer. Simics
does not simulate individual TLPs, it simulates relevant parts of the
TLP and conveys the information along the route to the target
destination.</p>
<p>A Transaction Layer Package (TLP) in PCIe comes in four different
types: Config, Memory, I/O, and Message. All of these are issued using
the <code>transaction_t</code> data structure. The various bits of information
required to complete an operation (PASID, RequesterID, etc.) are
attached to the <code>transaction_t</code> as <code>atoms</code>.</p>

<ul class="subsections">
<li>
<a href="quickstart.html">Quickstart</a>
</li>
<li>
<a href="high-level-design.html">High level design</a>
</li>
<li>
<a href="pcie-in-dml.html">PCIe in DML</a>
</li>
<li>
<a href="dml-template-reference.html">DML template reference</a>
</li>
</ul>
<div class="chain">
<span></span>
<a href="quickstart.html">Quickstart</a>
</div>