Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Sep  2 22:57:43 2019
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file zedboard_base_wrapper_timing_summary_routed.rpt -pb zedboard_base_wrapper_timing_summary_routed.pb -rpx zedboard_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zedboard_base_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                48652        0.030        0.000                      0                48652        1.750        0.000                       0                 15402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.113        0.000                      0                48652        0.030        0.000                      0                48652        1.750        0.000                       0                 15402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.682ns (29.813%)  route 3.960ns (70.187%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 8.674 - 6.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.734     3.028    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X70Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.419     3.447 f  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=16, routed)          0.774     4.221    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/gen_endpoint.w_state[1]
    SLICE_X68Y49         LUT4 (Prop_lut4_I2_O)        0.328     4.549 r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           0.968     5.517    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/s_axi_wvalid
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.355     5.872 r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.946     6.818    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.332     7.150 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum[first_offset][6]_i_2/O
                         net (fo=7, routed)           0.456     7.606    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/ingress_valid
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.730 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][userdata][7]_i_2/O
                         net (fo=28, routed)          0.816     8.546    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/active_pntr__0
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.670 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][userdata][4]_i_1/O
                         net (fo=1, routed)           0.000     8.670    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata]__0[4]
    SLICE_X46Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.494     8.674    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X46Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                         clock pessimism              0.129     8.802    
                         clock uncertainty           -0.097     8.706    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)        0.077     8.783    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][strb]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.682ns (29.952%)  route 3.934ns (70.048%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 8.674 - 6.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.734     3.028    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X70Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.419     3.447 f  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=16, routed)          0.774     4.221    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/gen_endpoint.w_state[1]
    SLICE_X68Y49         LUT4 (Prop_lut4_I2_O)        0.328     4.549 r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           0.968     5.517    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/s_axi_wvalid
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.355     5.872 r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.946     6.818    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.332     7.150 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum[first_offset][6]_i_2/O
                         net (fo=7, routed)           0.456     7.606    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/ingress_valid
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.730 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][userdata][7]_i_2/O
                         net (fo=28, routed)          0.789     8.520    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/active_pntr__0
    SLICE_X46Y46         LUT3 (Prop_lut3_I1_O)        0.124     8.644 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1/O
                         net (fo=1, routed)           0.000     8.644    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][strb]__0
    SLICE_X46Y46         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][strb]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.494     8.674    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X46Y46         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][strb]/C
                         clock pessimism              0.129     8.802    
                         clock uncertainty           -0.097     8.706    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)        0.079     8.785    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][strb]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.200ns (23.224%)  route 3.967ns (76.776%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 8.672 - 6.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.656     2.950    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X53Y5          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.840     4.246    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_state2
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[2]_i_2__1/O
                         net (fo=4, routed)           0.627     4.997    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_C7_fu_94_ap_ready
    SLICE_X49Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.121 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[1]_i_7/O
                         net (fo=1, routed)           0.149     5.270    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/grp_buffer_func1_C7_fu_94_ap_done
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[1]_i_3__0/O
                         net (fo=83, routed)          0.532     5.926    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_2_reg
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.050 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6/O
                         net (fo=1, routed)           0.821     6.871    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.995 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3/O
                         net (fo=2, routed)           0.446     7.440    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.553     8.117    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_6
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.492     8.672    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/C
                         clock pessimism              0.129     8.800    
                         clock uncertainty           -0.097     8.704    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.429     8.275    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.200ns (23.224%)  route 3.967ns (76.776%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 8.672 - 6.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.656     2.950    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X53Y5          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.840     4.246    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_state2
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[2]_i_2__1/O
                         net (fo=4, routed)           0.627     4.997    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_C7_fu_94_ap_ready
    SLICE_X49Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.121 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[1]_i_7/O
                         net (fo=1, routed)           0.149     5.270    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/grp_buffer_func1_C7_fu_94_ap_done
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[1]_i_3__0/O
                         net (fo=83, routed)          0.532     5.926    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_2_reg
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.050 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6/O
                         net (fo=1, routed)           0.821     6.871    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.995 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3/O
                         net (fo=2, routed)           0.446     7.440    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.553     8.117    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_6
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.492     8.672    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/C
                         clock pessimism              0.129     8.800    
                         clock uncertainty           -0.097     8.704    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.429     8.275    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_3_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.200ns (23.224%)  route 3.967ns (76.776%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 8.672 - 6.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.656     2.950    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X53Y5          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.840     4.246    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_state2
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[2]_i_2__1/O
                         net (fo=4, routed)           0.627     4.997    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_C7_fu_94_ap_ready
    SLICE_X49Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.121 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[1]_i_7/O
                         net (fo=1, routed)           0.149     5.270    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/grp_buffer_func1_C7_fu_94_ap_done
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[1]_i_3__0/O
                         net (fo=83, routed)          0.532     5.926    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_2_reg
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.050 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6/O
                         net (fo=1, routed)           0.821     6.871    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.995 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3/O
                         net (fo=2, routed)           0.446     7.440    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.553     8.117    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_6
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.492     8.672    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_3_reg/C
                         clock pessimism              0.129     8.800    
                         clock uncertainty           -0.097     8.704    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.429     8.275    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_3_reg
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.200ns (23.224%)  route 3.967ns (76.776%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 8.672 - 6.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.656     2.950    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X53Y5          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.840     4.246    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_state2
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[2]_i_2__1/O
                         net (fo=4, routed)           0.627     4.997    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_C7_fu_94_ap_ready
    SLICE_X49Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.121 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[1]_i_7/O
                         net (fo=1, routed)           0.149     5.270    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/grp_buffer_func1_C7_fu_94_ap_done
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[1]_i_3__0/O
                         net (fo=83, routed)          0.532     5.926    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_2_reg
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.050 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6/O
                         net (fo=1, routed)           0.821     6.871    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.995 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3/O
                         net (fo=2, routed)           0.446     7.440    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.553     8.117    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_6
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.492     8.672    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg/C
                         clock pessimism              0.129     8.800    
                         clock uncertainty           -0.097     8.704    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.429     8.275    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_D_mid_reg
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_7_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 1.200ns (23.224%)  route 3.967ns (76.776%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 8.672 - 6.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.656     2.950    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X53Y5          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.840     4.246    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_state2
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[2]_i_2__1/O
                         net (fo=4, routed)           0.627     4.997    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_C7_fu_94_ap_ready
    SLICE_X49Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.121 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[1]_i_7/O
                         net (fo=1, routed)           0.149     5.270    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/grp_buffer_func1_C7_fu_94_ap_done
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[1]_i_3__0/O
                         net (fo=83, routed)          0.532     5.926    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_2_reg
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.050 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6/O
                         net (fo=1, routed)           0.821     6.871    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.995 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3/O
                         net (fo=2, routed)           0.446     7.440    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.553     8.117    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_6
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.492     8.672    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X48Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_7_reg/C
                         clock pessimism              0.129     8.800    
                         clock uncertainty           -0.097     8.704    
    SLICE_X48Y7          FDRE (Setup_fdre_C_R)       -0.429     8.275    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_7_reg
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.674ns (29.713%)  route 3.960ns (70.287%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 8.674 - 6.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.734     3.028    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X70Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.419     3.447 f  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=16, routed)          0.774     4.221    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/gen_endpoint.w_state[1]
    SLICE_X68Y49         LUT4 (Prop_lut4_I2_O)        0.328     4.549 r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           0.968     5.517    zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/s_axi_wvalid
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.355     5.872 r  zedboard_base_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.946     6.818    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.332     7.150 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum[first_offset][6]_i_2/O
                         net (fo=7, routed)           0.456     7.606    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/ingress_valid
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124     7.730 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][userdata][7]_i_2/O
                         net (fo=28, routed)          0.816     8.546    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/active_pntr__0
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.116     8.662 r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][userdata][5]_i_1/O
                         net (fo=1, routed)           0.000     8.662    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata]__0[5]
    SLICE_X46Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.494     8.674    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X46Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][5]/C
                         clock pessimism              0.129     8.802    
                         clock uncertainty           -0.097     8.706    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)        0.118     8.824    zedboard_base_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][5]
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.200ns (23.244%)  route 3.963ns (76.756%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 8.672 - 6.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.656     2.950    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X53Y5          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.840     4.246    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_state2
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[2]_i_2__1/O
                         net (fo=4, routed)           0.627     4.997    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_C7_fu_94_ap_ready
    SLICE_X49Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.121 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[1]_i_7/O
                         net (fo=1, routed)           0.149     5.270    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/grp_buffer_func1_C7_fu_94_ap_done
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[1]_i_3__0/O
                         net (fo=83, routed)          0.532     5.926    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_2_reg
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.050 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6/O
                         net (fo=1, routed)           0.821     6.871    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.995 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3/O
                         net (fo=2, routed)           0.446     7.440    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.548     8.113    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_6
    SLICE_X49Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.492     8.672    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X49Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/C
                         clock pessimism              0.129     8.800    
                         clock uncertainty           -0.097     8.704    
    SLICE_X49Y7          FDRE (Setup_fdre_C_R)       -0.429     8.275    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.200ns (23.244%)  route 3.963ns (76.756%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 8.672 - 6.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.656     2.950    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X53Y5          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.840     4.246    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm_state2
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.370 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[2]_i_2__1/O
                         net (fo=4, routed)           0.627     4.997    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/grp_buffer_func1_C7_fu_94_ap_ready
    SLICE_X49Y9          LUT3 (Prop_lut3_I2_O)        0.124     5.121 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_CS_fsm[1]_i_7/O
                         net (fo=1, routed)           0.149     5.270    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/grp_buffer_func1_C7_fu_94_ap_done
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[1]_i_3__0/O
                         net (fo=83, routed)          0.532     5.926    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_2_reg
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.050 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6/O
                         net (fo=1, routed)           0.821     6.871    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_6_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.995 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3/O
                         net (fo=2, routed)           0.446     7.440    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_3_n_4
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.564 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.548     8.113    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_6
    SLICE_X49Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       1.492     8.672    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X49Y7          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg/C
                         clock pessimism              0.129     8.800    
                         clock uncertainty           -0.097     8.704    
    SLICE_X49Y7          FDRE (Setup_fdre_C_R)       -0.429     8.275    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/D_input_AXI_addr_rea_reg_1480_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.373%)  route 0.247ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.556     0.891    zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/ap_clk
    SLICE_X33Y19         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/D_input_AXI_addr_rea_reg_1480_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/D_input_AXI_addr_rea_reg_1480_reg[7]/Q
                         net (fo=1, routed)           0.247     1.279    zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/D_input_AXI_addr_rea_reg_1480_reg[31][7]
    RAMB36_X2Y2          RAMB36E1                                     r  zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.867     1.233    zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.953    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.249    zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/D_input_AXI_addr_rea_reg_1480_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.222%)  route 0.248ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.556     0.891    zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/ap_clk
    SLICE_X33Y19         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/D_input_AXI_addr_rea_reg_1480_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/D_input_AXI_addr_rea_reg_1480_reg[15]/Q
                         net (fo=1, routed)           0.248     1.281    zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/D_input_AXI_addr_rea_reg_1480_reg[31][15]
    RAMB36_X2Y2          RAMB36E1                                     r  zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.867     1.233    zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ap_clk
    RAMB36_X2Y2          RAMB36E1                                     r  zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.280     0.953    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.249    zedboard_base_i/kernel_2mm_wrapper_0/inst/D_U/kernel_2mm_wrappeyd2_memcore_U/kernel_2mm_wrappeyd2_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_cast_reg_381_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_28_reg_386_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.558     0.894    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X52Y3          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_cast_reg_381_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_cast_reg_381_reg[2]/Q
                         net (fo=1, routed)           0.228     1.262    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_cast_reg_381_reg[2]
    SLICE_X47Y4          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_28_reg_386_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.829     1.195    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/ap_clk
    SLICE_X47Y4          FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_28_reg_386_reg[2]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X47Y4          FDRE (Hold_fdre_C_D)         0.070     1.230    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_buffer_func1_C7_fu_94/tmp_28_reg_386_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.594     0.929    zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X15Y11         FDRE                                         r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.126    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X14Y11         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.863     1.229    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X14Y11         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.286     0.942    
    SLICE_X14Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.593     0.929    zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X15Y12         FDRE                                         r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.056     1.125    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X14Y12         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.861     1.227    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X14Y12         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X14Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.587     0.923    zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X15Y20         FDRE                                         r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.119    zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X14Y20         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.854     1.220    zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X14Y20         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X14Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.083    zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.563     0.899    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y41         FDRE                                         r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.095    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X32Y41         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.829     1.195    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X32Y41         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.283     0.912    
    SLICE_X32Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    zedboard_base_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[4].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.582     0.918    zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[4].inst_opipe_payld/aclk
    SLICE_X21Y25         FDRE                                         r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[4].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[4].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.114    zedboard_base_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X20Y25         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.848     1.214    zedboard_base_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X20Y25         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.283     0.931    
    SLICE_X20Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.077    zedboard_base_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.588     0.924    zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X31Y38         FDRE                                         r  zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  zedboard_base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1081]/Q
                         net (fo=1, routed)           0.056     1.120    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA0
    SLICE_X30Y38         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.856     1.222    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X30Y38         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.286     0.937    
    SLICE_X30Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X17Y16         FDRE                                         r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]/Q
                         net (fo=1, routed)           0.056     1.122    zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X16Y16         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15403, routed)       0.858     1.224    zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X16Y16         RAMD32                                       r  zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X16Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    zedboard_base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X0Y2    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X2Y3    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X2Y0    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X3Y5    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X4Y4    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X3Y2    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X3Y8    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X4Y7    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X3Y11   zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X2Y6    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X50Y69  zedboard_base_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y37  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y37  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y33  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X20Y36  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X20Y36  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK



