# do q2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/martin/coding/ift1227/devoir2/q2/detecteur.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:52:51 on Mar 01,2024
# vcom -reportprogress 300 -93 -work work /home/martin/coding/ift1227/devoir2/q2/detecteur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity detecteur
# -- Compiling architecture synth of detecteur
# End time: 11:52:51 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/martin/coding/ift1227/devoir2/q2/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:52:51 on Mar 01,2024
# vcom -reportprogress 300 -93 -work work /home/martin/coding/ift1227/devoir2/q2/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture sim of testbench
# End time: 11:52:51 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:52:51 on Mar 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(sim)
# Loading work.detecteur(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: 0 failed
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# ** Error: 01 failed
#    Time: 40 ns  Iteration: 0  Instance: /testbench
# ** Error: 010 failed
#    Time: 60 ns  Iteration: 0  Instance: /testbench
# ** Error: 0101 failed
#    Time: 80 ns  Iteration: 0  Instance: /testbench
# ** Error: 01011 failed
#    Time: 100 ns  Iteration: 0  Instance: /testbench
# ** Error: 0101101 failed
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# ** Error: 01011011 failed
#    Time: 160 ns  Iteration: 0  Instance: /testbench
# ** Error: reset failed
#    Time: 190 ns  Iteration: 0  Instance: /testbench
# 
# stdin: <EOF>
run
run -all
rn
# invalid command name "rn"
run
# End time: 11:55:22 on Mar 01,2024, Elapsed time: 0:02:31
# Errors: 8, Warnings: 0
