\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structPWR__TypeDef}{}\label{structPWR__TypeDef}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_aad73b4746976ca75f784db4062482f07}{CR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a89623ee198737b29dc0a803310605a83}{SR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a64a95891ad3e904dd5548112539c1c98}{SCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a0bbbf567fcfbb44116c5ae184dca8b58}{CR5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_aeead890c47f378dffcb852b99d303ee6}{PUCRA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a2676bf9a592b8a6befd85ae98ea597b0}{PDCRA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_ab72f8959a6bd611677cd4afbe9cf07d9}{PUCRB}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a1bc6c88bc9f84bd8b0f527cb86bfabe0}{PDCRB}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a5c4eba2c90ea7bf1ceb653301a77e8bf}{PUCRC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a8b419b22309c807ea4e6f1121c1afc12}{PDCRC}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a9d4fec652de15d2b4ea87fa1b80ec82c}{RESERVED0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a83c60692b67555ed20c6ea990698242e}{PUCRH}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a331f512e0a904c7e356e9ab2a7c1769f}{PDCRH}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a005fc2236e87de1efbef0fbd506ab5a1}{RESERVED1}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_aacce4e99fd4d45862a1f81251abf9457}{C2\+CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_aac08e044942a48e01334e4fa5e56bba3}{C2\+CR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a5307ccc16bd5ea41c2d7ee3821588e28}{EXTSCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_af02167f064f76326d181f4456aa92647}{SECCFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a01da8362dc3687f77323c3e64734d21f}{SUBGHZSPICR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structPWR__TypeDef_aba7e25109836cea76da27f3aeed47c4a}{RSSCMDR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00623}{623}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structPWR__TypeDef_aacce4e99fd4d45862a1f81251abf9457}\label{structPWR__TypeDef_aacce4e99fd4d45862a1f81251abf9457} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!C2CR1@{C2CR1}}
\index{C2CR1@{C2CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2CR1}{C2CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+CR1}

PWR Power Control Register 1 for CPU2, Address offset\+: 0x80 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00643}{643}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_aac08e044942a48e01334e4fa5e56bba3}\label{structPWR__TypeDef_aac08e044942a48e01334e4fa5e56bba3} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!C2CR3@{C2CR3}}
\index{C2CR3@{C2CR3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2CR3}{C2CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+CR3}

PWR Power Control Register 3 for CPU2, Address offset\+: 0x84 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00644}{644}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_ab0ec7102960640751d44e92ddac994f0}\label{structPWR__TypeDef_ab0ec7102960640751d44e92ddac994f0} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

PWR Power Control Register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00625}{625}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_afdfa307571967afb1d97943e982b6586}\label{structPWR__TypeDef_afdfa307571967afb1d97943e982b6586} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

PWR Power Control Register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00626}{626}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1}\label{structPWR__TypeDef_add5b8e29a64c55dcd65ca4201118e9d1} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR3}

PWR Power Control Register 3, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00627}{627}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_aad73b4746976ca75f784db4062482f07}\label{structPWR__TypeDef_aad73b4746976ca75f784db4062482f07} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR4@{CR4}}
\index{CR4@{CR4}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR4}{CR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR4}

PWR Power Control Register 4, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00628}{628}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a0bbbf567fcfbb44116c5ae184dca8b58}\label{structPWR__TypeDef_a0bbbf567fcfbb44116c5ae184dca8b58} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR5@{CR5}}
\index{CR5@{CR5}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR5}{CR5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR5}

PWR Power Control Register 5, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00632}{632}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a5307ccc16bd5ea41c2d7ee3821588e28}\label{structPWR__TypeDef_a5307ccc16bd5ea41c2d7ee3821588e28} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!EXTSCR@{EXTSCR}}
\index{EXTSCR@{EXTSCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTSCR}{EXTSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTSCR}

PWR Power Status Reset Register for CPU2, Address offset\+: 0x88 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00645}{645}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a2676bf9a592b8a6befd85ae98ea597b0}\label{structPWR__TypeDef_a2676bf9a592b8a6befd85ae98ea597b0} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRA@{PDCRA}}
\index{PDCRA@{PDCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRA}{PDCRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDCRA}

PWR Pull-\/\+Down Control Register of port A, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00634}{634}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a1bc6c88bc9f84bd8b0f527cb86bfabe0}\label{structPWR__TypeDef_a1bc6c88bc9f84bd8b0f527cb86bfabe0} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRB@{PDCRB}}
\index{PDCRB@{PDCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRB}{PDCRB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDCRB}

PWR Pull-\/\+Down Control Register of port B, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00636}{636}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a8b419b22309c807ea4e6f1121c1afc12}\label{structPWR__TypeDef_a8b419b22309c807ea4e6f1121c1afc12} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRC@{PDCRC}}
\index{PDCRC@{PDCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRC}{PDCRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDCRC}

PWR Pull-\/\+Down Control Register of port C, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00638}{638}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a331f512e0a904c7e356e9ab2a7c1769f}\label{structPWR__TypeDef_a331f512e0a904c7e356e9ab2a7c1769f} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRH@{PDCRH}}
\index{PDCRH@{PDCRH}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRH}{PDCRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDCRH}

PWR Pull-\/\+Down Control Register of port H, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00641}{641}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_aeead890c47f378dffcb852b99d303ee6}\label{structPWR__TypeDef_aeead890c47f378dffcb852b99d303ee6} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRA@{PUCRA}}
\index{PUCRA@{PUCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRA}{PUCRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUCRA}

PWR Pull-\/\+Up Control Register of port A, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00633}{633}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_ab72f8959a6bd611677cd4afbe9cf07d9}\label{structPWR__TypeDef_ab72f8959a6bd611677cd4afbe9cf07d9} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRB@{PUCRB}}
\index{PUCRB@{PUCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRB}{PUCRB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUCRB}

PWR Pull-\/\+Up Control Register of port B, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00635}{635}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a5c4eba2c90ea7bf1ceb653301a77e8bf}\label{structPWR__TypeDef_a5c4eba2c90ea7bf1ceb653301a77e8bf} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRC@{PUCRC}}
\index{PUCRC@{PUCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRC}{PUCRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUCRC}

PWR Pull-\/\+Up Control Register of port C, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00637}{637}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a83c60692b67555ed20c6ea990698242e}\label{structPWR__TypeDef_a83c60692b67555ed20c6ea990698242e} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRH@{PUCRH}}
\index{PUCRH@{PUCRH}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRH}{PUCRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUCRH}

PWR Pull-\/\+Up Control Register of port H, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00640}{640}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a9d4fec652de15d2b4ea87fa1b80ec82c}\label{structPWR__TypeDef_a9d4fec652de15d2b4ea87fa1b80ec82c} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}8\mbox{]}}

Reserved, Address offset\+: 0x38-\/0x54 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00639}{639}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a005fc2236e87de1efbef0fbd506ab5a1}\label{structPWR__TypeDef_a005fc2236e87de1efbef0fbd506ab5a1} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}8\mbox{]}}

Reserved, Address offset\+: 0x60-\/0x7C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00642}{642}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}\label{structPWR__TypeDef_a4c9b972a304c0e08ca27cbe57627c496} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x94 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00648}{648}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_aba7e25109836cea76da27f3aeed47c4a}\label{structPWR__TypeDef_aba7e25109836cea76da27f3aeed47c4a} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!RSSCMDR@{RSSCMDR}}
\index{RSSCMDR@{RSSCMDR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RSSCMDR}{RSSCMDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RSSCMDR}

PWR RSS Command Register, Address offset\+: 0x98 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00649}{649}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a64a95891ad3e904dd5548112539c1c98}\label{structPWR__TypeDef_a64a95891ad3e904dd5548112539c1c98} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCR}

PWR Power Status Reset Register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00631}{631}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_af02167f064f76326d181f4456aa92647}\label{structPWR__TypeDef_af02167f064f76326d181f4456aa92647} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SECCFGR@{SECCFGR}}
\index{SECCFGR@{SECCFGR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SECCFGR}{SECCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SECCFGR}

PWR Security Configuration Register, Address offset\+: 0x8C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00646}{646}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9}\label{structPWR__TypeDef_acefca4fd83c4b7846ae6d3cfe7bb8df9} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR1}

PWR Power Status Register 1, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00629}{629}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a89623ee198737b29dc0a803310605a83}\label{structPWR__TypeDef_a89623ee198737b29dc0a803310605a83} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR2}

PWR Power Status Register 2, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00630}{630}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structPWR__TypeDef_a01da8362dc3687f77323c3e64734d21f}\label{structPWR__TypeDef_a01da8362dc3687f77323c3e64734d21f} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!SUBGHZSPICR@{SUBGHZSPICR}}
\index{SUBGHZSPICR@{SUBGHZSPICR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SUBGHZSPICR}{SUBGHZSPICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SUBGHZSPICR}

PWR SUBGHZSPI Control Register, Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00647}{647}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
