// Seed: 169775781
module module_0 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3
);
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input wire id_2,
    input wire id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7,
    output tri0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    output tri id_11,
    input wire id_12,
    input wor id_13
);
  initial begin : LABEL_0
    id_1 <= -1;
  end
  assign id_0 = id_7;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_7
  );
  wor  id_15 = 1 + -1 == id_3;
  tri0 id_16 = -1;
endmodule
