"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[1288],{2073(e,n,t){t.d(n,{A:()=>a});var i=t(6540);const a=function({pdfLink:e,pdfSize:n,title:t,description:a}){if(!e)return null;const r=e.startsWith("http"),o=(e=>{if(!e)return null;try{const n=new URL(e,r?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return i.createElement("div",{className:"pdf-download-card"},i.createElement("div",{className:"pdf-download-card__header"},i.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),i.createElement("div",{className:"pdf-download-card__title"},i.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&i.createElement("p",{className:"pdf-download-card__doc-title"},t))),i.createElement("div",{className:"pdf-download-card__info"},i.createElement("div",{className:"pdf-download-card__meta"},i.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),i.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),a&&i.createElement("div",{className:"pdf-download-card__description"},a),r&&i.createElement("div",{className:"pdf-download-card__notice"},i.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),i.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),i.createElement("div",{className:"pdf-download-card__actions"},i.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:r?void 0:o,target:r?"_blank":void 0,rel:r?"noopener noreferrer":void 0},i.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),r&&i.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},i.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>d,yg:()=>u});var i=t(6540);function a(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function r(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);n&&(i=i.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,i)}return t}function o(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?r(Object(t),!0).forEach(function(n){a(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):r(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,i,a=function(e,n){if(null==e)return{};var t,i,a={},r=Object.keys(e);for(i=0;i<r.length;i++)t=r[i],n.indexOf(t)>=0||(a[t]=e[t]);return a}(e,n);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(i=0;i<r.length;i++)t=r[i],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(a[t]=e[t])}return a}var l=i.createContext({}),c=function(e){var n=i.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):o(o({},n),e)),t},d=function(e){var n=c(e.components);return i.createElement(l.Provider,{value:n},e.children)},h={inlineCode:"code",wrapper:function(e){var n=e.children;return i.createElement(i.Fragment,{},n)}},m=i.forwardRef(function(e,n){var t=e.components,a=e.mdxType,r=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),m=c(t),u=a,f=m["".concat(l,".").concat(u)]||m[u]||h[u]||r;return t?i.createElement(f,o(o({ref:n},d),{},{components:t})):i.createElement(f,o({ref:n},d))});function u(e,n){var t=arguments,a=n&&n.mdxType;if("string"==typeof e||a){var r=t.length,o=new Array(r);o[0]=m;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:a,o[1]=s;for(var c=2;c<r;c++)o[c]=t[c];return i.createElement.apply(null,o)}return i.createElement.apply(null,t)}m.displayName="MDXCreateElement"},8162(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>o,default:()=>h,frontMatter:()=>r,metadata:()=>s,toc:()=>c});var i=t(8168),a=(t(6540),t(5680));t(2073);const r={title:"M1-0305 - \xa9 SEMI 1978, 2005...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"M1-0305 - \xa9 SEMI 1978, 2005...",sidebar_position:980,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-098.pdf",chapter:98,page_count:50}},o=void 0,s={unversionedId:"standards/semi/semi-chapter-098",id:"standards/semi/semi-chapter-098",title:"M1-0305 - \xa9 SEMI 1978, 2005...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-098.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-098",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-098",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-098.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:980,frontMatter:{title:"M1-0305 - \xa9 SEMI 1978, 2005...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"M1-0305 - \xa9 SEMI 1978, 2005...",sidebar_position:980,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-098.pdf",chapter:98,page_count:50}},sidebar:"standardsSidebar",previous:{title:"G76-0299 - \xa9 SEMI 1999 7...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-130"},next:{title:"M6-1000 - \xa9 SEMI 1981, 20006...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-099"}},l={},c=[],d={toc:c};function h({components:e,...n}){return(0,a.yg)("wrapper",(0,i.A)({},d,n,{components:e,mdxType:"MDXLayout"}),(0,a.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/098.pdf"\npdfSize="0.75MB"\ntitle="M1-0305 - \xa9 SEMI 1978, 2005..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,a.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 27\nTable 6  Dimensional Characteristics of 150 mm Polished Monocrystalline Silicon Wafers with Secondary\nFlat\n#1"),(0,a.yg)("p",null,"Previous SEMI Reference:SEMI M1.8\nWafer Category:1.8.1 1.8.2\nProperty 150 mm Wafers\n#2"),(0,a.yg)("p",null,"2-6.1    Diameter\n150. 00 \xb1 0.20 mm\n2-6.2    Primary    Flat    Length\n57. 5 \xb1 2.5 mm\n2-6.3    Primary Flat Orientation\n#3\n{110} \xb1 1\xb0\n2-6.4    Secondary    Flat    Length\n37. 5 \xb1 2.5 mm\n2-6.5    Secondary    Flat    Location (See Figure 4)\n{111}   p-type\n{100}   p-type\n{111}   n-type\n{100}   n-type"),(0,a.yg)("p",null,"No secondary flat\n90\xb0 \xb1 5\xb0 clockwise from primary flat (\n\u03b8  = 180\xb0 \xb1 5\xb0)\n45\xb0 \xb1 5\xb0 clockwise from primary flat (\n\u03b8  = 225\xb0 \xb1 5\xb0)\n135\xb0 \xb1 5\xb0 clockwise from primary flat (\n\u03b8 = 135\xb0 \xb1 5\xb0)\n2-6.6    Edge Profile Coordinate,\nC\ny"),(0,a.yg)("p",null,"T/3 Template (See Table 3)\n225 \u03bcm\nT/4 Template (See Table 3)\n169 \u03bcm\n2-6.7    Thickness, Center Point\n675 \xb1 20 \u03bcm\n2-6.8    Total Thickness Variation, Max.\n10 \u03bcm\n2-6.9     Bow, Max.\n60 \u03bcm\n2-6.10  Warp,  Max.\n60 \u03bcm\n2-5.7    Edge Surface Condition Supplier-customer agreement\n#4\n#1\nNote that these specifications were originated in the United States.  Care should be taken in applying this configuration to specific applications\n(see \xb66.6.3).\n#2\nFor referee purposes, metric (SI) units apply.  To ensure that product shipped is within specification, any conversion to U.S. Customary\nequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum values\nare rounded-down to ensure that the equivalent range is always inside the referee range.  If U.S. Customary equivalents are used for incoming\ninspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within the\nspecification when measured by the referee system of units.  CAUTION: The significance of the rightmost digit may vary, depending on the\nquantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used to\nconstruct appropriate guard bands.\n#3\nFor         )111( wafers, the),011(),101(, and )011( planes are the equivalent, allowable (110) planes.  For (100) wafers, the allowable equivalent\n)110( planes are\n),101(         ),011( ),110( and ).110(\n#4\nIf  specified  as  polished,  this  term  is  meant  to  imply  a  surface  condition  and  not  a  particular  processing  technique.    If  desired,  a  quantitative\nmeasure of surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength)\nrange.  Because a standardized test method has not yet been developed for this metric, both values and test procedures, including sampling plan\nand detrending procedures, shall be agreed upon between supplier and customer."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 28\nTable 7  Dimensional Characteristics of 100 mm and 125 mm Polished Monocrystalline Silicon Wafers\nwithout Secondary Flat\n#1"),(0,a.yg)("p",null,"Previous SEMI Reference: SEMI M1.11 SEMI M1.12\nWafer Category: 1.11 1.12\nProperty\n100 mm Wafers without secondary flat\n(t=525\n\u03bcm)\n#2"),(0,a.yg)("p",null,"125 mm Wafers without secondary flat\n(t=625\u03bcm)\n#2"),(0,a.yg)("p",null,"2-6.1    Diameter\n100. 00 \xb1 0.20 mm. 125.00 \xb1 0.20 mm\n2-6.2    Primary    Flat    Length\n32. 5 \xb1 2.5 mm 42.5 \xb1 2.5 mm\n2-6.3    Primary Flat Orientation\n#3\n{110} \xb1 1\xb0\n2-6.5    Secondary    Flat    Location                                                                          No                                                                          secondary                                                                          flat\n2-6.6    Edge Profile Coordinate, C\ny"),(0,a.yg)("p",null,"(T/3 Template, see Table 3)\n175 \u03bcm                                                       208                                                       \u03bcm\n2-6.7    Thickness, Center Point\n525 \xb1 15 \u03bcm.                                              625                                              \xb1 15 \u03bcm\n2-6.8    Total Thickness Variation, Max.\n10 \u03bcm\n2-6.9    Bow,    Max.\n40 \u03bcm\n2-6.10  Warp,  Max.\n40 \u03bcm\n#1\nNote that these specifications were originated in Japan.  They are equivalent to the specifications for wafers of the same nominal diameter in\nJEITA EM-3602.  Care should be taken in applying this configuration to specific applications (see \xb66.6.3).\n#2\nFor referee purposes, metric (SI) units apply.  To ensure that product shipped is within specification, any conversion to U.S. Customary\nequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum values\nare rounded-down to ensure that the equivalent range is always inside the referee range.  If U.S. Customary equivalents are used for incoming\ninspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within the\nspecification when measured by the referee system of units.  CAUTION: The significance of the rightmost digit may vary, depending on the\nquantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used to\nconstruct appropriate guard bands.\n#3\nFor         )111( wafers, the\n),011(),101(\nand\n)011(\nplanes are the equivalent, allowable (110) planes.  For (100) wafers, the allowable equivalent\n)110( planes are\n),101(),011(),110( and ).110("),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 29\nTable 8  Dimensional Characteristics of 150 mm and 200 mm Polished Monocrystalline Silicon Wafers\nwithout Secondary Flat\n#1"),(0,a.yg)("p",null,"Previous SEMI Reference: SEMI M1.13 SEMI M1.10\nWafer Category: 1.13.1                        1.13.2                        1.10.1                        1.10.2\nProperty\n150 mm Wafers without secondary flat\n(t=625\n\u03bcm)\n#2\n200 mm Wafers flatted, without\nsecondary flat\n#2"),(0,a.yg)("p",null,"2-6.1    Diameter\n150. 00 \xb1 0.20 mm 200.00 \xb1 0.20 mm\nPrimary Flat Length\n47. 5 \xb1 2.5 mm\nNot applicable 2-6.2\nFlat Diameter Not applicable\n195. 50 \xb1 0.20 mm\n2-6.3    Primary Flat Orientation\n#3"),(0,a.yg)("p",null,"{110} \xb1 1\xb0\n2-6.5    Secondary    Flat    Location                                                                          No                                                                          secondary                                                                          flat\n2-6.6    Edge Profile Coordinate,\nC\ny\n(see Table 3)\nT/3 Template\n208 \u03bcm\nT/4 Template\n156 \u03bcm\nT/3 Template\n242 \u03bcm\nT/4 Template\n181 \u03bcm\n2-6.7    Thickness, Center Point\n625 \xb1 15 \u03bcm                                               675                                               \xb1 15 \u03bcm\n2-6.8    Total Thickness Variation, Max.\n10 \u03bcm\n2-6.9    Bow,    Max.\n60 \u03bcm                                                         65                                                         \u03bcm\n2-6.10  Warp,  Max.\n60 \u03bcm                                                         75                                                         \u03bcm\n2-5.7    Edge Surface Condition Not specified                                Supplier-customer                                agreement\n#4\n#1\nNote that these specifications were originated in Japan.  They are equivalent to the specifications for wafers of the same nominal diameter in\nJEITA EM-3602.  Care should be taken in applying this configuration to specific applications (see \xb66.6.3).\n#2\nFor referee purposes, metric (SI) units apply.  To ensure that product shipped is within specification, any conversion to U.S. Customary\nequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum values\nare rounded-down to ensure that the equivalent range is always inside the referee range.  If U.S. Customary equivalents are used for incoming\ninspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within the\nspecification when measured by the referee system of units.  CAUTION: The significance of the rightmost digit may vary, depending on the\nquantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used to\nconstruct appropriate guard bands.\n#3\nFor )111( wafers, the),011(),101( and )011( planes are the equivalent, allowable (110) planes.  For (100) wafers, the allowable equivalent\n)110( planes are\n),101(),011(),110( and ).110(\n#4\nIf specified as polished, this term is meant to imply a surface condition and not a particular processing technique.  If desired, a quantitative\nmeasure of surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength)\nrange.  Because a standardized test method has not yet been developed for this metric, both values and test procedures, including sampling plan\nand detrending procedures, shall be agreed upon between supplier and customer."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 30\nTable 9  Dimensional Characteristics and Wafer ID Marking Requirements for Notched 200 mm and 300 mm\nPolished Monocrystalline Silicon Wafers\n#1"),(0,a.yg)("p",null,"Previous SEMI Reference: SEMI M1.9 SEMI M1.15\nWafer                                          Category:                                          1.9.1                                          1.9.2                                          1.15\nProperty 200 mm Wafers (Notched)\n#2\n300 mm Wafers\n(Notched)\n#2"),(0,a.yg)("p",null,"2-6.1    Diameter\n200. 00 \xb1 0.20 mm. 300.00 \xb1 0.20 mm\n2-6.2    Notch Dimensions (See Figure 5)\nDepth\nAngle"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"00 mm +0.25 mm \u22120.00 mm\n90\xb0 +5\xb0 \u22121\xb0\n2-6.3    Orientation of Notch Axis\n#3\n<110> \xb1 1\xb0\n2-6.5    Secondary Fiducial Location                                                                 No                                                                 secondary                                                                 fiducial\n2-6.6    Edge Profile Coordinate,\nC\ny\n(see Table 3)\nT/3 Template\n242 \u03bcm\nT/4 Template\n181 \u03bcm\nT/4 Template\n194 \u03bcm\n2-6.7    Thickness, Center Point\n725 \xb1 20 \u03bcm.                                             775                                             \xb1 20 \u03bcm\n2-6.8    Total Thickness Variation, Max.\n10 \u03bcm                                                      10                                                      \u03bcm\n#4\n2-6.9    Bow,    Max.\n65 \u03bcm\nNot specified\n2-6.10  Warp,  Max.\n75 \u03bcm                                                     100                                                     \u03bcm\n#5\n2-5.1    Wafer ID Marking Supplier-customer agreement SEMI T7 mark with\noptional A/N mark (See\n\xb66.5.1.4)\n2-5.7    Edge Surface Condition")),(0,a.yg)("p",null,"Supplier-customer agreement\n#6\nPolished\n#6"),(0,a.yg)("p",null,"2-9.8    Back Surface Brightness (Gloss) Not specified 0.80\n#6,#7\n#1\nNote that these specifications were originated in the United States.  Care should be taken in applying this configuration to specific applications\n(see \xb66.6.3).  The specification for 300 mm wafers is essentially equivalent to the specification for wafers of this diameter in JEITA EM-3602.\n#2\nFor referee purposes, metric (SI) units apply.  To ensure that product shipped is within specification, any conversion to U.S. Customary\nequivalents should be done following the maximum-minimum convention in which the minimum values are rounded-up and the maximum values\nare rounded-down to ensure that the equivalent range is always inside the referee range.  If U.S. Customary equivalents are used for incoming\ninspection, minimum values should be rounded-down and maximum values rounded-up to avoid rejection of material that is within the\nspecification when measured by the referee system of units.  CAUTION: The significance of the rightmost digit may vary, depending on the\nquantity being measured and the precision of the test procedure. Refer to the relevant test method for precision data which can be used to\nconstruct appropriate guard bands.\n#3\nFor 200 mm)111(wafers, the],011[],101","[, and ]","011","[ axes are the equivalent, allowable <110> axees.  For (100) wafers, the allowable\nequivalent <110> axes are\n]",",101","[\n]",",011","[\n]",",110","[\nand\n]",".110["),(0,a.yg)("p",null,"#4\nFull wafer scan as described in SEMI MF1530.\n#5\nWarp corrected for gravitational effects.  However, warp is not an adequate wafer shape specification for all applications.\n#6\nIf specified as polished, this term is meant to imply a surface condition and not a particular processing technique.  If desired, a quantitative\nmeasure of surface finish may optionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength)\nrange.  Because a standardized test method has not yet been developed for this metric, both values and test procedures, including sampling plan\nand detrending procedures, shall be agreed upon between supplier and customer.\n#7\nGloss as measured in accordance with ASTM Test Method D 523 or JIS Z 8741 with visible illumination at a 60\xb0 angle of incidence referenced\nto a mirror polished silicon wafer front surface.  This metric may not describe the back surface finish adequately to establish detectability of small\nlocalized light scatterers (LLSs).  If it is necessary to detect LLSs smaller than 0.25 \u03bcm LSE, another quantitative measure of surface finish may\noptionally be indicated by specifying the rms microroughness over a specified spatial frequency (or wavelength) range.  Because a standardized\ntest method has not yet been developed for this metric, both values and test procedures shall be agreed upon between supplier and customer."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 31\n6. 6.3  Shape  \u2014  The  shape  decision  tree  in  Appendix  2  fully  describes  the  various  shape  parameters  that  can  be\nspecified.\n6. 6.3.1  Warp is generally the most often specified shape parameter.  Only wafers of category 1.1 (2 in. diameter) do\nnot  have  a  warp  specification.    Note  that  there  are  two  forms  of  warp,  one  corrected  for  gravitational  sag  and  the\nother not so corrected.\n6. 6.3.2   If  bow  is  specified,  a  sign  may  be  included  in  the  specification  to  denote  convex  (positive)  or  concave\n(negative)  curvature  of  the  median  surface  of  the  wafer  with  the  front  surface  up.    If  no  sign  is  included  in  the\nspecification, bow may vary between -a and +a, where \u201ca\u201d is the specified maximum magnitude of bow.\n6. 6.3.3  Sori is an attribute that may be specified with agreement between the supplier and customer in lieu of or in\naddition to bow and/or warp.\n6. 6.4  Standard  Wafer  Categories  \u2014  The  standardized  dimensions,  dimensional  tolerances,  and  fiducial  (flat  or\nnotch) characteristics for various standard wafer categories are summarized in Tables 4 through 9.  These categories\nof  wafers  shall  meet  all  requirements  listed  in  the  appropriate  table,  unless  an  exception  is  negotiated  between\nsupplier and customer and is shown on the purchase order.\n6. 6.4.1  Wafers of the same nominal diameter may typically have different dimensional configurations in different\nregions of the world.  Many of these configurations are represented in these tables.  In selecting the appropriate\nstandard polished wafer category, consideration should be given to compatibility with processes and equipment\ngenerally available in the region of use.\n6. 6.5  Flatness \u2014  The  wafers  shall  meet  global  and  site  flatness  requirements  as  specified  in  the  purchase  order.\nDetails of different flatness parameters are given in Appendix 1.\n6. 6.6  Nanotopography \u2014 The wafers shall meet nanotopography requirements specified in the purchase order.\n6. 7  Front Surface Chemistry\n6. 7.1  If surface metal contamination levels are specified on the purchase order, the maximum area densities shall be\ndesignated in units of atoms/cm\n2\nfor specific individual elements together with the measurement method by which\nthe densities are to be determined.  The wafers shall not contain more than the specified density of each metal.\nNOTE 3:  An example of such a specification applicable to 1 \u03bcm geometries is given in Related Information 1.\n6. 7.2  If surface organic contamination levels are specified on the purchase order, the maximum area densities shall\nbe designated in units of ng/cm\n2\nfor total surface organics density together with the method by which the density is\nto be determined.  The wafers shall not contain more than the specified density of total surface organics.\n6. 8  Front and Back Surface Inspection Characteristics\n6. 8.1  The wafers shall conform to the limits on observable (visually or otherwise) front and back surface\ncharacteristics as specified on the purchase order.\n6. 8.2  For wafers of diameter 150 mm or smaller for which visual inspection of surface defects is acceptable, the\ndefect limits in Table 10 may be used as a guide for determining acceptable defect levels.  Under these\ncircumstances, minimal conditions or dimensions for surface features to be considered as defects are stated below.\nThese limits shall be used for determining wafer acceptability; anomalies smaller than these limits shall not be\nconsidered defects.\n6. 8.2.1  Item 2-8.1, scratches, macro \u2014 Any anomaly conforming to the definition that has a length-to-width ratio\ngreater than 5:1 and is visible under diffuse illumination as well as under high intensity illumination.\n6. 8.2.2 Item 2-8.2, scratches, micro \u2014 Any anomaly conforming to the definition that has a length-to-width ratio\ngreater than 5:1 and is visible only under high intensity illumination.\n6. 8.2.3  Item 2-8.3, pits \u2014 Any individually distinguishable nonremovable surface anomaly conforming to the\ndefinition that is visible when viewed under intense illumination.\n6. 8.2.4  Item 2-8.4, haze \u2014 Haze is indicated when the image of a narrow beam tungsten lamp filament is detectable\non the polished wafer surface.  Under some conditions, contamination may appear as haze."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 32\nTable 10  Polished Wafer Defect Limits\nItem Characteristics Maximum Defect Limit AQL\n#1\nIllumination                     Conditions\n#2"),(0,a.yg)("p",null,"FRONT SURFACE\n2-8.1   Scratches \u2013 Macro\n#3\nNone                                                                                  Diffuse\n2-8.2   Scratches \u2013 Micro\n#3\nNone                                                                                  High                                         Intensity\n2-8.3   Pits\n#3\nNone 1.0% Cum. High Intensity\n2-8.4   Haze\n#3\nNone                                                               1.0%                                                               High                                                               Intensity\n2-8.5   Localized   Light Scatterers (LLS)\n(Contamination, Particulate)\n#3"),(0,a.yg)("p",null,"Maximum Number\n2 in. Diameter Wafer\n3 in. Diameter Wafer\n100 mm Diameter Wafer\n125 mm Diameter Wafer\n150 mm Diameter Wafer"),(0,a.yg)("p",null,"4\n6\n10\n10\n15"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"0%                               High                               Intensity\n2-8.6   Contamination,   Area\n#3\nNone 1.0% High Intensity or Diffuse\n2-8.7   Edge Chips and Indents\n#4\nNone 1.0% Cum. with item 15\n#5\nDiffuse\n2-8.9   Cracks,   Crow\u2019s   Feet   None      Diffuse\n2-8.10  Craters\n#3\nNone                                                                                                                      Diffuse\n2-8.11  Dimples\n#3\nNone                                                                                                                  Diffuse\n2-8.12  Grooves\n#3\nNone                                                         1.0%                                                         Cum.                                                         Diffuse\n2-8.13  Mounds\n#3\nNone                                                                                                                    Diffuse\n2-8.14  Orange  Peel\n#3\nNone                                                                                                      Diffuse\n2-8.15  Saw  Marks\n#3\nNone                                                     1.0%                                                     Cum.                                                     Diffuse\n2-8.16  Resistivity  Striations\n(Dopant Striation Rings)")),(0,a.yg)("p",null,"None, except on low\nresistivity wafers\n#6\n.\nDiffuse\nBACK SURFACE\n2-9.1   Edge   Chips\n#4\nNone 1.0% Cum. with item 6\n#5\nDiffuse\n2-9.3   Cracks,   Crow\u2019s   Feet   None      Diffuse\n2-9.4   Contamination,   Area   None   1.0%   Cum.   Diffuse\n2-9.5   Saw   Marks\n#7\nNone                                1.0%                                Cum.                                Diffuse\nALL LISTED CHARACTERISTICS  Total 2.5%\n#1\nSingle, Normal, Level II Sampling Plan as defined in ANSI/ASQC Z1.4.\n#2\nSee SEMI MF523 for definition of Illumination Conditions.\n#3\nThe outer 0.062 inch (1.57 mm) annulus is excluded from these criteria.\n#4\nFor wafers that are not mechanically edge-rounded, accept/reject criterion shall be agreed upon between supplier and customer.\n#5\nThe cumulative AQL for both front surface and back surface of wafer is 1.0%.\n#6\nStriations may be visible on low resistivity wafers (<0.020 \u2126\xb7cm).\n#7\nFor non-lapped wafers accept/reject criterion shall be agreed upon between supplier and customer.\n6. 8.2.5  Item 2-8.5, localized light scatterers (particulate contamination) \u2014 Distinct particles or other surface\nanomalies resting on the surface that are revealed under collimated light as bright points.\n6. 8.2.6  Items 2-8.6 and 2-9.4, area contamination \u2014 Any foreign matter on the surface in localized areas that is\nrevealed under the inspection lighting conditions as discolored, mottled, or cloudy appearance resulting from\nsmudges, stains, water spots, etc.\n6. 8.2.7  Items 2-8.7 and 2-9.1, edge chips and indents \u2014 Any edge anomaly including saw exit marks conforming to\nthe definition that is greater than 0.010 in. (0.25 mm) in radial depth and peripheral length.\n6. 8.2.8  Items 2-8.9a and 2-9.3a, cracks \u2014 Any anomaly conforming to the definition that is greater than 0.25 mm\n(0.010 in. for 2 and 3 in. diameter wafers) in total length."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 33\n6. 8.2.9   Items  2-8.9b  and  2-9.3b,  crow\u2019s  feet\u2014Any  anomaly  conforming  to  the  definition  that  is  greater  than  0.25\nmm (0.010 in. for 2 and 3 in. diameter wafers) in total length.\n6. 8.2.10  Item 2-8.10, craters\u2014Any individually distinguishable surface anomaly conforming to the definition that is\nvisible when viewed under diffused illumination.\n6. 8.2.11  Item 2-8.11, dimples\u2014Any smooth surface depression greater than 3 mm in diameter.\n6. 8.2.12  Item 2-8.12, grooves\u2014Any anomaly conforming to the definition that is greater than 0.13 mm (0.0005 in.\nfor 2 in. and 3 in. diameter wafers) wide or 0.76 mm (0.030 in. for 2 in. and 3 in. diameter wafers) in length.\n6. 8.2.13  Item 2-8.13, mounds \u2014 Any anomaly conforming to the definition that is greater than 0.25 mm (0.010 in.\nfor 2 in. and 3 in. diameter wafers) in maximum dimension.\n6. 8.2.14  Item 2-8.14, orange peel \u2014 Any visually detectable roughened surface conforming to the definition that is\nobservable under diffused illumination.\n6. 8.2.15   Items  2-8.15  and  2-9.5,  saw  marks  \u2014  Any  anomaly  conforming  to  the  definition  that  is  visible  under\ndiffuse illumination.\n6. 8.2.16  Item 2-8.16, resistivity striations (dopant striation rings) \u2014 Any feature conforming to the definition that\nis detectable under diffused lighting conditions.\n6. 8.3   For  other  cases,  acceptable  surface  defect  levels  shall  be  defined  based  on  the  use  of  surface  scanning\ninspections  systems  (SSIS)  for  automated  surface  inspection.    In  this  case,  definitions  of  what  surface  anomalies\nconstitute surface defects shall be agreed upon between supplier and customer.\n7  Basic Specification Requirements\n7. 1  A basic silicon wafer specification is one that describes a commercially appropriate prime silicon wafer product\nhaving  stable  quality  and  parametric  control.    Wafers  procured  to  this  specification  for  300  mm  diameter,  double\nside polished silicon wafers shall meet all of the requirements of Table 11 without any change or additional options.\nListed specification values represent generally accepted silicon wafer process capability that is consistent with many\nadvanced integrated circuit applications at the 130 nm technology level.\nTable 11  Basic Specification for 300 mm Polished Prime Silicon Wafers for the 130 nm Technology Node\nItem                                             Specification\n2-1. GENERAL CHARACTERISTICS\n2-1.1 Growth Method Supplier Option of Cz or MCz\n2-1.2\nUse of Refined Polysilicon Permitted\n2-1.4                             Conductivity                             Type                             p\n2-1.5                                       Dopant                                       Boron\n2-1.6 Nominal Edge Exclusion 3 mm\n2-1.8\nWafer Surface Orientation\n(100) \xb1 0.5\xb0\n2-2. ELECTRICAL CHARACTERISTICS\n2-2.1                                    Resistivity"),(0,a.yg)("p",null,"Center Point (Target): 1.5 \u2126\xb7cm, 10 \u2126\xb7cm, or 21 \u2126\xb7cm\nResistivity Tolerance: \xb133%\n2-2.2\nRadial Resistivity Variation\n\xb110% at 6 mm from edge as in SEMI MF81, Sampling Plan B\n2-3. CHEMICAL CHARACTERISTICS\n2-3.1                          Oxygen                          Concentration"),(0,a.yg)("p",null,"Center Point (target): 15 or 18 ppma ( IOC-88)\nTolerance:  \xb11.5 ppma (IOC-88)\n2-3.2\nRadial Oxygen Variation\n\u226410% at 10 mm from edge as in SEMI MF951, Sampling Plan A1\n2-3.3\nCarbon Concentration\n\u22640.5 ppma (SEMI MF1391)\n2-4. STRUCTURAL CHARACTERISTICS\n2-4.1 Dislocation Etch Pit Density None\n2-4.2                                         Slip                                         None\n2-4.7\nOxidation Induced Stacking Faults\n\u2264100 cm\n\u22122"),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 34\nItem                                             Specification\n2-5. WAFER PREPARATION CHARACTERISTICS\n2-5.1 Wafer ID Marking SEMI T7 plus optional Alphanumeric Mark per Wafer Category"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"15 (see Figure 3)\n2-5.7 Edge Surface Condition Polished\n2-5.8 Back Surface Condition Polished\n2-6. DIMENSIONAL CHARACTERISTICS\n2-6.1\nDiameter"),(0,a.yg)("li",{parentName:"ol"},"00 \xb1 0.20 mm\n2-6.2\nNotch Dimensions In accordance with requirements of Wafer Category 1.15 (see Figure\n5)\n2-6.3\nNotch Orientation\n<110> \xb1 1\xb0\n2-6.6 Edge Profile T/4 Template (see Figure 6)\n2-6.7\nThickness\n775 \xb1 20 \u03bcm\n2-6.8\nTotal Thickness Variation (GBIR)\n\u226410 \u03bcm\n2-6.10\nWarp\n\u2264100 \u03bcm\n2-6.13 Site Flatness ","[SFQR]","\n#1",(0,a.yg)("blockquote",{parentName:"li"},(0,a.yg)("p",{parentName:"blockquote"},"99.9% of all full sites <200 nm;\nSite size: 26 mm \xd7 8 mm\nInclude partial sites: No\nOffset: None\n2-7. FRONT SURFACE CHEMISTRY\n2-7.1\nSurface Metal Contamination\n#2\n\u22641 \xd7 10\n10\ncm\n\u22122")))),(0,a.yg)("p",null,"2-8. FRONT SURFACE INSPECTION CHARACTERISTICS\n2-8.1 Scratches \u2013 macro None\n2-8.2 Scratches \u2013 micro None\n2-8.5\nLocalized Light Scatterers (LLS)\n\u22641200/wafer, \u22650.12\u03bcm (LSE) and \u226410/wafer, \u22650.25\u03bcm (LSE)\n2-8.7                                   Edge                                   Chips                                   None\n2-8.8                                  Edge                                  Cracks                                  None\n2-9. BACK SURFACE INSPECTION CHARACTERISTICS\n2-9.1 Edge Chips and Indents None\n2-9.2                                  Edge                                  Cracks                                  None\n2-9.4                            Area                            Contamination                            None\n2-9.9\nScratches \u2212 macro <0.25 \xd7 Diameter\n2-9.10\nScratches \u2212 micro\nNot Specified\n#1\nThis site flatness process capability allows approximately one full site to have SFQR >200 nm for every four wafers shipped.\n#2\nIndividual  process  median  capability  for  each  of  the  following  metal  contaminants:  Al,  Ca,  Cr,  Cu,  Fe,  K,  Na,  Ni,  and  Zn.    Due  to  high\nmeasurement variability, data are recorded for process capability and not for individual shipment quality reports.\n7. 2   Effective  implementation  of  the  basic  specification  concept  requires  the  standardization  of  many  wafer\ncharacteristics that have not historically been specified in a SEMI standard, as well as some characteristics that have\nhistorically  been  specified  in  SEMI  standards,  but  have  been  routinely  modified  as  a  customer  preference.    The\nresulting  variety  of  customer  specifications  causes  silicon  suppliers  to  install  additional  processes  and  metrics,  or\ndifferent  processes  and  technologies  for  satisfying  individual  specifications.    To  realize  the  full  benefits  of  a  basic\nspecification, it is essential that all parameters be accepted without additional options.\n7. 3 Wafers  produced  to  this  specification  shall  be  qualified  through  routine  process  checks,  demonstrating  the\nprocess is in state of control.  Verification of the process and quality control shall be provided on a shipment basis\nthrough a certification that does not require the inclusion of data specifically from that shipment."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 35\n8 Sampling\n8. 1  Unless otherwise specified, ASTM Practice E 122 shall be used to define the sampling plan.  When so specified,\nappropriate  sample  sizes  shall  be  selected  from  each  lot  in  accordance  with  ANSI/ASQC  Z1.4.    Each  quality\ncharacteristic shall be assigned an acceptable quality level (AQL) or lot tolerance percent defective (LTPD) value in\naccordance  with  ANSI/ASQC  Z1.4  definitions  for  critical,  major,  and  minor  classifications.    If  desired  and  so\nspecified  in  the  contract  or  order,  each  of  these  classifications  may  alternatively  be  assigned  cumulative  AQL  or\nLTPD values.  Inspection levels shall be agreed upon between the supplier and the purchaser.\n9  Test Methods\n9. 1   Measurements  shall  be  made  or  certifiable  to  one  of  the  SEMI,  ASTM,  JEITA,  JIS,  or  DIN  standard  test\nmethods for the item as selected from Table 1 and specified in the purchase order.\n9. 2   If  several  different  standard  test  methods  for  an  item  are  commonly  used  within  a  region,  it  is  particularly\nimportant that the applicable method of test be identified in the purchase order.\n9. 3   If  no  method  of  test  is  specified  in  the  purchase  order  and  if  standard  test  methods  from  different  geographic\nregions are available, the default method shall be a method in common usage for the region of the purchaser of the\nwafer.\n9. 4  If no standard test method for an item is available, the test procedure to be used must be agreed upon between\nsupplier and customer.\n9. 5  Information about the various test methods listed in Table 1 is provided in Related Information 2 together with\ninformation about some additional test methods no longer in wide use throughout the industry.\n10  Certification\n10. 1   Upon  request  of  the  purchaser  in  the  contract  or  order,  a  manufacturer\u2019s  or  supplier\u2019s  certification  that  the\nmaterial was manufactured and tested in accordance with this specification, together with a report of the test results,\nshall be furnished at the time of shipment.\n10. 2  In the interest of controlling inspection costs, the supplier and the customer may agree that the material shall\nbe certified as \u201ccapable of meeting\u201d certain requirements.  In this context, \u201ccapable of meeting\u201d shall signify that the\nsupplier is not required to perform the appropriate tests in \xa79.  However, if the customer performs the test and the\nmaterial fails to meet the requirement, the material may be subject to rejection.\n11  Product Labeling\n11. 1  The wafers supplied under these specifications shall be identified by appropriately labeling the outside of each\nbox or other container and each subdivision thereof in which it may reasonably be expected that the wafers will be\nstored  prior  to  further  processing.    Identification  shall  include  as  a  minimum  the  nominal  diameter,  conductivity\ntype,  dopant,  orientation,  resistivity  range,  and  lot  number.    The  lot  number,  either  (1)  assigned  by  the  original\nmanufacturer of the wafers, or (2) assigned subsequent to wafer manufacture but providing reference to the original\nlot  number,  shall  provide  easy  access  to  information  concerning  the  fabrication  history  of  the  particular  wafers  in\nthat  lot.    Such  information  shall  be  retained  on  file  at  the  manufacturer\u2019s  facility  for  at  least  one  month  after  that\nparticular lot has been accepted by the customer.\n11. 2  Alternatively, if agreed upon between supplier and customer, one of the box labeling schemes in SEMI T3\nshall be used and the information listed in \xb611.1 that is not included on the label shall be retained in the supplier\u2019s\ndata base for at least one month after that particular lot has been accepted by the customer.\n11. 3  Wafers of Category 1.15 (300 mm in diameter) shall be shipped in packages labeled in accordance with SEMI\nM45."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 36\n12 Packing and Shipping Container Labeling\n12. 1  Special packing requirements shall be subject to agreement between the supplier and customer.  Otherwise, all\nwafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination\nand in accordance with the best industry practices to provide ample protection against damage during shipment.\n12. 2  Wafers of Category 1.15 (300 mm in diameter) shall be shipped in accordance with SEMI M45.\n12. 3  Unless otherwise indicated in the purchase order, all outside wafer shipping containers shall be labeled in\naccordance with ANSI/EIA 556-B."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 37\nAPPENDIX 1\nFLATNESS DECISION TREE\nNOTICE:  The  material  in  this  appendix  is  an  official  part  of  M1.    Approval  was  by  full  letter  ballot\nprocedures with publication authorized by the NA Regional Standards Committee on October 21, 1999.\nA1-1  Scope\nA1-1.1    The  increasing  complexity  of  integrated  circuits  and  the  reduction  in  design  rule  dimensions  place  new\ndemands  on  the  characterization  of  wafer  surface  geometry.    Various  high  resolution  optical  lithographic  systems\nhave very limited depth of field and use a variety of methods to hold the wafer, to establish the focal plane, and to\nposition the wafer relative to the focal plane during exposure.  These varying focusing and location methods differ\nenough  to  make  a  single,  simple  flatness  criterion  (such  as  global  TIR)  ineffective  in  predicting  successful  or\nunsuccessful lithography in all cases.\nA1-1.2    To  clarify  the  requirements  for  wafer  flatness  characterization  for  the  various  classes  of  lithographic\nequipment, the decision tree depicted in Figure A1-1 has been developed.  This tree gives an orderly procedure for\nselecting the various parameters that must be specified if wafer flatness is specified.\nA1-1.3  In this tree, it is assumed that the focal point is the site center for all parameters, except for SFQD, SFQR,\nSFSD, and SFSR, where the focal plane is identical to the reference plane.  Most flatness characterization systems\nemploy  this  convention.    However,  a  number  of  photolithographic  aligners  use  slightly  different  conventions  for\ndetermining the focal plane.  Currently, the difference between the centerpoint and other focusing conventions has\nnot been quantified, but it is presumed to be insignificant for material characterization purposes.\nA1-1.4    For  sites  to  be  included  in  the  measurement,  the  site  center  must  lie  within  the  Flatness  Quality  Area\n(FQA).    For  subsites  (se  Figure  A1-2)  to  be  included  in  the  measurement,  the  subsite  center  must  lie  within  a  site\nwhose center is within the FQA and some of the subsite must lie within the FQA (see Figure A1-3).\nA1-2  Use of the Flatness Decision Tree\nA1-2.1  In the decision tree, there are decision blocks, shown as diamonds, whose use requires some knowledge of\nthe  lithographic  tool  to  be  used.    The  rectangular  blocks  require  information  to  be  furnished;  this  information  is\ndependent  on  the  device  layout  and  the  manufacturing  procedures  to  be  employed  (such  as  dedicated  or  mixed\naligner use).\nA1-2.2    Step  1  \u2014  Select  the  Fixed  Quality  Area  (FQA):  Decide  on  and  specify  the  nominal  edge  exclusion,  EE,\nwhich defines the FQA.  (See Figure 1.)\nA1-2.3  Step 2 \u2014 Choose the Measurement Method: Choose global flatness (G) if the lithographic tool uses a single,\nglobal exposure of the wafer, or choose site flatness (S) if the lithographic tool steps across the wafer, exposing only\na portion of the wafer at a time.\nA1-2.3.1  If global flatness is chosen, proceed to Step 3.  If site flatness is chosen, it is also necessary to specify site\nsize (related to exposure area dimensions) and site array (including (a) number of sites, (b) location of sites relative\nto the center of the FQA and to each other, as in an offset or bricklaying pattern, and (c) whether or not partial sites\nare to be excluded).\nA1-2.4    Step  3  \u2014  Choose  the  Reference  Surface:  Choose  front  surface  (F)  or  back  surface  (B),  depending  on\nwhether the lithographic tool is referenced to the front or back surface.\nA1-2.5  Step 4 \u2014 Choose the Reference Plane and Area:\nA1-2.5.1    For  global  flatness  measurements,  a  global  reference  plane  is  appropriate.    If  the  lithographic  tool  is\nreferenced to the back surface, an ideal plane (I) defined by the chuck which holds the wafer is appropriate.  If the\nlithographic tool is referenced to the front surface, either a 3-point plane (3) defined by three points equally spaced\nabout the edge of the front surface of the wafer or a plane defined by the least squares fit to the front surface (L) may\nbe appropriate.  The 3-point plane is appropriate if the lithographic tool holds the wafer in this fashion and does not\nallow interactive gimbaling of the wafer, while the least squares plane is appropriate if the lithographic tool allows\ninteractive gimbaling of the wafer."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 38"),(0,a.yg)("p",null,"Figure A1-1\nFlatness Decision Tree\nA1-2.5.2  For site flatness measurements, any of the above three planes ","[(1), (3), or (L)]"," may be suitable or, if the\nwafer is regimballed once at each site, a site least squares reference plane (Q) may be appropriate or, if the wafer is\nregimballed more than once at each site, a subsite least squares reference plane (S) may be appropriate.\nA1-2.6  Step 5 \u2014 Choose the Measurement Parameter: Choose either  TIR,  also  known  as  range (R), or FPD, also\nknown as deviation (D).  In the case of site measurements, it is possible to specify the maximum value of (R) or (D)\nor the percentage of the sites (or FQA) which have an (R) or (D) less than some specified value.\nA1-2.7    The  codes  in  parentheses  in  Steps  2  through  5  may  be  used  to  form  a  code  which  uniquely  defines  the\nmeasurement technique as follows:\n\u2022 Position 1: Measurement Method (G) or (S),\n\u2022 Position 2: Reference Surface (F) or (B),"),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 39\n\u2022 Position 3: Reference Plane and Area (I), (3), (L), (Q), or (S), and\n\u2022 Position 4: Measurement Parameter (R) or (D).\nA1-2.7.1  Stating this code, the numerical values for the FQA parameters (and, if required, information on site size\nand  array),  and  the  numerical  limit  for  the  measurement  parameter  provides  enough  information  to  describe  the\nmeasurement and provide numerical limits.\nA1-3  Future Developments\nA1-3.1  As noted above, there may be specific systems which are not exactly described by one of the branch ends on\nthis  decision  tree.    This  tree  is  an  approximation  of  the  more  complete  one  which  would  describe  all  existing  and\npossible lithographic technologies.\nLss\nWss = 8 mm\nSubsite\nSite\nScan Direction = Y\nLss\nWss\nFQA\nSite Center\nSubsite Center\nSite\nSubsite area\nwithin FQA"),(0,a.yg)("p",null,"Figure A1-2\nScanner Site and Subsite Flatness Elements\nFigure A1-3\nSubsite Center near Boundaries of Site and FQA"),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 40\nAPPENDIX 2\nSHAPE DECISION TREE\nNOTICE: The material in this appendix is an official part of M1.  Approval was by full letter ballot procedures with\npublication authorized by the NA Regional Standards Committee on October 21, 1999.\nA2-1  Scope\nA2-1.1    In  modern  wafer  fabrication  processes,  wafer  surface  geometry  in  the  unclamped  state  can  be  a  sensitive\nindicator  of  process  effects.    Larger  wafer  diameters  and  increasing  complexity  of  processes  and  circuits  have\nincreased the need for accurate, standardized measurement of unclamped wafer geometry.  The quantities that have\nhistorically  been  used,  Bow  and  Back  Surface  Referenced  Warp,  may  be  inadequate  to  describe  and  quantify  the\ngeometries  of  interest  in  advanced  processes.    Additional  surface  geometry  quantities,  such  as  Sori  and  Median\nSurface Referenced Warp, have been introduced into standards.\nA2-1.2  In addition, there is considerable confusion as to the precise meaning of these quantities, even though they\nare defined in the applicable SEMI test methods.\nA2-1.3  The Shape Decision Tree was developed to provide an orderly method of identifying each of the variables\ninvolved in the quantities used to quantify unclamped wafer surface geometry.  As such, the tree provides a concise\nand precise description of each shape quantity.  A branch of the tree consists of a selection of one of the choices for\neach variable.  The variables and the choices for each are listed in Table A1-1.\nA2-1.4  Four branches of the tree, representing quantities for which measurement methods have been standardized\nby SEMI, are depicted in Figure A1-1.  There are many other branches of the tree, not all of which may represent\npractical combinations of variables.\nA2-2  Use of the Shape Decision Tree\nA2-2.1  Step 1.  Select the Fixed Quality Area (FQA): Decide on and specify the nominal edge exclusion, EE, which\ndefines the FQA.  (See Figure 1.)\nA2-2.2  Step 2.  Select the measurement method: global (over the entire fixed quality area) or local (over a site).\nNOTE 1:  At  present,  all  shape  quantities  in  common  use  are  global  measurements.    The  significance  and  use  of  local  shape\nquantities have yet to be defined.\nA2-2.3  Step 3.  Select the reference surface: front, median, or back, to be used to establish the reference plane.\nA2-2.4  Step 4.  Select the kind of reference plane: least-squares or 3-point.\nNOTE 2:  A  measurement  made  with  a  least-squares  reference  plane  is  less  affected  by  small  changes  in  wafer  position  within\nthe measurement apparatus than is a measurement made with a 3-point reference plane.\nA2-2.5  Step 5.  Determine whether the effects of gravitational sag on the wafer are accounted for (yes) or not (no).\nNOTE 3:  Gravitational effects may be accounted for by inverting the wafer during the measurement, by placing the wafer in a\nvertical or nearly vertical position during the measurement, or mathematically.\nA2-2.6    Step  6.    Select  the  measurement  surface:  front,  median,  or  back,  for  which  the  deviations  are  to  be\nmeasured.\nA2-2.7    Step  7.    Select  the  measurement  pattern:  full  scan  (a  regular  array  of  measurement  points  over  the  entire\nmeasurement  area),  partial  scan  (a  specified  pattern  of  measurement  points  covering  only  a  portion  of  the\nmeasurement area), or centerpoint (measurement at the center of the wafer only).\nA2-2.8  Step 8.  Select the parameter to be determined: range (TIR) or maximum RPD.\nA2-2.9    Step  9.    Compare  the  branch  thus  obtained  with  the  branches  in  Figure  A2-1.    If  the  branch  obtained\nmatches one of the branches illustrated in Figure A1-1, the resulting quantity is given by the code shown in the box\nat the bottom of the branch.  Standard test methods have been adopted for measurement of each of these quantities.\nIf the branch obtained does not match any of the branches illustrated in Figure A2-1, the quantity obtained has not\nbeen given a standardized term, nor has a standard test method been adopted for its measurement."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 41\nA2-2.9.1    These  codes,  which  uniquely  describe  the  various  branches,  are  formed  from  the  codes  in  Table  A2-1.\nStating  this  code  together  with  the  numerical  value  for  the  FQA  nominal  edge  exclusion  provides  enough\ninformation to describe the shape parameter and to establish numerical limits for it.\nA2-2.9.2  Table A2-2 summarizes the shape parameters for which SEMI has standardized test methods.  This table\nlists the code, the term in common use for the parameter, the SEMI test method, and the expanded form of the code."),(0,a.yg)("p",null,"Figure A2-1\nFour Branches of the Shape Decision Tree"),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 42\nTable A2-1  Variables in Shape Quantities\nVariable                                                                         Options                                                                         Code\nGlobal                                                                          G                                                                          Measurement Method\nLocal (Site) S\nFront                                                                            F\nMedian                                                                        M\nReference Surface\nBack                                                                             B\nLeast-Square                                                                L                                                                Reference Plane\n3-Point                                                                         3\nYes                                                                               Y                                                                               Corrected for Gravitational Sag\nNo                                                                                N\nFront                                                                            F\nMedian                                                                        M\nMeasurement Surface\nBack                                                                             B\nFull Scan (Entire) E\nPartial Scan P\nMeasurement Pattern\nCenterpoint                                                                  C\nRange (TIR) R Parameter\nMaximum RPD D"),(0,a.yg)("p",null,"Table A2-2  Shape Code Summary\nCode            Term            Test            Method            Expanded Form of Code\nGFLYFER sori SEMI MF1451    Global, Front-surface Least-squares reference plane, Yes (corrected for gravitational\nsag), Front-surface measurement, Entire surface scanned, Range\nGMLYMER warp SEMI MF1390    Global, Median-surface Least-squares reference plane, Yes (corrected for\ngravitational sag), Median-surface measurement, Entire surface scanned, Range\nGM3YMCD bow SEMI MF534 Global, Median-surface 3-point plane, Yes (corrected for gravitational sag),\nMedian-surface measurement at Center point, Deviation\nGB3NMPR warp SEMI MF657 Global, Back-surface 3-point reference plane, No (not corrected for gravitational\nsag), Median-surface measurement, Partial surface scanned, Range"),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 43\nRELATED INFORMATION 1\nSURFACE METAL CONTAMINATION\nNOTICE:  This  related  information  is  not  an  official  part  of  SEMI  M1  and  is  not  intended  to  modify  or  supersede\nthe official standard.  Approval was by full letter ballot procedures with publication authorized by the NA Regional\nStandards  Committee  beginning  with  the  1995  edition  of  the  standard.    Determination  of  the  suitability  of  the\nmaterial is solely the responsibility of the user.\nR1-1  Scope\nR1-1.1    Maximum  allowable  surface  metal  contamination  levels  for  wafers  to  be  used  in  integrated  circuit  (IC)\nfabrication generally depend upon the IC device density and upon the IC process design.  In general, as the device\ndensity increases, the allowable surface metal contamination levels become lower.\nR1-1.2  This related information is intended to provide guidance regarding allowable surface concentrations of metal\ncontaminants that have been reported to be deleterious to circuit and device performance.\nR1-2  Suggested Allowable Surface Metal\nContamination Levels for 1 \u03bcm Geometries\nR1-2.1  Table R1-1 lists suggested surface metal limits for\ncircuits  and  devices  with  a  minimum  linewidth  in  the\nrange of 0.8 \u03bcm to 1.2 \u03bcm for two alkali metals (Na, K), a\nlight  metal  (Al),  and  five  heavy  metals  (Cr,  Fe,  Ni,  Cu,\nZn).    These  are  same  elements  as  are  listed  in  the  items\nunder Section 2-7 of Table 1, Part 2, and they are listed in\nthe same order as they appear in that table.\nContaminant  levels  in  Table  R1-1  are  significantly  higher  than\nwould  be  allowed  for  leading  edge  technologies  at  the  time  of\napproval of this standard.\nR1-3  Test Methods\nR1-3.1    The  test  methods  suitable  for  use  in  determining\nthe  levels  of  each  surface  metal  contaminant  are  listed  in\nthe  items  under  Section  2-7  of  Table  1,  Part  2.    This  list\nand the related discussion of these test methods in Related Information 2 should be referenced in selecting methods\nappropriate for testing the individual surface metals.\nTable R1-1  Suggested Polished Wafer Surface\nMetal Contamination Limits Appropriate to Circuits\nand Devices with a Minimum Linewidth in the\nRange 0.8 \u03bcm to 1.2 \u03bcm\nElement                            Contaminant                            Level\nSodium (Na)\nNot greater than 1 \xd7 10\n11\natoms/cm\n2"),(0,a.yg)("p",null,"Aluminum (Al)\nNot greater than 1 \xd7 10\n11\natoms/cm\n2"),(0,a.yg)("p",null,"Potassium (K)\nNot greater than 1 \xd7 10\n11\natoms/cm\n2"),(0,a.yg)("p",null,"Chromium (Cr)\nNot greater than 1 \xd7 10\n11\natoms/cm\n2"),(0,a.yg)("p",null,"Iron (Fe)\nNot greater than 1 \xd7 10\n11\natoms/cm\n2"),(0,a.yg)("p",null,"Nickel (Ni)\nNot greater than 1 \xd7 10\n11\natoms/cm\n2"),(0,a.yg)("p",null,"Copper (Cu)\nNot greater than 1 \xd7 10\n11\natoms/cm\n2"),(0,a.yg)("p",null,"Zinc (Zn)\nNot greater than 1 \xd7 10\n12\natoms/cm\n2"),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 44\nRELATED INFORMATION 2\nTEST METHODS\nNOTICE:  This  related  information  is  not  an  official  part  of  SEMI  M1  and  is  not  intended  to  modify  or  supersede\nthe official standard.  This information was developed during the revision of this standard in 2004.  It is based in part\non information previously published as part of SEMI M28, withdrawn in October 2000.  Approval was by full letter\nballot  procedures  with  publication  authorized  by  the  NA  Regional  Standards  Committee  on  November  4,  2004.\nDetermination of the suitability of the material is solely the responsibility of the user.\nR2-1  Scope\nR2-1.1    This  Related  Information  Section  discusses  aspects  of  the  various  test  methods  listed  in  Table  1  together\nwith  additional  information  about  other  test  methods  that  are  not  listed  in  Table  1  but  either  have  been  or  still  are\nused in the industry.\nR2-1.2  The next section contains references to the test methods that are not cited in the main body of SEMI M1 but\nthat are discussed here.  The various test methods are discussed in order that the items they cover are listed in Table"),(0,a.yg)("h1",{id:"1"},"1"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"R2-1.3    Note  that  silicon  wafers  are  extremely  fragile.    While  the  mechanical  dimensions  of  a  wafer  can  be\nmeasured by use of tools such as micrometer calipers and other conventional techniques, the wafer may be damaged\nphysically  in  ways  that  are  not  immediately  evident.    Special  care  must,  therefore,  be  used  in  the  selection  and\nexecution of measurement methods.\nNOTICE:  This  section  does  not  purport  to  address  safety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory or other limitations prior to use.\nR2-2  Referenced Standards\nR2-2.1  The standards listed in this section are referenced only in this related information.  See Section 4 for other\nstandards that are referenced in this related information.\nR2-2.2 SEMI Standards\nSEMI  M49  \u2014  Guide  for  Specifying  Geometry  Measurement  Equipment  for  Silicon  Wafers  for  the  130  nm\nTechnology Generation\nSEMI  M50  \u2014  Test  Method  for  Determining  Capture  Rate  and  False  Count  Rate  for  Surface  Scanning  Inspection\nSystems by the Overlay Method\nSEMI  M52  \u2014  Guide  for  Specifying  Scanning  Surface  Inspection  Systems  for  Silicon  Wafers  for  the  130  nm\nTechnology Generation\nSEMI MF43 \u2014 Test Methods for Resistivity of Semiconductor Materials\nSEMI MF154 \u2014 Guide for Identification of Structures and Contaminants Seen on Specular Silicon Surfaces\nSEMI  MF398  \u2014  Test  Method  for  Majority  Carrier  Concentration  in  Semiconductors  by  Measurement  of\nWavenumber or Wavelength of the Plasma Resonance Minimum\nSEMI  MF723  \u2014  Practice  for  Conversion  Between  Resistivity  and  Dopant  Density  for  Boron-Doped,  Phosphorus-\nDoped, and Arsenic-Doped Silicon.\nSEMI  MF1527  \u2014  Guide  for  Application  of  Silicon  Certified  Reference  Materials  and  Reference  Wafers  for\nCalibration and Control of Instruments for Measuring Resistivity of Silicon\nSEMI  MF1529  \u2014  Test  Method  for  Sheet  Resistance  Uniformity  Evaluation  by  In-Line  Four-Point  Probe  with  the\nDual-Configuration Procedure\nSEMI MF1618 \u2014 Practice for Determination of Uniformity of Thin Films on Silicon Wafers\nSEMI  MF1810  \u2014  Test  Method  for  Counting  Preferentailly  Etched  or  Decorated  Structural  Defects  on  Silicon\nWafers")),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 45\nR2-2.3  JEITA (formerly JEIDA) Standard\n2"),(0,a.yg)("p",null,"EM-3505 \u2014 Height Calibration in 1 nm Order for AFM\nR2-2.4  DIN Standards\n4"),(0,a.yg)("p",null,"50430  \u2014  Measurement  of  the  Electrical  Resistivity  of  Silicon or Germanium Single Crystals in Bars by Means of\nthe Two-point-probe Direct Current Method\n50444 \u2014 Conversion Between Resistivity and Dopant Density; Silicon\nR2-2.5  ANSI Standard\n5"),(0,a.yg)("p",null,"ANSI/ASME B46.1 \u2014 Surface Texture (Surface Roughness, Waviness, and Lay)\nR2-2.6  ISO Standards\n6"),(0,a.yg)("p",null,"ISO 4287/1 \u2014 Surface Roughness \u2013 Terminology \u2013 Part 1: Surface and its Parameters\nISO 14644/1 \u2014 Clean Room and Associated Controlled Environments \u2014 Classification of Air Cleanliness\nNOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.\nR2-3  General Characteristics\nR2-3.1  Crystal Orientation\u2014The crystallographic orientation of the source crystal can be determined by the x-ray\nmethods of SEMI MF26, JEITA EM-3501, or DIN 50433/1, the optical method of SEMI MF26 or DIN 50433/2, or\nthe  Laue  method  of  DIN  50433/3.    X-ray  methods  are  most  commonly  used  by  wafer  suppliers.  {Need  some\ndiscussion here about differences between MF26 and EM-3501}}\nR2-3.2  Conductivity Type\u2014One of the five methods of SEMI MF42, one of the methods of JIS H 0607, or one of\nthe  four  methods  of  DIN  50432  should  be  used  to  determine  conductivity  type.    This  quantity  is  generally  well\ncontrolled by silicon wafer suppliers and is not usually verified on incoming.\nR2-3.3  Many of these tests need to be carried out in cleanroom environments of ISO Class 4, 5, or 6 depending on\nthe cleanliness requirements.  These classes are defined in ISO 14664-1.\nR2-4  Electrical Characteristics\nR2-4.1  Resistivity of wafers is most appropriately determined for referee purposes by SEMI MF84 or DIN 50431.\nUnder  some  circumstances  these  tests  may  be  considered  destructive,  and  an  alternative  means  may  be  required.\nOne nondestructive test is SEMI MF673, having a range from 0.0001 to 100 \u2126\xb7cm.  Another nondestructive test is\nSEMI MF398, which is limited to carrier concentrations in the ranges from 1.5 \xd7 10\n18\nto 1.5 \xd7 10\n21\ncm\n\u22123\nfor n-type\nsilicon and from 3 \xd7 10\n18\nto 5 \xd7 10\n20\ncm\n\u22123\nfor p-type silicon, and has only moderate inter-laboratory precision.  Other\nolder  methods  that  require  a  bar-shaped  test  specimen  include  SEMI  MF43  and  DIN  50430;  these  methods  are  no\nlonger  in  general  use.    It  is  also  possible  to  establish  the  dopant  density  from  room  temperature  measurements  in\nsilicon  using  SEMI  MF723  (for  boron,  phosphorus,  or  arsenic  doped  silicon)  or  DIN  50444  (for  boron  and\nphosphorus doped silicon only).  SEMI MF1527 is a useful standard in describing ways of ensuring that resistivity\nmeasuring instruments are performing correctly.\nR2-4.2  Radial Resistivity Variation is generally determined by SEMI MF81 or DIN 50435.  These test methods use\nseveral different measurement positions so the desired position must be specified.  It is also possible to measure the\nresistivity  in  one  of  the  circular  patterns  specified  in  SEMI  MF1618  using  SEMI  MF1529  as  the  resistivity\nmeasurement method.\nR2-4.3  Resistivity Striations can generally be viewed visually using one of the techniques discussed in Section R2-"),(0,a.yg)("h1",{id:"9"},"9"),(0,a.yg)("ol",{start:9},(0,a.yg)("li",{parentName:"ol"},"For an electrical measurement, spreading resistance (SEMI MF525) is generally employed but this is strictly an\noff-line measurement.\nR2-4.4  Minority Carrier Lifetime can be measured by a number of methods.  The photoconductive decay methods\n(SEMI MF28, JIS H 0604, and DIN 50440/1 all require the use of special test specimens;  Microwave reflectivity\nmeasurements (SEMI MF1535 and JEITA EM-3502) are applicable to measurements on wafers, but special surface\npassivation procedures may be required to obtain meaningful results.  Minority carrier lifetime may also be inferred\nfrom measurements made in accordance with SEMI MF1388, which yields generation lifetime if the measurements")),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 46\nare  made  at  room  temperature  and  recombination  lifetime  if  they  are  made  at  elevated  temperature  (50\xb0  to  75\xb0C).\nThe  test  specimens  required  for  this  test  method  can  be  made  by  procedures  compatible  with  typical  wafer\nprocessing.\nR2-5  Chemical Characteristics\nR2-5.1  Oxygen Concentration in relatively high resistivity specimens (\n\u03c1 > 1 to 3 \u2126\xb7cm at room temperature) should\nbe  measured  by  infrared  techniques.    SEMI  MF1188,  JEITA  EM-3504,  and  DIN  50438  all  utilize  approximately\nnormal  incidence  illumination  and  the  IOC-88  calibration  factor  to  determine  the  interstitial  oxygen  content.    See\nSEMI  M44  for  a  discussion  of  other  calibration  factors  and  their  relationship  to  IOC-88.    SEMI  MF1619  uses  p-\npolarized radiation, incident at the Brewster angle to reduce the multiple reflections from polished wafers.  For more\nheavily doped wafers, secondary ion mass spectrometry (SIMS, SEMI MF1366) and gas fusion analysis (GFA) can\nbe  used  to  determine  total  oxygen  content.    There  is  no  standardized  method  for  performing  GFA,  and  the\nrepeatability of this technique is generally poorer than SIMS.\nR2-5.2    Radial  Oxygen  Variation  should  be  determined  by  measuring  the  oxygen  content  by  one  of  the  above\nmethods at selected locations on the wafer defined in SEMI MF951.  Usually measurements are made at the center\nand at a single point on the primary flat or notch bisector 10 mm from the edge of the wafer opposite the fiducial;\nthis is known as test plan A-1.\nR2-5.3    Carbon  Concentration  should  be  measured  by  SEMI  MF1391,  JEITA  56,  and  DIN  50438/2.    The  most\nmodern  calibration  coefficients  are  used  in  SEMI  MF1391  and  JEITA  56.    For  these  methods,  the  test  specimen\ncannot be too heavily doped, and special thick test specimens may be necessary.\nR2-5.4  Boron Contamination in heavily doped n-type silicon can be determined by SEMI MF1528.\nR2-6  Structural Characteristics\nR2-6.1  Dislocation Etch Pit Density, Slip, Lineage, Twins, and Swirl are usually displayed by etching and visual or\nmicroscopic observation.  JIS H 0609 is a comprehensive test method for carrying out this procedure with the use of\nnon-chromic etchants.  SEMI MF1809 also recommends non-chromic etchants for this test.  For the full procedure,\nSEMI MF1809 must be used with other standards including SEMI MF1726 and SEMI MF1810.  DIN 50434 is an\nolder,  but  comprehensive  test  procedure  to  observe  these  and  other  structural  defects  based  on  chrome-containing\netchants.  It is also possible to observe these defects by x-ray topography using DIN 50443/1.\nR2-6.2    Shallow  Pits  can  be  exposed  by  the  relatively  low  temperature  heating  cycle  and  procedures  in  SEMI\nMF1049 if they are present in sufficient density, but testing for shallow pits in production environments is usually\ncarried  out  using  the  temperature  cycle  in  SEMI  MF1727  followed  by  etching  with  etchants  discussed  in  SEMI\nMF1809, examination by SEMI MF1726, and counting by SEMI MF1810.  They can also be observed by using JIS\nH 0609.\nR2-6.3    Oxidation  Induced  Stacking  Faults  (OISF)  can  be  observed  by  using  JIS  H  0609,  or  by  using  the\ntemperature cycle in SEMI MF1727 followed by etching with etchants discussed in SEMI MF1809, examination by\nSEMI  MF1726,  and  counting  by  SEMI  MF1810.    OISF  can  also  be  observed  by  x-ray  topography  using  DIN\n50443/1 following thermal treatment according to JIS H 0609 or SEMI MF1727.\nR2-6.4    Oxide  Precipitates  (Bulk  Micro  Defects, BMD)  are  generated  with  the  use  of  a  temperature  cycle  such  as\nthose  in  SEMI  MF1239.    The  amount  of  precipitation  can  be  measured  by  the  oxygen  reduction  method  of  SEMI\nMF1239 or by direct observation by infrared that has not yet been standardized.\nR2-6.5  Bulk Defects can be detected by x-ray topography in accordance with DIN 50443/1.\nR2.7  Dimensional Characteristics\nR2-7.1  Diameter is presently very well controlled in silicon wafers that have been edge profiled with cam follower\nequipment.  For three-point measurements at locations defined by SEMI MF2074 and, except for positions on 150\nmm  diameter,  n-type  (100)  wafers,  by  DIN  50441/4.    The  latter  utilizes  a  measuring  or  projection  microscope  to\nmake  the  diameter  measurements,  but  the  former  allows  a  dial  gauge  or  any  other  equally  accurate  method  of\ndimensional measurement."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 47\nR2-7.2  Flat Length should be determined by SEMI MF671.  If flat diameter is specified instead of flat length, it can\nbe  determined  by  \xb66.2.1  of  DIN  50441/4  or  by  a  dial  gauge  method  as  agreed  upon  between  the  supplier  and\ncustomer.    Both  SEMI  MF671  and  DIN  50441/4  take  account  of  the  possibility  that  the  ends  of  the  flat  might  be\nrounded.\nR2-7.3  Notch Dimensions should be determined by SEMI MF1152 (see Figure 5).\nR2-7.4  Flat Orientation can be confirmed by SEMI MF847.  There is no standardized method for determining the\ncrystallographic orientation of the diameter that bisects the notch.\nR2-7.5  Edge Profile is usually determined by using one of the two templates (see Figure 6) with Method B of SEMI\nMF928  or  Procedure  2  of  DIN  50441/2,  both  of  which  are  nondestructive.    The  other  two  procedures  in  these\nmethods are destructive and not so widely used.\nR2-7.6    Thickness  is  usually  determined  at  the  center  point  of  the  wafer  with  the  use  of  SEMI  MF1530,  an\nautomated  technique.    Manual  techniques  originally  used  in  the  industry  include  SEMI  MF533,  JIS  H  0611,  and\nDIN 50441/1.\nNOTE 2:  Test  methods  SEMI  MF1530  (for  thickness,  thickness  variation,  and  flatness),  SEMI  MF1451  (for  sori),  and  SEMI\nMF1390  (for  warp)  may  not  be  suitable  for  use  on  large  diameter  wafers  with  polished  back  surfaces.    New  standardized  test\nmethods for measuring these parameters on such wafers are under development.\nR2-7.7    Total  Thickness  Variation  (TTV)  was  originally  determined  with  the  use  of  manual  5-point  techniques\ncovered in SEMI MF533, JIS H 0611, and DIN 50441/1.  JIS H 0611 differs from SEMI MF533 and DIN 50441/1,\nin that the measurements in JIS H 0611 are taken at the center and at 5 mm from the edge on diameters parallel and\nperpendicular to the primary flat or notch bisector, while the measurements in SEMI MF533 and DIN 50441/1 are\ntaken at the center and at 6 mm from the edge on diameters 30 degrees and 120 degrees counterclockwise from the\nbisector to the primary flat or notch (with the wafer facing front surface up).  TTV can also be determined with the\nuse  of  SEMI  MF657,  which  involves  a  continuous  scan  pattern  over  a  portion  of  the  wafer  surface.    Currently,\nhowever,  it  is  most  frequently  determined  using  SEMI  MF1530,  which  involves  an  automated  continuous  scan\npattern over the entire wafer surface.  In this case, the quantity determined is equal to the global flatness GBIR (see\nAppendix 1 and Note 1, above).\nR2-7.8    Surface  Orientation  can  be  determined  by  the  x-ray  methods  of  SEMI  MF26,  JEITA  EM-3501,  or  DIN\n50433/1, the optical method of SEMI MF26 or DIN 50433/2, or the Laue method of DIN 50433/3.\nR2-7.9  For off-orientation {111} wafers, the orthogonal misorientation is specified for each of the wafer categories\nin Tables 4 through 9.  There is no standardized measurement method for this property so it should be determined by\na method agreed upon between supplier and customer.\nR2-7.10  Bow can be determined with the manual methods SEMI MF534 and JIS H 0611.  Currently, bow is not as\nwidely used a parameter as warp.\nR2-7.11  Warp is currently most often measured with the use of SEMI MF1390, which is an automated method with\nfull surface scan and correction for gravitational sag.  It can also be measured with the use of the contactless manual\nmethod SEMI MF657, in which the prescribed scan pattern covers only a portion of the wafer surface in which there\nis  no  correction  for  gravitational  sag.    As  noted  in  Appendix  2,  different  reference  planes  are  used  for  the  two\nmethods.    Because  SEMI  MF657  employs  a  back  surface  reference  plane,  the  measured  warp  may  include\ncontributions from thickness variation of the wafer.  SEMI MF1390 employs a median surface reference plane and\nis not susceptible to interferences from thickness variations.  In general, the latter is preferred, especially for wafers\n150 mm in diameter and larger (see Note 1, above).\nR2-7.12  Sori , which is sometimes specified in lieu of bow or warp or both, can be determined by SEMI MF1451\n(see Note 1, above).\nR2-7.13    Global  Flatness  can  be  determined  by  either  capacitance  measurements,  as  in  SEMI  MF1530,  or  by\nmultiple beam interference, as in DIN 50441/3.  Generally, the former is considered to be more reliable, especially\nas the need increases for measuring smaller flatness deviation (see Note 1, above).  As noted in \xb6R2-7.7, GBIR is the\nsame as TTV; other global flatness parameters are discussed in Appendix 1."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 48\nR2-7.14    Site  Flatness  is  generally  determined  by  SEMI  MF1530  (see  Note  1,  above).    The  most  commonly  used\nsite  flatness  parameter  is  SFQR;  other  site  flatness  parameters  are  discussed  in  Appendix  1.    Although  it  is  not\nwidely used, the scanning site flatness parameter SFSR was recently introduced.  For this parameter, use a subsite\nwidth, Wss, equal to 8 mm and orient the wafer so the effective scan direction is along the wafer\u2019s y-axis as defined\nin SEMI M20.\nR2-7.14.1  SEMI M49 is a guide for specifying test equipment for use in determining thickness, shape, and flatness\nparameters on wafers intended to be used to fabricate advanced integrated circuits.\nR2-7.15  Nanotopography should be determined by SEMI M43.  This guide gives a variety of options that can be\nused,  so  it  is  essential  to  specify  the  various  conditions  that  are  desired  in  any  given  case.    The  conditions  chosen\nshould be agreed upon between supplier and customer.\nR2-8  Front Surface Chemistry\nR2-8.1  Surface Metal Contaminants\nR2-8.1.1    Sodium,  aluminum,  potassium,  and  iron  can  be  measured  by  secondary  ion  mass  spectrometry  (SIMS),\ninductively  coupled  plasma  mass  spectrometry  (ICP/MS),  or  atomic  absorption  spectroscopy  (AAS).    SIMS  has\nbeen  standardized  as  SEMI  MF1617.    The  latter  two  methods  are  frequently  combined  with  vapor  phase\ndecomposition (VPD), but they have not yet been standardized.\nR2-8.1.2    Potassium,  chromium,  iron,  nickel,  copper,  and  zinc  can  be  measured  by  Total  Reflection  X-Ray\nFluorescence  Spectroscopy  (TXRF),  ICP/MS,  and  AAS.    TXRF  has  been  standardized  both  with  (SEMI  M33  and\nISO 17706) and without (ISO 14706) use of VPD to preconcentrate the surface metal contaminants.\nR2-8.1.2.1  VPD is chemical preconcentration of the surface metals using vapor phase HF to decompose the surface\nnative oxide and a water (or acid-spiked water) droplet to scan across the wafer dissolving the surface metals.  The\nrecovery  rate  of  this  preconcentration  method  is  dependent  upon  the  chemistry  of  the  surface  metals  and  upon  the\nchemistry used for the preconcentration.  An alternative preconcentration method to VPD is to scan an acid droplet\nacross the wafer surface.\nR2-8.1.2.2  VPD/AAS is a single-element technique which is widely used in Japan.  It is element-specific and very\nsensitive.    VPD/ICP-MS  is  a  rapid  multi-element  technique  which  is  a  more  recent  development.    It  is  also  very\nsensitive,  but  its  reproducibility  is  dependent  upon  the  injection  process  into  the  ICP-MS.    VPD/TXRF  is  an  even\nmore  recently  developed  multi-element  technique.    It  is  also  very  sensitive,  but  its  reproducibility  is  dependent  on\nthe residue-drying process.\nR2-8.2  Surface Organics can be measured by SEMI MF1982.  This standard describes two methods; the method to\nbe utilized should be agreed upon between supplier and customer.\nR2-9  Surface Inspection Characteristics\nR2-9.1  Visual Inspection of either the front or back surface of wafers can be carried out in accordance with SEMI\nMF523 or JIS H 0614.  The following conditions should be used for examination under high intensity illumination:\n\u2022 Background light intensity: 8 \xb1 2 fc (86 \xb1 22 lux),\n\u2022 Angle (alpha): 45\xb0 \xb1 10\xb0, and\n\u2022 Angle (beta): 90\xb0 \xb1 10\xb0.\nSee \xb66.8 for a discussion of which artifacts on the surface should be considered as defects.  SEMI MF154 is a useful\nguide for identifying structures and contaminants seen on silicon surfaces.\nR2-9.1.1  Scratches\u2014In inspecting for scratches, it is important to note that while macro-scratches can be seen under\nboth  high  intensity  and  diffuse  illumination,  micro-scratches  can  be  seen  only  under  high  intensity  illumination.\nTherefore, to separate the two kinds of scratches, it is necessary to count the scratches observed under both kinds of\nillumination.    The  count  of  scratches  seen  under  diffuse  illumination  is  the  number  of  macro-scratches  while  the\ndifference  of  the  counts  seen  under  high  intensity  illumination  and  diffuse  illumination  is  the  number  of  micro-\nscratches.    Of  course,  if  the  total  requirement  is  for  no  scratches  of  either  kind,  then  examination  under  high\nintensity illumination only is adequate."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 49\nR2-9.2  X-ray Topography (DIN 50443/1) can also be used to test for defects in silicon wafers.  This method may\nsee  defects  that  do  not  intersect  the  surface,  and  can  also  be  used  to  examine  for  bulk  defects  in  the  wafer  (see\nSection 2.4.10 of Table 1).\nR2-9.3    Automated  Surface  Inspection  by  Light  Scattering  can  also  be  used  to  detect  many  surface  defects,\nespecially on polished surfaces.  These techniques have not been fully standardized but there is a group of standards\nthat  assist  in  making  certain  that  the  instruments  are  performing  correctly.    These  include  SEMI  M52  for\ndetermining  if  surface  scanning  inspection  systems  (SSIS)  have  suitable  characteristics  for  the  desired  use,  SEMI\nM53  for  calibrating  SSISs,  SEMI  M58  for  assuring  that  the  calibration  artifacts  meet  the  desired  requirements,\nSEMI M50 for determining capture rate characteristics of SSISs and SEMI M35 for discriminating among various\nsurface  features  with  an  SSIS.    Because  of  the  lack  of  complete  standardization,  the  testing  conditions  for  use  of\nSSISs should be agreed upon between supplier and customer.\nR2-9.3.1    Localized  Light  Scatterers  \u2014  SSISs  are  particularly  appropriate  for  inspecting  polished  surfaces  for  the\npresence of particles and other localized light scatterers (LLS).  In this case, it is essential to define the size ranges\n(in  units  of  latex  sphere  equivalents,  LSE)  as  well  as  the  maximum  permissible  counts,  usually  in  terms  of  counts\nper wafer, but occasionally in terms of counts per unit area.\nR2-9.4  Surface Roughness affects the size of particle or other LLS that can be detected on a surface.  SEMI M40\nprovides guidance on how to measure and report surface roughness on planar surfaces.  Surface microroughness can\nbe determined with SSISs, through the use of the power spectral density as described in SEMI MF1811, or with an\natomic  force  microscope,  which  can  be  calibrated  with  the  use  of  JEITA  EM-3505.    Other  documents  useful  in\nconnection  with  surface  microroughness  measurements  include  ISO  4287/1  and  ANSI/ASME  B46.1.    Because  of\nthe lack of standardization, the testing conditions for surface microroughness measurements should be agreed upon\nbetween supplier and customer.\nR2-9.5  Back Surface Finish of 300 mm diameter wafers is specified as \u201cpolished.\u201d  The standard quantitative test\nfor the polish finish, which is not a smooth as the mirror polished front surface, is gloss.  The general techniques for\ndetermining gloss are given in ASTM Test Method D 523 and JIS Z 8741.  However, for measuring gloss of silicon\nsurfaces,  visible  illumination  at  a  60\xb0  angle  of  incidence  is  referenced  to  a  mirror  polished  silicon  front  surface.\nSurface microroughness measurements (see \xb6R2-9.4) can also be used as a quantitative test for back surface finish,\nespecially when it is necessary to observe particles or other LLSs smaller than 0.25 \u03bcm LSE on the surface."),(0,a.yg)("p",null,"NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature,  respecting  any  materials  or  equipment  mentioned  herein.  These  standards  are  subject  to  change  without\nnotice.\nBy  publication  of  this  standard,  Semiconductor  Equipment  and  Materials  International  (SEMI)  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  items  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights are entirely their own responsibility."),(0,a.yg)("p",null,"SEMI M1-0305 \xa9 SEMI 1978, 2005 50\nREVISION RECORD\nNOTICE:    The  Revision  Record  is  an  official  part  of  the  standard.    It  is  optional  and  placed  at  the  end  of  the\nstandard.  Negative votes may not be based on the Revision Record."),(0,a.yg)("p",null,"Cycle       Ballot         Section       Description       Committee\nApproval\n0305         3907         Entire\nDocument\nThis revision combines most of SEMI M1 with parts of SEMI M18 to\nform a new set of specifications that includes:\nPurpose, a new scope, referenced standards, ordering information\n(consolidated with some of SEMI M18), requirements (assembled\nfrom several existing sections in SEMI M1), sampling, test methods,\ncertification, and packing and shipping container labeling sections;\nBasic polished wafer specifications (developed by the Basic Wafer\nSpecification TF);\nThe two appendices and one related information section included in\nprevious editions of SEMI M1; and\nA new related information section on detailed discussion of test\nmethods, based largely on material previously in SEMI M28.\nA new table of contents has been added to make it easier to locate\nspecific information in the standard, and the terminology section of\nSEMI M1 was combined with SEMI MF1241 and issued as SEMI\nM59.  The EDI codes from SEMI M18 remain in that standard.\nThe material in all of the substandards previously included at the end of\nSEMI M1 is now included in the body of the document with no change\nof the technical content.  In addition, polished wafers and substrates\nhave been assigned category numbers based on the previous\nsubstandard designation number.  In some cases there are two\ncategories, based on differences in the edge rounding template used.\nAll of the specification requirements previously in the substandards\nhave been moved to tables as follows:\nSubstandard        Nominal        Diameter  Located in Table    Wafer Category(s)\nSEMI M1.1 2 inch 4 1.1\nSEMI M1.2 3 inch 4 1.2\nSEMI M1.5 100 mm 5 1.5\nSEMI M1.6 100 mm 5 1.6\nSEMI M1.7 125 mm 5 1.7\nSEMI M1.8 150 mm 6 1.8.1 and 1.8.2\nSEMI M1.9 200 mm 9 1.9.1 and 1.9.2\nSEMI M1.10 200 mm 8 1.10.1 and 1.10.2\nSEMI M1.11 100 mm 7 1.11\nSEMI M1.12 125 mm 7 1.12\nSEMI M1.13 150 mm 8 1.13.1 and 1.13.2\nSEMI M1.15 300 mm 9 1.15\nAdditional material related to 300 mm wafers is given elsewhere in\nSEMI M1, most notably in \xb66.5.1.4, which describes the wafer marking\nrequirements.  Also it should be noted that (1) the information on\nsurface orientation, for which the substandards allowed any of a\nnumber of options, has been moved to Item 2-1.8 of Table 1, Silicon\nWafer Specification Format for Order Entry, Parts 1 and 2, and (2) the\ninformation on orthogonal misorientation, which is the same for all\n(111) silicon wafers has been moved to Item 2-1.9 of the same table."),(0,a.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M2-1103 \xa9 SEMI 1985, 2003 1\nSEMI M2-1103\nSPECIFICATlON FOR SILICON EPITAXIAL WAFERS FOR DISCRETE\nDEVICE APPLICATIONS\nThis  specification  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility  of  the  North  American  Silicon  Wafer  Committee.  Current  edition  approved  by  the  North\nAmerican  Regional  Standards  Committee  on  July  12,  2003.    Initially  available  at  ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  October\n2003; to be published November 2003. Originally published in 1985; previously published September 1997.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1    This  specification  defines  silicon  epitaxial  wafer\nrequirements     for     discrete     semiconductor     device\nmanufacture.   It   is   restricted   to   wafers   with   device\nfeature sizes in excess of 1 \u03bcm or wafers with epi layers\nthicker than 25 \u03bcm.  By defining inspection procedures\nand  acceptance  criteria,  suppliers  and  consumers  may\nuniformly  define  product  characteristics  and  quality\nrequirements.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1  This specification covers characteristics of both the\nsubstrate  (through  reference  to  SEMI  M1)  and  the\nepitaxial layer including handling and packaging."),(0,a.yg)("li",{parentName:"ol"},"2  This specification is specifically directed to silicon\nhomoepitaxial    deposits    thicker    than    25    \u03bcm    on\nhomogeneous   silicon   substrates   or   similar   epitaxial\nwafers  that  are  to  be  used  to  make  discrete  devices.\nSpecifications  for  silicon  epitaxial  wafers  with  greater\nuniformity and more stringent surface defect criteria are\ngiven in SEMI M11."),(0,a.yg)("li",{parentName:"ol"},"3    The  primary  standardized  properties  set  forth  in\nthis   specification   relate   to   physical,   electrical,   and\nsurface defect parameters."),(0,a.yg)("li",{parentName:"ol"},"4    A  complete  purchase  specification  requires  that\nadditional  physical  properties  be  specified  along  with\nsuitable  test  methods  for  their  measurement.    SEMI\nM18 may be used for this purpose.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI      M1      \xf3      Specifications      for      Polished\nMonocrystalline Silicon Wafers\nSEMI   M11   \xf3   Specifications   for   Silicon   Epitaxial\nWafers for Integrated Circuit (IC) Applications\nSEMI M17 \xf3 Specification for a Universal Wafer Grid\nSEMI  M18  \xf3  Format  for  Silicon  Wafer  Specification\nForm for Order Entry\nSEMI MF95 \xf3 Test Method for Thickness of Epitaxial\nLayers  of  Silicon  on  Substrates  of  the  Same  Type  by\nInfrared Reflectance\nSEMI   MF110   \xf3   Test   Method   for   Thickness   of\nEpitaxial  or  Diffused  Layers  in  Silicon  by  the  Angle\nLapping and Staining Technique\nSEMI  MF154  \xf3  Guide  for  Identification of Structures\nand Contaminants Seen on Specular Silicon Surfaces\nSEMI  MF374  \xf3  Test  Method  for  Sheet  Resistance  of\nSilicon  Epitaxial,  Diffused,  and  Ion-Implanted  Layers\nUsing   an   Inline   Four-Point   Probe   with   the   Single\nConfiguration\nSEMI  MF398  \xf3  Test  Method  for  Majority  Carrier\nConcentration  in  Semiconductors  by  Measurement  of\nWavelength of the Plasma Resonance Minimum\nSEMI    MF523    \xf3    Practice    for    Unaided    Visual\nInspection of Polished Silicon Slices\nSEMI    MF525    \xf3    Test    Method    for    Measuring\nResistivity   of   Silicon   Wafers   Using   a   Spreading\nResistance Probe\nSEMI    MF672    \xf3    Test    Method    for    Measuring\nResistivity  Profiles  Perpendicular  to  the  Surface  of  a\nSilicon Wafer Using a Spreading Resistance Probe\nSEMI   MF723   \xf3   Practice   for   Conversion   between\nResistivity  and  Dopant  Density  for  Boron-Doped  and\nPhosphorus-Doped Silicon\nSEMI MF1241 \xf3 Terminology of Silicon Technology\nSEMI  MF1392  \xf3  Test  Method  for  Determining  Net\nCarrier    Density    Profiles    in    Silicon    Wafer    by\nCapacitance-Voltage   Measurements   with   a   Mercury\nProbe\nSEMI  MF1393  \xf3  Test  Method  for  Determining  Net\nCarrier  Density  in  Silicon  Wafers  by  Miller  Feedback\nProfiler Measurements with a Mercury Probe\nSEMI     MF1726     \xf3     Guide     for     Analysis     of\nCrystallographic Perfection of Silicon Wafers")),(0,a.yg)("p",null,"SEMI M2-1103 \xa9 SEMI 1985, 2003 2\n3. 2  Other Standards\n1"),(0,a.yg)("p",null,"ANSI/ASQC  Z1.4  \xf3  Sampling  Procedures  and  Tables\nfor Inspection by Attributes\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1      Many   terms   relating   to   silicon   technology   are\ndefined in SEMI MF1241.\n4. 2      Descriptions   of   other   epitaxial   wafer   defects\ncovered in Table 1 are given in SEMI MF154.\n4. 3  Other terms are defined as follows:\n4. 3.1  autodoping,     of     an     epitaxial     layer     \xf3\nincorporation  of  dopant  originating  from  the  substrate\ninto the epitaxial layer.  Also called self-doping.\nNOTE  1:    Sources  of  autodoping  can  be  the  back  and  front\nsurfaces  and  edges  of  the  substrate,  other  substrates  in  the\nreactor,   the   susceptor,   or   other   parts   of   the   deposition\nassembly.\n4. 3.2  chemical   vapor   deposition,   in   semiconductor\ntechnology \xf3 a process in which a controlled chemical\nreaction produces a thin surface film.\nNOTE 2:  Epitaxial growth is an example of a special case of\nchemical vapor deposition (CVD).\n4. 3.3  edge crown \xf3 the difference between the surface\nelevation 1/8 inch (3.2 mm) from the edge of the wafer\nand the elevation at the wafer edge.\n4. 3.4  effective  layer  thickness,  of  an  epitaxial  layer  \xf3\nthe depth from the front surface in which the net carrier\ndensity is within the specified limits.\n4. 3.5  epi  profile  slope,  of  an  epitaxial  layer  \xf3  the\ndifference between the net carrier density at 0.75 of the\nlayer thickness and the net carrier density at 0.25 of the\nlayer thickness divided by one-half the layer thickness:"),(0,a.yg)("p",null,"t\nNN\ntt\n5. 0\nslope profile epi\n25. 075.0"),(0,a.yg)("h1",{id:""},"\u2212"),(0,a.yg)("p",null,"(1)\nwhere:\nN =  net carrier density, cm\n\u22123\n, and\nt = layer thickness, \u03bcm.\n4. 3.6  epitaxial   layer   \xf3   a   layer   of   single   crystal\nsemiconductor  material  grown  on  a  host  substrate  that\ndetermines its orientation."),(0,a.yg)("p",null,"1 American Society for Quality Control, 611 East Wisconsin Avenue,\nMilwaukee, WI 53202"),(0,a.yg)("ol",{start:4},(0,a.yg)("li",{parentName:"ol"},"3.7  epitaxy \xf3 The growth of a single crystal layer on\na  substrate  of  the  same  material,  homoepitaxy;  or  on  a\nsubstrate of different material with a compatible crystal\nstructure, heteroepitaxy."),(0,a.yg)("li",{parentName:"ol"},"3.8  flat zone, of an epitaxial layer \xf3 The depth from\nthe  front  surface  to  the  point  where  the  net  carrier\ndensity is 20% greater than or less than the average net\ncarrier density (see Section 8.3.2) of the region between"),(0,a.yg)("li",{parentName:"ol"},"25 and 0.75 of the layer thickness."),(0,a.yg)("li",{parentName:"ol"},"3.9  thickness,  of  an  epitaxial  layer  \xf3  The  distance\nfrom  the  surface  of  the  wafer  to  the  layer-substrate\ninterface."),(0,a.yg)("li",{parentName:"ol"},"3.10  transition  width,  of  an  epitaxial  layer  deposited\non   a   more   heavily   doped   substrate   of   the   same\nconductivity  type  \xf3  The  difference  between  the  layer\nthickness  as  determined  by  infrared  reflectance  (see\nSection  8.3.1)  and  the  flat  zone  based  on  the  same\nthickness measurement.\n5  Ordering Information"),(0,a.yg)("li",{parentName:"ol"},"1  Purchase orders for the epitaxial layer on substrates\nfurnished    to    this    specification    shall    include    the\nfollowing items:"),(0,a.yg)("li",{parentName:"ol"},"1.1  Substrate characteristics,"),(0,a.yg)("li",{parentName:"ol"},"1.2  Silicon source (if required) (see Note 3),"),(0,a.yg)("li",{parentName:"ol"},"1.3    Conductivity  type  and  doping  source  (see  Note\n3),"),(0,a.yg)("li",{parentName:"ol"},"1.4  Etch removal (if required),"),(0,a.yg)("li",{parentName:"ol"},"1.5  Center-point thickness and thickness tolerances,"),(0,a.yg)("li",{parentName:"ol"},"1.6  Radial thickness variation range,"),(0,a.yg)("li",{parentName:"ol"},"1.7    Center-point  net  carrier  density  and  net  carrier\ndensity    tolerances    (or    resistivity    and    resistivity\ntolerances) (see Note 4),"),(0,a.yg)("li",{parentName:"ol"},"1.8  Radial net carrier density (or resistivity) variation\nrange (see Note 4),"),(0,a.yg)("li",{parentName:"ol"},"1.9  Epitaxial wafer defect limits,"),(0,a.yg)("li",{parentName:"ol"},"1.10    Methods  of  test  and  measurements  (see  Section\n8),"),(0,a.yg)("li",{parentName:"ol"},"1.11  Lot acceptance procedures (see Section 7),"),(0,a.yg)("li",{parentName:"ol"},"1.12  Certification (if required) (see Section 9), and"),(0,a.yg)("li",{parentName:"ol"},"1.13  Packing and marking (see Section 10).\nNOTE 3:  The dopant, doping method, and growth method are\ndifficult  to  ascertain  in  the  finished  wafers.  Verification  test\nprocedures  or  certification  of  these  characteristics  shall  be\nagreed  upon  between  the  supplier  and  the  purchaser  (see\nSection 9).")),(0,a.yg)("p",null,"SEMI M2-1103 \xa9 SEMI 1985, 2003 3\nNOTE 4:  Care should be taken in converting between carrier\ndensity   and   resistivity   using   SEMI   MF723.      Multiple\nconversions    may    introduce    differences    in    values.    For\nexample,  converting  from  carrier  density  (C\ni\n)  to  resistivity\nand back to carrier density (C\nf\n), may result in C\ni\nnot equaling\nC\nf\n.\n6  Requirements\n6. 1  The substrate shall conform to SEMI M1 and to the\nappropriate polished silicon wafer standard.\n6. 2    Epitaxial  wafer  defects  shall  not  exceed  the  limits\nas given in Table 1.\nNOTE  5:    When  an  unetched  wafer  is  observed  for  slip,  it  is\nimpossible to differentiate between slip and linear misfit lines.\n6. 3  Layer  Thickness  Variation  \xf3  Unless  otherwise\nspecified,   the   radial   thickness   variation   shall   be\ndetermined from values measured at the center and half\nradius  (R/2)  locations,  on  diameters  both  parallel  and\nperpendicular  to  the  primary  flat,  and  shall  be  \u2264  6%\ndefined as follows:"),(0,a.yg)("p",null,"100\n2\n(%)Variation\nmax\n\xd7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ed\n\uf8eb"),(0,a.yg)("h1",{id:"-1"},"\u2212"),(0,a.yg)("p",null,"C\nC\nR\n(2)\nwhere  R/2  denotes  one  of  the  layer  thickness  values\nmeasured  at  half  radius  and  C  denotes  the  value  at  the\ncenter point.\n6. 4  Net  Carrier  Density  Variation  \xf3  The  radial  net\ncarrier   density   variation   shall   be   determined   from\nvalues  measured  at  the  center  and  half  radius  (R/2)\nlocations,  on  diameters  both  parallel  and  perpendicular\nto  the  primary  flat,  and  shall  be  \u226410%  for  net  carrier\ndensity \u22651 \u25ca 10\n15\ncm\n-3\nand \u226415% for net carrier density\n<1 \u25ca 10\n15\ncm\n-3\ndefined as follows:"),(0,a.yg)("p",null,"100\n2\n(%)Variation\nmax\n\xd7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ed\n\uf8eb"),(0,a.yg)("h1",{id:"-2"},"\u2212"),(0,a.yg)("p",null,"C\nC\nR\n(3)\nwhere R/2 denotes one of the net carrier density values\nmeasured  at  half  radius  and  C  denotes  the  value  at  the\ncenter point.\n7  Sampling\n7. 1      Unless   otherwise   specified,   appropriate   sample\nsizes  shall  be  selected  from  each  lot  according  to\nANSI/ASQC  Z1.4.  Each  quality  characteristic  shall  be\nassigned    an    acceptable    quality    level    (AQL)    in\naccordance  with  ANSI/ASQC  Z1.4.    Inspection  levels\nshall be agreed upon between supplier and purchaser.\n7. 2    Unless  otherwise  specified,  the  following  AQL\xeds\nshall be assigned:\n7. 2.1  Epitaxial layer thickness, 6.5%,\n7. 2.2  Epitaxial layer net carrier density, 6.5%,\n7. 2.3  Epitaxial wafer defects, cumulative, 4.0%.\n8  Test Methods\n8. 1    Measurements  shall  be  carried  out  in  conformance\nwith  the  specified  SEMI  methods.  Where  no  methods\nare  specified  or  where  choices  are  given,  the  supplier\nand  purchaser  shall  agree  in  advance  on  the  means  for\nmaking the measurement.\n8. 2  Substrate    \xf3    Determine    in    accordance    with\nmethods defined in SEMI M1.\n8. 3  Epitaxial Layer\n8. 3.1  Thickness   \xf3   Determine   in   accordance   with\nSEMI MF95 or SEMI MF110.\nNOTE  6:    There  is  a  possibility  that  various  types  of  infrared\nreflectance  instrumentation  may  result  in  different  values  of\nepitaxial  layer  thickness.  Therefore,  the  instrumentation  used\nshall be agreed upon between supplier and purchaser.\n8. 3.2  Net  Carrier  Density  \xf3  Determine  by  method(s)\nagreed upon between supplier and purchaser.\nNOTE  7:      SEMI  MF1392  and  SEMI  MF1393  are  methods\nfor  measuring  net  carrier  density  using  a  mercury  probe\ncontact.    If  resistivity  is  measured,  as  by  SEMI  MF374  or\nSEMI  MF525,  conversion  to  dopant  density  shall  be  made\nusing SEMI MF723. Net carrier density of very heavily doped\nlayers  (or  substrates)  may  be  found  using  SEMI  MF398.  Net\ncarrier   density   profiles   may   be   determined   directly   in\naccordance   with   SEMI   MF1392   or   SEMI   MF1393   or\nindirectly  in  accordance  with  SEMI  MF672,  with  conversion\nfrom  resistivity  to  net  carrier  density  in  accordance  with\nSEMI  MF723.  If  the  method  used  for  determining  the  net\ncarrier   density   profile   is   not   the   same   as   that   used   to\ndetermine  the  center  point  net  carrier  density,  correlation\nbetween the two methods used shall be established.\n8. 3.3  Epitaxial    Wafer    Defects    \xf3    Determine    in\naccordance with the methods given in Table 1.\n8. 3.3.1    Surface  inspection  shall  be  performed  before\nany  other  testing.  Wafers  may  be  cleaned  prior  to\ninspection    to    minimize    difficulty    in    the    visual\ninspection of defects other than foreign matter.\n8. 3.3.2    Inspection  for  slip  shall  be  done  using  grid\nelements  constructed  in  accordance  with  SEMI  M17.\nAn  element  is  defective  if  it  contains  one  or  more  slip\nlines.  The  total  number  of  defective  elements  shall  be\nless than or equal to n, where n is listed in Table 1.\n8. 4      If   substrates   of   different   type   and   net   carrier\ndensity  than  the  product  substrates  are  to  be  used  for\ndeposition  control,  their  type,  net  carrier  density,  and\nquantity  per  run  or  lot  shall  be  agreed  upon  between\nsupplier and purchaser."),(0,a.yg)("p",null,"SEMI M2-1103 \xa9 SEMI 1985, 2003 4\n9  Certification\n9. 1    Upon  request  of  the  purchaser  in  the  contract  or\norder,  a  manufacturer\xeds  or  supplier\xeds  certification  that\nthe material was manufactured and tested in accordance\nwith this specification, together with a report of the test\nresults, shall be furnished at the time of shipment.\n9. 2    The  user  and  supplier  may  agree  that  the  material\nshall   be   certified   as   \xeccapable   of   meeting\xee   certain\nrequirements.  In  this  context,  \xeccapable  of  meeting\xee\nshall signify that the supplier is not required to perform\nthe  appropriate  tests  in  Section  8;  however,  if  the  user\nperforms  the  test  and  the  material  fails  to  meet  the\nrequirement, the material may be subject to rejection.\n10  Packing and Package Labeling\n10. 1    Special  packing  requirements  shall  be  subject  to\nagreement  between  the  supplier   and   the   purchaser.\nOtherwise,  all  wafers  shall  be  handled,  inspected,  and\npacked   in   such   a   manner   as   to   avoid   chipping,\nscratches,  and  contamination,  and  in  accordance  with\nthe best industry practices to provide protection against\ndamage during shipment.\n10. 2    The  wafers  supplied  under  these  specifications\nshall be identified by appropriately labeling the outside\nof each box or container, and each subdivision thereof,\nin which it may reasonably be expected that the wafers\nwill be stored prior to further processing. Identification\nshall  include  supplier\xeds  name  and  reference  number,\npurchaser\xeds  P.O.  number,  quantity,  dopant,  orientation,\nconductivity  type  of  substrates  and  epitaxial  layers,\ncarrier  density  (or  resistivity,  if  so  specified  in  the\npurchase   order   or   contract),   and   thickness   of   the\nepitaxial  layer.  The  reference  number  assigned  by  the\nsupplier   shall   provide   ready   access   to   information\nconcerning   the   fabrication   history   of   the   particular\nwafers in that lot. Such information shall be retained on\nfile  at  the  manufacturer\xeds  facility  for  at  least  one  year\nafter the particular lot has been shipped."),(0,a.yg)("p",null,"SEMI M2-1103 \xa9 SEMI 1985, 2003 5\nTable 1  Discrete Epitaxial Wafer Defect Limits\nItem             Characteristics             Maximum Limit Test Method Notes\n1 Stacking Faults 15 per cm\n2\nSEMI                                               MF1726                                               1\n2                        Slip                        n = 36 grid elements SEMI M17 and SEMI\nMF1726\n1, 2, 3\n3 Haze NONE SEMI MF523 Section 12.21, 4, 5\n4 Scratches NONE SEMI MF523 Section 12.21, 5, 6\n5 Edge Chips NONE SEMI MF523 Section 12.27\n6 Edge Crown Projection above wafer surface not to exceed 1/3 of\nepi layer thickness\nTo be defined 2, 8\n7 Foreign Matter NONE SEMI MF523 Section 12.31, 4\n8                 Back                 Surface\nContamination\nNONE SEMI MF 523 Section 12.41, 4\nEpitaxial Layer Thickness  Front Surface\nCharacteristics Dependent on\nLayer Thickness\n< 25 \u03bcm 25\xf150 \u03bcm     50\xf1100 \u03bcm> 100 \u03bcm"),(0,a.yg)("p",null,"9 Large Point Defects\n(Density per m\n2\n)\n700 900 1200 1500 SEMI MF523 or, with\nautomated surface\ninspection equipment\n\u2265 20 \u03bcm LSE, based on\ncalibration of surface\nscanning inspection\nsystems with polystyrene\nlatex spheres, 90% capture\nrate\n1, 2, 5\n10         Total         Localized         Light\nScatterers"),(0,a.yg)("p",null,"(Density per m\n2\n)\n2000 2400 2700 3000 SEMI MF523 or with\nautomated surface\ninspection equipment\n\u2265 0.5 \u03bcm LSE, based on\ncalibration of surface\nscanning inspection\nsystems with polystyrene\nlatex spheres, 90% capture\nrate\n1, 2, 5\nNotes:"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"Defect limits shall apply to quality area, which is defined as the entire wafer surface except a defined outer annulus:  2 inch and 3 inch = 2 mm;\n100 mm and 125 mm = 3 mm; 150 mm and 200 mm = 4 mm and any are included in a window where there is a laser indentification mark.")),(0,a.yg)("h1",{id:"2"},"2"),(0,a.yg)("ol",{start:2},(0,a.yg)("li",{parentName:"ol"},"Test method(s) to be agreed upon between supplier and purchaser.")),(0,a.yg)("h1",{id:"3"},"3"),(0,a.yg)("ol",{start:3},(0,a.yg)("li",{parentName:"ol"},"For  observation  of  gross  slip,  examine  the  epi  layer  under  illumination  conditions  specified  in  Section  12.2  of  SEMI  MF523.  For  more\ndemanding applications, it may be desirable to etch the surface in accordance with SEMI MF1726 prior to the visual inspection.")),(0,a.yg)("h1",{id:"4"},"4"),(0,a.yg)("ol",{start:4},(0,a.yg)("li",{parentName:"ol"},"Any adherent contaminants, such as stains, glovemarks, dirt, smudges, and solvent residues. This characteristic does not include point defects.\nAny nonadherent contaminant or particulate matter easily removed by industry accepted cleaning techniques shall not constitute foreign matter or\nhaze.")),(0,a.yg)("h1",{id:"5"},"5"),(0,a.yg)("ol",{start:5},(0,a.yg)("li",{parentName:"ol"},"In today\xeds technology, it may be possible to do this inspection using automated laser scanning systems; however, a standard test procedure has\nyet to be developed.  Application of automated inspection must be agreed upon between supplier and user.")),(0,a.yg)("h1",{id:"6"},"6"),(0,a.yg)("ol",{start:6},(0,a.yg)("li",{parentName:"ol"},"The cumulative AQL for both front surface and back surface of wafer is 2.5%.")),(0,a.yg)("h1",{id:"7"},"7"),(0,a.yg)("ol",{start:7},(0,a.yg)("li",{parentName:"ol"},"The cumulative AQL for both front surface and back surface of wafer is 1.0%. Maximum radial penetration, 1.0 mm; maximum single chip\nperipheral length, 6.3 mm; maximum cumulative peripheral length, 6.3 mm.")),(0,a.yg)("h1",{id:"8"},"8"),(0,a.yg)("ol",{start:8},(0,a.yg)("li",{parentName:"ol"},"Edge crowning may be reduced by pre-epitaxy edge rounding, or removed by post-epitaxy edge rounding.")),(0,a.yg)("p",null,"SEMI M2-1103 \xa9 SEMI 1985, 2003 6\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\xeds  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,a.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 1\nSEMI M3-0304\nSPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SAPPHIRE\nSUBSTRATES\nThis  specification  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility  of  the  North  American  Silicon  Wafer  Committee.  Current  edition  approved  by  the  North\nAmerican  Regional  Standards  Committee  on  December  4,  2003.    Initially  available  at  ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"\nFebruary 2004; to be published March 2004. Originally published in 1978; last published November 2003.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1    Sapphire  substrates  are  utilized  for  heteroepitaxial\ngrowth  of  silicon  films  for  certain  types  of  device\nstructures.    The  properties  of  the  films  depend  in  part\non   the   properties   of   the   substrate   used.      These\nspecifications are intended to provide specifications for\nthe  criteria  necessary  for  growth  of  films  suitable  for\ndevice production.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1    These  specifications  cover  requirements  for  five\nsizes (from 2 inch to 150 mm) of monocrystalline high-\npurity  polished  sapphire  substrates.  Dimensional  and\ncrystallographic  orientation  characteristics  are  the  only\nstandardized  properties  set  forth  herein.  A  purchase\nspecification   may   require   that   additional   physical\nproperties  be  defined.  Many  of  these  properties  are\nlisted,    together    with    test    methods    suitable    for\ndetermining  their  magnitude.    Additional  information\nand  recommended  specification  levels  for  several  of\nthese  properties  are  provided  in  Related  Information\nsections."),(0,a.yg)("li",{parentName:"ol"},"2    These  specifications  are  directed  specifically  to\nsapphire    substrates    with    one    polished    surface.\nSubstrates  polished  on  both  sides,  or  unpolished,  or\nwith   epitaxial   deposits,   are   not   covered;   however,\npurchasers    of    such    substrates    may    find    these\nspecifications  to  be  a  useful  guide  in  defining  their\nrequirements."),(0,a.yg)("li",{parentName:"ol"},"3    Appendix  1  covers  dimensional  requirements  for\nreclaimed 3 inch sapphire substrates."),(0,a.yg)("li",{parentName:"ol"},"4  For referee purposes, U.S. customary units shall be\nused for substrates of 2.0 and 3.0 in. nominal diameters,\nand  SI  (System  International,  commonly  called  metric)\nunits for 100 mm and larger diameter substrates.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  health  practices  and  determine  the\napplicability  of  regulatory  or  other  limitations  prior  to\nuse.\n3  Referenced Standards"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI      M1      \u2014      Specifications      for      Polished\nMonocrystalline Silicon Wafers\nSEMI  MF26  \u2014  Test  Methods  for  Determining  the\nOrientation of a Semiconductive Single Crystal\nSEMI    MF523    \u2014    Practice    for    Unaided    Visual\nInspection of Polished Silicon Wafer Surfaces\nSEMI   MF533   \u2014   Test   Method   for   Thickness   and\nThickness Variation of Silicon Wafers\nSEMI  MF534  \u2014  Test  Method  for  Bow  of  Silicon\nWafers\nSEMI  MF671  \u2014  Test  Method  for  Measuring  Flat\nLength  on  Wafers  of  Silicon  and  Other  Electronic\nMaterials\nSEMI    MF847    \u2014    Test    Methods    for    Measuring\nCrystallographic  Orientation  of  Flats  on  Single  Crystal\nSilicon Wafers by X-Ray Techniques\nSEMI  MF928  \u2014  Test  Methods  for  Edge  Contour  of\nCircular    Semiconductor    Wafers    and    Rigid    Disk\nSubstrates\nSEMI    MF1810    \u2014    Test    Method    for    Counting\nPreferentially  Etched  or  Decorated  Surface  Defects  in\nSilicon Wafers\nSEMI  MF2074  \u2014  Guide  for  Measuring  Diameter  of\nSilicon and Other Semiconductor Wafers"),(0,a.yg)("li",{parentName:"ol"},"2  ASTM Standard\n1")),(0,a.yg)("p",null,"E   122   \u2014   Practice   for   Choice   of   Sample   Size   to\nEstimate the Average Quality of a Lot or Process"),(0,a.yg)("p",null,"1 Volume 14.02 of the Annual Book of ASTM Standards, ASTM\nInternational, 100 Barr Harbor Drive, West Conshohoken, PA 19428-\n2959, USA. Telephone: 610.832.9585, Fax: 610.832.9555, Website:\n",(0,a.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org"),"."),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 2\n3. 3  Other Standard\n2"),(0,a.yg)("p",null,"ANSI/ASQC  Z1.4-1993  \u2014  Sampling  Procedures  and\nTables for Inspection by Attributes\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1  Definitions\n4. 1.1  lot \u2014 for the purposes of these specifications, (a)\nall  of  the  substrates  of  nominally  identical  size  and\ncharacteristics  contained  in  a  single  shipment,  or  (b)\nsubdivisions of large shipments consisting of substrates\nas (a) above which have been identified by the supplier\nas constituting a lot.\n4. 1.2  sapphire (in  silicon-on-sapphire  technology)  \u2014\nsingle crystal aluminum oxide (Al\n2\nO\n3\n) having a definite\norientation that allows epitaxial silicon deposition.\n4. 1.3  substrate  \u2014  the  polished  sapphire  slice  upon\nwhich the epitaxial layer of silicon is grown.\n5  Ordering Information\n5. 1  Purchase orders for sapphire substrates furnished to\nthese specifications shall include the following items:\n5. 1.1  Nominal diameter (see Table 1),\n5. 1.2  Crystal growth method (see Note 1),\n5. 1.3  Surface  orientation (see  Table  1  and  Figures  1\nand 2),\n5. 1.4  Lot acceptance procedures (see Section 9),\n5. 1.5  Certification (if required) (see Section 12), and\n5. 1.6  Packing and marking (see Section 13).\n5. 2  The following items may be specified optionally in\naddition to those listed in Section 5.1:\n5. 2.1  Crystal perfection,\n5. 2.2  Surface defect and contaminant levels,\n5. 2.3  Impurities,\n5. 2.4  Front surface finish quality level (see Figures R2-\n1 through R2-4),\n5. 2.5  Back surface finish,\n5. 2.6  Secondary flat (see Figure 3),\n5. 2.7  Flatness (see Table 2), and\n5. 2.8  Edge Profile."),(0,a.yg)("p",null,"2 American Society for Quality Control, 611 East Wisconsin Avenue,\nMilwaukee, WI 53202.  Website: ",(0,a.yg)("a",{parentName:"p",href:"http://www.asqc.org."},"www.asqc.org."),"\nNOTE    1:    The    crystal    growth    method    (for    example,\nCzochralski  or  EFG  ribbon)  is  difficult  to  ascertain  in  the\nfinished     substrates.     Verification     test     procedures     or\ncertification  of  these  characteristics  (see  Section  12)  shall  be\nagreed upon between the supplier and the purchaser.\nNOTE  2:    Items  in  Section  5.2  are  less  commonly  specified\nthan   the   others   but   are   included   for   completeness   as\nparameters   for   which   methods   of   evaluation   have   been\ndeveloped.\n6  Dimensions and Permissible Variations\n6. 1    The  material  shall  conform  to  the  dimensions  and\ndimensional  tolerances  as  specified  in  Table  1  for  the\nfollowing parameters.\n6. 1.1  Diameter,\n6. 1.2  Center Point Thickness,\n6. 1.3  Total Thickness Variation,\n6. 1.4  Primary Flat Length,\n6. 1.5  Secondary Flat Length,\n6. 1.6  Flat Locations, and\n6. 1.7  Bow.\n6. 2    The  orientation  of  the  substrate  material  shall  be\nidentified by a flat system as defined in Section 11.\n6. 3    If  specified  in  the  purchase  order  or  contract  the\nfront  surface  flatness  shall  be  identified  in  accordance\nwith the classification system in Table 2.\n6. 4    If  specified  in  the  purchase  order  or  contract,  the\nedge shall be rounded and beveled.\n7  Materials and Manufacture\n7. 1    The  material  shall  consist  of  slices  from  sapphire\ngrown by the process specified in the purchase order or\ncontract.\n8  Physical Requirements\n8. 1    The  material  shall  conform  to  the  crystallographic\norientation details listed in Table 1 (see Figure 1).\n8. 2    The  following  items,  if  included,  shall  conform  to\nthe  requirements  specified  in  the  purchase  order  or\ncontract:\n8. 2.1  Crystal perfection,\n8. 2.2      Surface   defect   and   contaminant   levels   (See\nRelated Information 1 for surface defect definitions and\nTable  R1-1  for  suggested  allowable  levels  of  surface\ndefects.),\n8. 2.3  Amount of impurities,"),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 3\n8. 2.4    Front  surface  finish  quality  level  (see  Related\nInformation   2   and   Figures   R2-1   through   R2-4   for\ninformation   on   recommended   front   surface   finish\nquality levels), and\n8. 2.5  Back  surface  finish  (see  Related  Information  2\nfor recommended back surface finish level).\n9  Sampling\n9. 1  Unless  otherwise  specified,  ASTM  Practice  E  122\nshall  be  used.  When  so  specified,  appropriate  sample\nsizes shall be selected from each lot in accordance with\nANSI/ASQC   Z1.4-1993.   Each   quality   characteristic\nshall be assigned an acceptable quality level (AQL) and\nlot  total  percent  defective  (LTPD)  value  in  accordance\nwith  ANSI/ASQC  Z1.4-1993  definitions  for  critical,\nmajor,  and  minor  classifications.  If  desired  and  so\nspecified   in   the   contract   or   order,   each   of   these\nclassifications may alternatively be assigned cumulative\nAQL  and  LTPD  values.  Inspection  levels  shall  be\nagreed upon between the supplier and the purchaser.\n10  Test Methods\n10. 1  Dimensions \u2014 Measure as follows:\n10. 1.1  Diameter  \u2014  Determine  by  a  method  agreed\nupon   between   the   supplier   and   the   purchaser   at\nlocations      specified      in      Configuration      1      of\nSEMI MF2074.\nNOTE 3: Sapphire substrates are highly susceptible to surface\ndamage.  While  the  mechanical  dimensions  of  a  slice  can  be\nmeasured  by  use  of  tools  such  as  micrometer  calipers  and\nother conventional techniques, the substrate may be damaged\nphysically  in  ways  that  are  not  immediately  evident.  Special\ncare  must  therefore  be  used  in  the  selection  and  execution  of\nmeasurement methods.\n10. 1.2  Thickness,  Center  Point  \u2014  Determine  at  the\ncenter   of   the   substrate   (Point   2   in   Figure   4)   in\naccordance with SEMI MF533.\n10. 1.3  Total    Thickness    Variation    (5    point)    \u2014\nDetermine  in  accordance  with  SEMI  MF533,  except\nthat  thickness  measurements  shall  be  made  at  the  five\nlocations  in  Figure  4  instead  of  the  locations  specified\nin  SEMI  MF533.    Points  1,  3,  4,  and  5  in  Figure  4,\nwhich  define  the  locations  of  the  edge  measurements,\nare located 6 mm in from the wafer periphery.\n10. 1.4  Flat  Length  \u2014  Determine  in  accordance  with\nSEMI MF671.\n10. 1.5  Bow    \u2014    Determine    in    accordance    with\nSEMI MF534.\n10. 2  Flat Orientation \u2014 Determine in accordance with\nSEMI MF847.\n10. 3  Surface  Orientation  \u2014  Determine  in  accordance\nwith the x-ray method of SEMI MF26.\n10. 4  Crystal  Perfection  \u2014  Unless  otherwise  specified,\ndetermine in accordance with SEMI MF1810.\n10. 5  Surface Defects and Contamination \u2014 Determine\ndefects in accordance with SEMI MF523.\n10. 6  Other Impurities \u2014 Determine by methods agreed\nupon between the supplier and the purchaser.\n10. 7  Front  Surface  Finish  \u2014  Determine  by  methods\nagreed upon between the supplier and the purchaser.\n10. 8  Back  Surface  Finish  \u2014  Determine  by  methods\nagreed upon between the supplier and the purchaser.\n10. 9  Flatness  \u2014  Determine  by  a  method  agreed  upon\nbetween the supplier and the purchaser.\n10. 10  Edge  Profile  \u2014  Determine  by  a  method  agreed\nupon  between  the  supplier  and  the  purchaser.    Method\nB   of   SEMI   MF928   is   a   non-destructive   way   of\nevaluating  the  shape  of  the  edge  profile;  if  this  method\nis  used,  the  template  to  be  used  shall  be  agreed  upon\nbetween the supplier and the purchaser.\n11  Flat System\n11. 1      Figures   2   and   3   describe   the   primary   and\nsecondary flat system.\n11. 1.1  Primary Flat: 45\xb0 \xb1 2\xb0 in the counter-clockwise\ndirection  from  the  projection  of  the  c-axis  along  an  r-\nplane.\n11. 1.2  Secondary  Flat  (Optional):  90\xb0  \xb1  2\xb0  in  the\ncounter-clockwise   direction   from   the   primary   flat,\nalong an r-plane.\n11. 2  The a-axis lies between the two flats bisecting the\n90\xb0  angle.  Projection  of  the  c-axis  lies  45\xb0  in  the\nclockwise direction from the primary flat and 90\xb0 in the\nclockwise direction from the a-axis.\n12  Certification\n12. 1    Upon  request  of  the  purchaser  in  the  contract  or\norder,  a  manufacturer\u2019s  or  supplier\u2019s  certification  that\nthe material was manufactured and tested in accordance\nwith this specification, together with a report of the test\nresults, shall be furnished at the time of shipment.\n12. 2    In  the  interest  of  controlling  inspection  costs,  the\nsupplier  and  the  purchaser  may  agree  that  the  material\nshall   be   certified   as   \u201ccapable   of   meeting\u201d   certain\nrequirements.  In  this  context,  \u201ccapable  of  meeting\u201d\nshall signify that the supplier is not required to perform\nthe  appropriate  tests  in  Section  11.  However,  if  the\npurchaser  performs  the  test  and  the  material  fails  to"),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 4\nmeet  the  requirements,  the  material  may  be  subject  to\nrejection.\n13  Packing and Marking\n13. 1    Special  packing  requirements  shall  be  subject  to\nagreement  between  the  supplier   and   the   purchaser.\nOtherwise  all  slices  shall  be  handled,  inspected,  and\npacked   in   such   a   manner   as   to   avoid   chipping,\nscratches,  and  contamination,  and  in  accordance  with\nthe  best  industry  practices  to  provide  ample  protection\nagainst damage during shipment.\n13. 2  The substrates supplied under these specifications\nshall be identified by appropriately labeling the outside\nof  each  box  or  other  container,  and  each  subdivision\nthereof, in which it may reasonably be expected that the\nsubstrates  will  be  stored  prior  to  further  processing.\nIdentification shall include, as a minimum, the nominal\ndiameter, orientation, and lot number.  The lot number,\neither  (1)  assigned  by  the  original  manufacturer  of  the\nsubstrates,  or  (2)  assigned  subsequent  to  substrate\u2019s\nmanufacture, but providing reference to the original lot\nnumber,   shall   provide   ready   access   to   information\nconcerning   the   fabrication   history   of   the   particular\nsubstrates   in   that   lot.      Such   information   shall   be\nretained on file at the manufacturer\u2019s facility for at least\none month after that particular lot has been accepted by\nthe purchaser.\n","[n][m]"),(0,a.yg)("p",null,"Figure 1\nSapphire Crystallographic Diagrams"),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 5"),(0,a.yg)("p",null,"Figure 2\nSapphire Surface Orientation"),(0,a.yg)("p",null,"Figure 3\nPrimary and Secondary Flat Locations"),(0,a.yg)("p",null,"Figure 4\nMeasurement Points for Determination of Layer Thickness Variation"),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 6\nTable 1  Dimensional Specification for Sapphire Substrates\nNominal Diameter  2 inch 3 inch 100 mm 125 mm 150 mm\nPrevious Standard  SEMI M3.2-91 SEMI M3.4-91 SEMI M3.5-92 SEMI M3.7-91 SEMI M3.8-91\nProperty         Units                  Min         Max         Min         Max         Min         Max         Min         Max         Min         Max\nDIAMETER                    mm\nin.\n50. 55"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"990"),(0,a.yg)("li",{parentName:"ol"},"05"),(0,a.yg)("li",{parentName:"ol"},"010"),(0,a.yg)("li",{parentName:"ol"},"95"),(0,a.yg)("li",{parentName:"ol"},"990"),(0,a.yg)("li",{parentName:"ol"},"45"),(0,a.yg)("li",{parentName:"ol"},"010"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"90"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"97"),(0,a.yg)("li",{parentName:"ol"},"0       126.0       149.0       151.0\nTHICKNESS,\nCENTER POINT\n\u03bcm\nin.\n280"),(0,a.yg)("li",{parentName:"ol"},"011\n380"),(0,a.yg)("li",{parentName:"ol"},"015\n380"),(0,a.yg)("li",{parentName:"ol"},"15\n480"),(0,a.yg)("li",{parentName:"ol"},"19\n500"),(0,a.yg)("li",{parentName:"ol"},"0197\n550"),(0,a.yg)("li",{parentName:"ol"},"0216\n600          650          650          700\nPRIMARY FLAT\nLENGTH\nmm\nin."),(0,a.yg)("li",{parentName:"ol"},"23"),(0,a.yg)("li",{parentName:"ol"},"56"),(0,a.yg)("li",{parentName:"ol"},"52"),(0,a.yg)("li",{parentName:"ol"},"69\n19"),(0,a.yg)("li",{parentName:"ol"},"75\n25"),(0,a.yg)("li",{parentName:"ol"},"00"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"182"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"377"),(0,a.yg)("li",{parentName:"ol"},"0         45.0         55.0         60.0\nSECONDARY FLAT\nLENGTH\nmm.\nin."),(0,a.yg)("li",{parentName:"ol"},"35"),(0,a.yg)("li",{parentName:"ol"},"25"),(0,a.yg)("li",{parentName:"ol"},"65"),(0,a.yg)("li",{parentName:"ol"},"38"),(0,a.yg)("li",{parentName:"ol"},"6"),(0,a.yg)("li",{parentName:"ol"},"38"),(0,a.yg)("li",{parentName:"ol"},"7"),(0,a.yg)("li",{parentName:"ol"},"50"),(0,a.yg)("li",{parentName:"ol"},"0"),(0,a.yg)("li",{parentName:"ol"},"630\n20"),(0,a.yg)("li",{parentName:"ol"},"787"),(0,a.yg)("li",{parentName:"ol"},"0         22.0         35.0         40.0\nBOW, max \u03bcm\nin.\n38"),(0,a.yg)("li",{parentName:"ol"},"0015\n51"),(0,a.yg)("li",{parentName:"ol"},"002\n40                            60                            60\nWARP, max \u03bcm\nin.\nNot Specified Not Specified\n40                            60                            60\nTOTAL THICKNESS\nVARIATION, max\n\u03bcm\nin.\n51"),(0,a.yg)("li",{parentName:"ol"},"002\n76"),(0,a.yg)("li",{parentName:"ol"},"0030\n56"),(0,a.yg)("li",{parentName:"ol"},"0019\n50                            60\nSURFACE\nORIENTATION")),(0,a.yg)("p",null,"}0211{\n\xb1 2.0\xb0 (NOTE 3)\nNOTES                                                             1                              1                              2                              2                              2\nNOTE  1:  For  referee  purposes,  the  U.S.  Customary  units  apply.    Conversion  to  metric  (SI)  equivalents  was  done  following  the  maximum-\nminimum  convention  in  which  the  minimum  values  are  rounded  up  and  the  maximum  values  are  rounded  down  to  ensure  that  the  equivalent\nrange  is  always  inside  the  referee  range.    If  the  metric  equivalents  are  used  for  incoming  inspection  measurements,  the  rightmost  digit  of\nminimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that is\nwithin  the  specification  when  measured  by  the  referee  system  of  units.    CAUTION  \u2014  The  significance  of  the  rightmost  digit  may  vary,\ndepending on the quantity being measured and the precision of the test procedure.  Refer to the relevant test method for precision data that can be\nused to construct appropriate guard bands.\nNOTE  2:  For  referee  purposes,  the  metric  (SI)  units  apply.    Conversion  to  U.S.  Customary  equivalents  was  done  following  the  maximum-\nminimum  convention  in  which  the  minimum  values  are  rounded  up  and  the  maximum  values  are  rounded  down  to  ensure  that  the  equivalent\nrange  is  always  inside  the  referee  range.    If  the  metric  equivalents  are  used  for  incoming  inspection  measurements,  the  rightmost  digit  of\nminimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that is\nwithin  the  specification  when  measured  by  the  referee  system  of  units.    CAUTION  \u2014  The  significance  of  the  rightmost  digit  may  vary,\ndepending on the quantity being measured and the precision of the test procedure.  Refer to the relevant test method for precision data that can be\nused to construct appropriate guard bands.\nNOTE 3: Equivalent\n}0211{ r planes are ),0121(and),2101(),0211( see Figure 1."),(0,a.yg)("p",null,"Table 2  Flatness Classes for Sapphire Substrates\nClass Flatness (TIR), \u03bcm\nI                                                                                                 25                                                                                                 max\nII                                                                                                 14                                                                                                 max\nIII                                                                                                10                                                                                                max\nIV                                                                                                 8                                                                                                 max\nV                                                                                                  6                                                                                                  max"),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 7\nAPPENDIX 1\nSPECIFICATION FOR 3 INCH RECLAIMED SAPPHIRE SUBSTRATES\nNOTICE: The material in this appendix is an official part of SEMI M3 and was approved by full letter ballot\nprocedures on\nSeptember 3, 2003.  The material in this appendix was originally included in SEMI M3.6-88,\nStandard for 3 inch Reclaimed Sapphire Substrates.\nA1-1.1  Dimensional specifications for 3 inch reclaimed sapphire substrates are given in Table A1-1.\nA1-1.2  Surface orientation shall be as received for reclamation.\nA1-1.3  Flat location(s) shall be as received for reclamation.\nA1-1.4  Flatness shall be classified in accordance with Table 2.  The amount of surface damage and flatness of the\nas-received substrate determines final flatness.\nA1-1.5  Front surface finish shall be in accordance with the purchase order or contract.  See Related Information 2\nfor recommendations on acceptable front surface finish level.\nA1-1.6  Back surface finish shall be as received for reclamation.\nA1-1.7  Other characteristics, including sampling, test methods, surface defect limits, certification, and packing and\nmarking, shall be as specified in SEMI M3.\nTable A1-1 Dimensional Specification\nProperty Min Max Units (see NOTE 1)\nDIAMETER As received for reclamation.\nTHICKNESS, CENTER POINT\n(see NOTE 2)\n0. 014\n360\n0. 019\n480\nin.\n\u03bcm\nFLAT LENGTH As received for reclamation.\nBOW, max  0.002\n51\nin.\n\u03bcm\nNOTE  1:  For  referee  purposes,  the  U.S.  Customary  units  apply.    Conversion  to  metric  (SI)  equivalents  was  done  following  the  maximum-\nminimum  convention  in  which  the  minimum  values  are  rounded  up  and  the  maximum  values  are  rounded  down  to  ensure  that  the  equivalent\nrange  is  always  inside  the  referee  range.    If  the  metric  equivalents  are  used  for  incoming  inspection  measurements,  the  rightmost  digit  of\nminimum values should be reduced by 1 and the rightmost digit of maximum values should be increased by 1 to avoid rejection of material that is\nwithin  the  specification  when  measured  by  the  referee  system  of  units.    CAUTION  \u2014  The  significance  of  the  rightmost  digit  may  vary,\ndepending on the quantity being measured and the precision of the test procedure.  Refer to the relevant test method for precision data that can be\nused to construct appropriate guard bands.\nNOTE 2: Amount of surface damage and flatness of as-received substrate determines final substrate thickness."),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 8\nRELATED INFORMATION 1\nRECOMMENDED SAPPHIRE SUBSTRATE FRONT SURFACE DEFECT\nLIMITS\nNOTICE: This related information is not an official part of SEMI M3 and was derived from the original edition of\nthe specifications which erroneously included this optional material as a part of the text of the specification.  This\nrelated information was approved for publication by full letter ballot procedure on September 3, 2003."),(0,a.yg)("p",null,"R1-1  Definitions for surface defects are found in SEMI MF523, where defects commonly found on silicon slices are\ndefined.  Some  of  these  terms  do  not  apply  to  sapphire  substrates,  but  are  present  in  Table  R-1,  which  lists\nrecommended  limits  for  front  surface  defect  levels,  to  provide  a  convenient  reference  point  to  the  silicon  wafer\nstandards, such as SEMI M1.\nR1-1.1\nMinimal  Conditions  and/or  Dimensions  \u2014  Minimal  conditions  or  dimensions  for  defects  are  stated  below\nand  shall  be  used  for  determining  substrate  acceptability  unless  other  minimal  limiters  are  agreed  upon  by  the\ninterested parties. Anomalies less than these limits shall not be considered defects.\nR1-1.2\nArea  Contamination  \u2014  Foreign  matter  on  the  surface  in  localized  areas  which  is  revealed  as  discolored,\nmottled, or cloudy appearance resulting from smudges, stains, water spots, etc.\nR1-1.3\nContamination \u2014 Any foreign matter detectable under the inspection lighting conditions.\nR1-1.4\nEdge Chips and Indents \u2014 Any edge or surface anomaly conforming to the accepted definition greater than\n0. 010 inch in radial depth and peripheral length.\nR1-1.5\nCracks  \u2014  Any  anomaly  conforming  to  the  accepted  definition  greater  than  0.010  inch  (0.25  mm)  in  total\nlength.\nR1-1.6\nCraters  \u2014  Any  individually  distinguishable  surface  anomaly  conforming  to  the accepted definition visible\nwhen viewed under diffuse illumination.\nR1-1.7\nCrow\u2019s Feet \u2014 N.A.\nR1-1.8\nGrooves \u2014 N.A.\nR1-1.9\nHaze \u2014 Haze is indicated when the image of a narrow beam tungsten lamp filament is detectable on the epi\nsilicon surface. (Under some conditions, contamination may appear as haze.)\nR1-1.10\nMounds \u2014 N.A.\nR1-1.11\nOrange  Peel  \u2014  Any  visually  detectable  roughened  surface  conforming  to  the  accepted  definition\nobservable under diffuse illumination.\nR1-1.12\nPits  \u2014  Any  individually  distinguishable  nonremovable  surface  anomaly  conforming  to  the  accepted\ndefinition visible when viewed under intense illumination.\nR1-1.13\nSaw Exit Mark \u2014 N.A.\nR1-1.14\nScratch \u2014 Any anomaly conforming to the definition with a length-to-width ratio greater than 5:1.\nR1-1.15\nStriation  \u2014  Any  feature  conforming  to  the  accepted  definition  detectable  under  background  lighting\nconditions."),(0,a.yg)("p",null,'SEMI M3-0304 \xa9 SEMI 1978, 2004 9\nTable R1-1  Recommended Sapphire Substrate Defect Limits\nItem Characteristics Max Defect Limit AQL (see NOTE 6) Illumination Notes\n1       SCRATCHES\nMaximum Number\nMaximum Length\n3\nR/2\nHigh Intensity 1\n2       PITS\nMaximum Number\n2" Diameter Substrate\n3" Diameter Substrate\n100 mm Diameter Substrate\n125 mm Diameter Substrate\n150 mm Diameter Substrate'),(0,a.yg)("p",null,'4\n9\n15\n20\n25\n4% Cum.    1, 2\n3 HAZE None \u2014 see NOTE 44% Cum.  4\n4       CONTAMINATION/PARTICULATE\nMaximum Number\n2" Diameter Substrate\n3" Diameter Substrate\n100 mm Diameter Substrate\n125 mm Diameter Substrate\n150 mm Diameter Substrate'),(0,a.yg)("p",null,'4\n9\n15\n20\n25\n4% Cum. Diffuse 1, 2\n5       CONTAMINATION/AREA       None\n6       EDGE       CHIPS\nMaximum Number\nMaximum Radial Penetration\nMaximum Single Chip\nPeripheral Length\nMaximum Cumulative\nPeripheral Length\nsee NOTE 3\n2\n0. 12" (3 mm)'),(0,a.yg)("ol",{start:0},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},'250" (6.35 mm)')),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"250\" (6.35 mm)\n4% Cum. Diffuse 3\n7 CRACKS, CROW'S FEET  see NOTE 6  6\n8       CRATERS       None                     1,       5\n9       DIMPLES       None                     1\n10 GROOVES None 4% Cum.  1, 5\n11      MOUNDS      None                  1,      5\n12      ORANGE      PEEL      None            Diffuse      1\n13 SAW MARKS None   1, 5\n14                                     STRIATIONS\nSLICE BACK SURFACE\n15 CHIPS see NOTE 3 see NOTE 3 Diffuse 3\n16 CRACKS, CROW'S FEET None see Note 6  6\n17      CONTAMINATION/AREA      None\n18      SAW      MARKS\nIncidence\nMaximum Depth\nN.A. see Note 5    5\nNOTE 1:  The outer 4 mm annulus is excluded from these criteria.\nNOTE 2:  Ninety percent of substrate shall be free of contaminants after pre-inspection treatment.  Balance of substrate may have light-reflecting\nparticles up to the limit established for Item 2 \u2014 Pits.\nNOTE 3:  All chips shall be beveled.  Chips less than 0.4 mm should not be counted.\nNOTE 4:  Haze refers to epitaxial silicon appearance only, not to condition of polished sapphire substrate.\nNOTE 5:  These defects are not observed in SOS wafers.  Terms remain for convenient reference to silicon specification.\nNOTE 6:  Cracks are observed in sapphire substrates as fractures or as surface separations along cleavage planes.  The cumulative AQL for both\nfront surface and back surface of substrate is 4% for both.  Crow\u2019s feet see Note 5."))),(0,a.yg)("p",null,"SEMI M3-0304 \xa9 SEMI 1978, 2004 10\nRELATED INFORMATION 2\nRECOMMENDED SURFACE FINISH CHARACTERISTICS FOR\nSAPPHIRE SUBSTRATES\nNOTICE: This related information is not an official part of SEMI M3 and was derived from the original edition of\nthe specifications which erroneously included this optional material as a part of the text of the specification.  This\nrelated information was approved for publication by full letter ballot procedure on September 3, 2003.\nR2-1  Front Surface Finish\nR2-1.1  The substrate should be polished on one side suitable for the epitaxial growth of silicon.\nR2-1.2  The  quality of  this  surface  may  be  determined  by  optical  examination  at  70\n\xd7  using  Nomarski  interference\ncontrast microscopy after etching the substrate in potassium hydroxide at 310\n\xb0C for one to three minutes.\nR2-1.3  The photomicrographs in Figures R2-1 through R2-4 may be used as a surface quality guide.\nR2-1.3.1  Figure R2-1 shows an acceptable surface.\nR2-1.3.2  Figures R2-2 and R2-3 show questionable surfaces that are subject to individual evaluation.\nR2-1.3.3  Figure R2-4 shows an unacceptable surface.\nR2-2  Back Surface Finish\nR2-2.1    The  recommended  back  surface  finish  is  approximately  32  \u03bcin,  rms,  as  determined  by  stylus  or  optical\nprofilometer."),(0,a.yg)("p",null,"Figure R2-1\nAcceptable\nSurface\nFigure R2-3\nQuestionable\nSurface\nFigure R2-2\nQuestionable\nSurface\nFigure R2-4\nUnacceptable\nSurface"),(0,a.yg)("p",null,"Figures R2-1 through R2-4\nIllustrations of Acceptable, Unacceptable, and Questionable Sapphire Substrate Front Surface Finishes.\nNOTICE:\nSEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M4-1103 \xa9 SEMI 1978, 2003 1\nSEMI M4-1103\nSPECIFICATIONS FOR SOS EPITAXIAL WAFERS\nThis  specification  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility  of  the  North  American  Silicon  Wafer  Committee.  Current  edition  approved  by  the  North\nAmerican  Regional  Standards  Committee  on  July  27,  2003.  Initially  available  on  ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  October\n2003; to be published November 2003. Originally published in 1978; previously published July 2003.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1        These    specifications    cover    requirements    for\nmonocrystalline   silicon   epitaxial   layers   on   sapphire\nsubstrates, used for semiconductor device manufacture.\nThe   combination   of   a   silicon   epitaxial   layer   on   a\nsapphire  substrate  is  known  as  a  silicon  on  sapphire\n(SOS)  epitaxial  wafer.    By  outlining  an  inspection\nprocess   and   defining   various   reject   criteria,   both\nsuppliers and purchasers can uniformly define epitaxial\nlayer quality."),(0,a.yg)("li",{parentName:"ol"},"2    The  defects  discussed  originate  from  two  sources:\nthose which are caused by imperfection in the sapphire\nsubstrate   and   those   related   to   the   epitaxial   layer,\nincluding handling and packaging.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1    The  primary  standardized  properties  set  forth  in\nthis  specification  relate  to  physical,  dimensional,  and\nelectrical characteristics of SOS epitaxial wafers.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standard\nSEMI      M3      \xf3      Specifications      for      Polished\nMonocrystalline Sapphire Substrates\nSEMI  MF81 \u2014  Test  Method  for  Measuring  Radial\nResistivity Variation on Silicon Wafers\nSEMI MF95 \xf3 Test Method for Thickness of Epitaxial\nLayers  of  Silicon  on  Substrates  of  the  Same  Type  by\nInfrared Reflectance\nNOTE 1:  Modifications to this procedure are required for use\non SOS wafers.\nSEMI   MF110   \xf3   Test   Method   for   Thickness   of\nEpitaxial  or  Diffused  Layers  in  Silicon  by  the  Angle\nLapping and Staining Technique\nSEMI  MF154  \xf3  Guide  for  Identification of Structures\nand Contaminants Seen on Specular Silicon Surfaces\nSEMI  MF374  \xf3  Test  Method  for  Sheet  Resistance  of\nSilicon   Epitaxial,   Diffused,   Polysilicon,   and   Ion-\nimplanted  Layers  Using  an  In-Line  Four-Point  Probe\nwith the Single-Configuration Procedure\nSEMI    MF523    \xf3    Practice    for    Unaided    Visual\nInspection of Polished Silicon Wafers\nSEMI    MF673    \xf3    Test    Methods    for    Measuring\nResistivity of Semiconductor Slices or Sheet Resistance\nof   Semiconductor   Films   with   a   Noncontact   Eddy-\nCurrent Gage"),(0,a.yg)("li",{parentName:"ol"},"2  ASTM Standards\n1")),(0,a.yg)("p",null,"E   122   \xf3   Practice   for   Choice   of   Sample   Size   to\nEstimate the Average Quality of a Lot or Process\n3. 3  Other Standard\n2"),(0,a.yg)("p",null,"ANSI/ASQC  Z1.4-1993  \xf3  Sampling  Procedures  and\nTables for Inspection by Attributes\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall the the latest published versions.\n4  Terminology\n4. 1  Definitions\n4. 1.1  deposition \u2014 the technique involved in the vapor\ndeposition of single-crystal silicon on oriented sapphire\nsubstrates.\n4. 1.2  dopant  \xf3  a  chemical  element,  usually  from  the\nthird  or  fifth  columns  of  the  periodic  table  (typically\nphosphorous,  arsenic,  or  boron),  incorporated  in  trace\namounts    in    the    epitaxial    layer    to    establish    its\nconductivity type and resistivity.\n4. 1.3  doping   \u2014   the   process   of   incorporation   of   a\ndopant   into   the   epitaxial   layer   while   the   film   is\ngrowing.\n4. 1.4  epitaxial  layer  \u2014  the  layer  of  semiconductor\nmaterial that is grown on the substrate."),(0,a.yg)("p",null,"1 ASTM International, 100 Barr Harbor Drive, West Conshohoken,\nPA 19428-2959, USA, Website: ",(0,a.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org"),", (PracticeE 122 may\nbe found in Volume 14.02 of the Annual Book of ASTM Standards.)\n2 American National Standards Institute, Headquarters: 1819 L\nStreet, NW, Washington, DC 20036, USA. Telephone: 202.293.8020;\nFax: 202.293.9287, New York Office: 11 West 42nd Street, New\nYork, NY 10036, USA. Telephone: 212.642.4900; Fax:\n212. 398.0023, Website: ",(0,a.yg)("a",{parentName:"p",href:"http://www.ansi.org"},"www.ansi.org")),(0,a.yg)("p",null,"SEMI M4-1103 \xa9 SEMI 1978, 2003 2\n4. 1.5  lot \xf3 for the purpose of this document, (a) all of\nthe  wafers  of  nominally  identical  specification  and\ncharacteristics  contained  in  a  single  shipment,  or  (b)\nsubdivisions  of  large  shipments  consisting  of  epitaxial\nwafers  as  above  which  have  been  identified  by  the\nsupplier as constituting a lot.\n4. 1.6  pre-epitaxial  treatment  \u2014  the  process  of  etching\nan  amount  of  material  from  the  sapphire  substrate  in\nsitu prior to deposition.\nNOTE 2:  Hydrogen   (H\n2\n)   gas   is   commonly   used   for   this\npurpose.\n4. 1.7  resistivity   (\u2126\u2211cm)   \u2014   for   the   purpose   of   this\nmethod, the volume resistivity, the ratio of the potential\ngradient  parallel  to  the  current  in  the  material  to  the\ncurrent density.\n4. 1.8  silicon   source   \u2014   volatile   or   gaseous   silicon\ncompound.\nNOTE 3:  Silane   (SiH\n4\n)   gas   is   commonly   used   for   this\npurpose.\n4. 1.9  substrate  \u2014  the  polished  sapphire  slice  upon\nwhich the epitaxial layer is deposited.\n4. 1.10  surface    defects    \u2014    refers    to    mechanical\nimperfections,     SiO\n2\nresidual     dust,     and     other\nimperfections   visible   on   the   wafer   surface.   Some\nexamples    of    surface    defects    are:    dimples,    pits,\nparticulates,   spots,   scratches,   smears,   hillocks,   and\npolycrystalline   regions.   Definitions   given   in   SEMI\nMF154 shall be used.\n4. 1.11  wafer,  SOS  epitaxial  \u2014  the  combined  sapphire\nsubstrate with the deposited epitaxial layer.\n5  Ordering Information\n5. 1  Purchase orders for sapphire substrates furnished to\nthis specification shall refer to SEMI M3.\n5. 2    Purchase  orders  for  the  epitaxial  layer  on  sapphire\nsubstrates  furnished  to  this  specification  shall  include\nspecifications for the following items:\n5. 2.1  Silicon source (if required),\n5. 2.2  Conductivity type and doping source,\n5. 2.3  Pre-epitaxial treatment (if required),\n5. 2.4  Thickness and thickness variation,\n5. 2.5  Resistivity and resistivity variation,\n5. 2.6  Film crystallinity,\n5. 2.7  Microparticulate density,\n5. 2.8  Surface defects and contamination,\n5. 2.9    Methods  of  test  and  measurements  (see  Section\n7),\n5. 2.10  Lot acceptance procedures (see Section 8),\n5. 2.11  Certification (if required) (see Section 9), and\n5. 2.12  Packing and marking (see Section 10).\n6  Requirements\n6. 1    The  substrate  shall  conform  to  the  requirements  of\nSEMI M3.\n6. 2    The  epitaxial  layer  shall  meet  the  specification\nrequirements    for    the    following    characteristics    as\nspecified in the purchase order or contract (see Section\n5. 2).\n6. 2.1  Pre-epitaxial treatment (if required),\n6. 2.2  Thickness and  thickness variation,\n6. 2.3  Resistivity and resistivity,\n6. 2.4  Film crystallinity,\n6. 2.5  Microparticulate density, and\n6. 2.6  Surface defects.\n6. 2.7          Correlation     of     these     characteristics     and\nverification  test  procedures  or  certification  of  these\ncharacteristics   shall   be   agreed   upon   between   the\nsupplier and purchaser.\n7  Methods of Test and Measurement\n7. 1  Substrate  \u2014  Determine  by  methods  agreed  upon\nbetween   the   user   and   supplier.   For   measurement\nmethods, see SEMI M3.\n7. 2  Epitaxial Layer (See Note 4)\n7. 2.1  Layer   Thickness   \u2014   Determine   by   a   method\nagreed  upon  between  supplier  and  purchaser.  The  film\nthickness  at  Point  2,  at  the  wafer  center  as  shown  in\nFigure  1,  is  the  nominal  film  thickness  for  the  wafer."),(0,a.yg)("p",null,"Recommended:  SEMI MF95, suitably modified for use\nwith SOS structures.\n7. 2.2  Layer  Thickness  Variation  \u2014  Unless  otherwise\nspecified,   the   radial   thickness   variation   shall   be\ndetermined  from  values  measured  at  the  center  and\nedge locations, as shown in Figure 1. Points 1, 3, 4, and\n5  are  located  6  mm  in  from  the  wafer  periphery  and\ndefine  the  location  of  the  edge  measurements.  All\nthickness values must be within the specified range. For\nexample,  for  a  film  specified  at  0.50  \u03bcm  \xb1  10%,  all\nreadings  at  points  1\xf15  must  be  within  the  range  from\n0. 45 to 0.55 \u03bcm."),(0,a.yg)("p",null,"SEMI M4-1103 \xa9 SEMI 1978, 2003 3"),(0,a.yg)("p",null,"Figure 1\nMeasurement Points for Determination of Layer\nThickness Variation"),(0,a.yg)("ol",{start:7},(0,a.yg)("li",{parentName:"ol"},"2.3  Resistivity  \u2014  Determine  by  a  method  agreed\nupon   between   supplier   and   purchaser.   Contacting\nmethod:  SEMI MF374; Non-contacting method: SEMI\nMF673."),(0,a.yg)("li",{parentName:"ol"},"2.4  Radial   Resistivity   Variation   \xf3   Determine   in\naccordance with sampling plan A of SEMI MF81."),(0,a.yg)("li",{parentName:"ol"},"2.5  Film Crystallinity \u2014 Determine by the following\nor an alternative method as agreed between supplier and\npurchaser."),(0,a.yg)("li",{parentName:"ol"},"2.5.1    SOS  films  can  display  varying  degrees  of  haze\ndue   to   polycrystalline   silicon   deposits   in   the   film.\nThese polycrystalline deposits can result from improper\ndeposition         temperatures,         substrate         surface\ncontaminants,  or  contaminants  in  the  reactor  or  reactor\ngases."),(0,a.yg)("li",{parentName:"ol"},"2.5.2      Haze   can   be   seen   visually   and   can   be\nquantitatively  measured  by  ultraviolet  light  reflectance\nspectroscopy   or   by   x-ray   diffraction   (pole   figure)\nmeasurements.\n3\nThe ultraviolet light reflectance (UVR)\nvalue  is  commonly  measured  to  determine  the  film\ncrystalline  quality.    In  this  technique,  measure  the\nrelative  reflectance  at  two  wavelengths,  280  and  440\nnm,  using  a  clean,  polished  (100)  silicon  substrate  as\nthe reference as in the following example:\nref\nSOSref\nR\nRR\nR\n||\n280\n\u2212\n=\u2206")),(0,a.yg)("p",null,"3 Currently, there is no standardized  method for this procedure.  The\nprocedure   is   described   in:   M.T.   Duffy,   et   al, Semiconductor\nMeasurement   Technology:   Method   to   Determine   the   Quality   of\nSapphire, National Institute of Standards and Technology Report No.\nNBS SP400-62,August 1980.  Available from the National Technical\nInformation  Service,  Springfield,  VA,  as  PB80-212830.    See  also:\nM.T. Duffy, et al, J. Crystal Growth 58 (1982) 10.\n7. 2.5.3        Record    the    difference    between    the    two\nreflectance  values,  R\n280\n\xf1R\n440\n,  as  the  UVR  value.    For\nfilms in the thickness range 0.5 to 0.8 \u03bcm, the R\n280\n\xf1R\n440"),(0,a.yg)("p",null,"value  shall  be  less  than  15  units.    This  value  is  an\naverage  of  5  points  measured  in  the  wafer  as  shown  in\nFigure  1.    The  edge  measurements  are  located  at  12.5\nmm in from the wafer periphery.\n7. 2.5.4    For  thinner  films  from  0.2  to  0.6  \u03bcm,  the\nreflectance  value  at  the  single  wavelength  of  280  nm\ncan be used.\n7. 2.5.5  X-ray pole figure analysis measures the volume\nconcentration  of  microtwins,  as  %  (111),  in  the  silicon\nfilm.\n7. 2.5.6  The   ultraviolet   reflectance   values   and   pole\nfigure   values   are   dependent   on   film   thickness,   so\nspecified  limits  are  listed  for  each  film  thickness  in\nTable 1.\n7. 2.6  Microparticulate   Density   \xf3   SOS   films   can\ndisplay   varying   degrees   of   surface   cleanliness   as\nviewed  with  a  microscope.    Small  particles  trapped  in\nthe film can cause yield losses in some devices.  Deter-\nmine  the  density  of  small  particles  by  counting  the\nparticles  observed  during  an  X-Y  scan  across  the  wafer\nusing  Normarski  interference  contrast  microscopy  at\n100\u25ca.    For  particles  greater  than  2  \u03bcm  in  diameter,  the\nparticle  density  shall  be  less  than  2  defects  per  square\ncentimeter,  excluding  the  outer  6  mm  of  the  wafer\nperiphery.\nTable 1  Ultraviolet Reflection and X-Ray Pole Figure\nValues"),(0,a.yg)("p",null,"Film Thickness\nAverage Value,\n(MAX)\n1 Peripheral Value,\n(MAX)\n\u03bcm \u2206R\n280\n%(111)      \u2206R\n280\n%(111)\n0. 20                   15                   7.0                   23                   11.5\n0. 30            17            5.5            28            9.5\n0. 40            21            5.0            33            8.0\n0. 50            27            4.5            42            7.0\n0. 60            32            4.0            51            6.5"),(0,a.yg)("p",null,"SEMI M4-1103 \xa9 SEMI 1978, 2003 4\n7. 2.7  Surface Defects and Contamination \u2014 Determine\nby  methods  agreed  upon  between  user  and  supplier.\nSEMI MF154 is a useful guide for defining a variety of\nsurface features and establishing commonly understood\nterms for describing surface defects and contamination.\nSEMI   MF523   is   also   recommended   (see   Note   5).\nRecommended  maximum  levels  of  surface  defects  and\ncontamination are listed in Table 2.\nNOTE 4:  SOS wafers are susceptible to surface damage. The\nthin  film  on  the  hard  sapphire  substrate  may  be  damaged\nphysically  in  ways  that  are  not  immediately  evident.  Special\ncare  must  therefore  be  used  in  the  selection  and  execution  of\nmeasurement procedures.\nNOTE   5:      In   SEMI   MF523,   defects   commonly   found   in\nsilicon  wafers  are  defined.  Some  of  these  terms  do  not  apply\nto  SOS  wafers,  but  are  included  in  Table  2  to  provide  a\nconvenient  reference  point  to  the  silicon  wafer  and  epitaxial\nwafer  standards.    In  this  case,  the  recommended  maximum\nacceptable limit is shown as N.A. (not applicable).\n8  Sampling\n8. 1  Unless  otherwise  specified,  ASTM  Practice  E  122\nshall  be  used.  When  so  specified,  appropriate  sample\nsizes  shall  be  selected  from  each  lot  according  to\nANSI/ASQC   Z1.4-1993.   Each   quality   characteristic\nshall be assigned an acceptable quality level (AQL) and\nlot  total  percent  defective  (LTPD)  value  in  accordance\nwith  ANSI/ASQC  Z1.4-1993  definitions  for  critical,\nmajor,  and  minor  classifications.  If  desired  and  so\nspecified   in   the   contract   or   order,   each   of   these\nclassifications may alternatively be assigned cumulative\nAQL  and  LTPD  values.  Inspection  levels  shall  be\nagreed upon between user and supplier.\nTable 2  Recommended Maximum Surface Defects Levels by Non-Destructive Means"),(0,a.yg)("p",null,"ITEM"),(0,a.yg)("p",null,"CHARACTERISTICS\nMAX ACCEPTABLE\nLIMIT"),(0,a.yg)("p",null,"TEST METHOD\nDEFECT DEFINITION\nPER"),(0,a.yg)("p",null,'NOTES\n1       STACKING       FAULTS       N.A.                     2\n2       SLIP       N.A.                     2\n3       PROTRUDING       DEFECTS\n(Including spikes, hillocks,\npyramids, and inclusions)\nN.A.                                                                                                                         2\n4       PITS       Diameter       No.\n2"               4\n3"               9\n100 mm 15\n125 mm 20\n150 mm 25\nSEMI MF523 SEMI MF154 1, 3\n5       SCRATCHES       Cumulative       L\n1/2 wafer radius\nSEMI MF523 SEMI MF154 1, 3\n6 CRACKS, FRACTURES None SEMI MF523 SEMI MF154 5\n7       ORANGE       PEEL       N.A.                     2\n8 EDGE CHIPS Max No. 2 SEMI MF523 SEMI MF154 2\n9       EDGE       CROWN       N.A.                     2\n10 HAZE None SEMI MF523 SEMI MF154 1, 6\n11 FOREIGN MATTER\nFINGER PRINTS\nNone SEMI MF523 SEMI MF154 1, 7\nNOTE 1: The outer 4 mm annulus is excluded from these criteria.\nNOTE 2: These defects are not observed in SOS wafers. Terms remain for convenient reference to epitaxial silicon wafer specification.\nNOTE 3: Ninety percent of the wafers shall be free of these defects. Balance of wafer may have defects at these limits.\nNOTE  4:  All  chips  shall  be  beveled.  Maximum  penetration  3  mm.  Pointed  apex  chips  none.  Chips  less  than  0.4  mm  (0.015  in.)  shall  not  be\ncounted. See SEMI M3, Table R1-1.\nNOTE 5: Cracks are observed in sapphire as fractures or as surface separations along cleavage planes.\nNOTE 6: Haze refers to the presence of polycrystalline silicon deposits in the film, as described in Section 7.2.5. Haze shall not be visible under\nlighting conditions of ASTM F 523.\nNOTE 7: Particulate matter easily removed by industry-accepted cleaning techniques shall not constitute foreign matter.'),(0,a.yg)("p",null,"SEMI M4-1103 \xa9 SEMI 1978, 2003 5\n9  Certification\n9. 1    Upon  request  of  the  purchaser  in  the  contract  or\norder,  a  manufacturer\xeds  or  supplier\xeds  certification  that\nthe material was manufactured and tested in accordance\nwith this specification, together with a report of the test\nresults, shall be furnished at the time of shipment.\n9. 2    In  the  interest  of  controlling  inspection  costs,  the\nsupplier and purchaser may agree that the material shall\nbe    certified    as    \xeccapable    of    meeting\xee    certain\nrequirements.  In  this  context,  \xeccapable  of  meeting\xee\nshall signify that the supplier is not required to perform\nthe  appropriate  tests  in  Section  7;  however,  if  the\npurchaser  performs  the  test  and  the  material  fails  to\nmeet  the  requirements,  the  material  may  be  subject  to\nrejection.\n10  Packing and Marking\n10. 1    Special  packing  requirements  shall  be  subject  to\nagreement between the user and supplier. Otherwise all\nwafers  shall  be  handled,  inspected,  and  packed  in  such\na   manner   as   to   avoid   chipping,   scratches,   and\ncontamination, and in accordance with the best industry\npractices  to  provide  protection  against  damage  during\nshipment.\n10. 2    The  wafers  supplied  under  these  specifications\nshall be identified by appropriately labeling the outside\nof each box or container, and each subdivision thereof,\nin which it may reasonably be expected that the wafers\nwill be stored prior to further processing. Identification\nshall  include  supplier\xeds  name  and  reference  number,\npurchaser\xeds   part   number,   purchaser   order   number,\nquantity,  dopant,  conductivity  type  of  epitaxial  layers,\nresistivity   and   thickness   of   the   epitaxial   layer;   the\nreference number assigned by the supplier shall provide\nready  access  to  information  concerning  the  fabrication\nhistory  of  the  particular  substrates  in  that  lot.  Such\ninformation    shall    be    retained    on    file    at    the\nmanufacturer\xeds facility for at least one month after that\nparticular lot has been accepted by the purchaser."),(0,a.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer\xeds   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.   These\nstandards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility."),(0,a.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20001\nSEMI M6-1000\nSPECIFICATION FOR SILICON WAFERS FOR USE AS\nPHOTOVOLTAIC SOLAR CELLS\nThis  specification  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility  of  the  European  Materials  Committee.  Current  edition  approved  by  the  European  Regional\nStandards Committee on July 28, 2000.  Initially available at ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2000; to be published\nOctober 2000. Originally published in 1981; previously published in 1985.\nNOTE: This document replaces the previous version of SEMI M6 and M6.1, M6.2, M6.3, M6.4, and M6.5 in\ntheir entirety.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1   This  specification  covers  the  r equirements  for\nsilicon  wafers  for  use  in  photovoltaic  (PV)  solar  cell\nmanufacture.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1  The dimensional characteristic s, crystalline defects\nand  commonly  used  wafer  electronic  properties  are\ndescribed.    Two  classes  of  crystalline  silicon  materials\nare recognized: monocrystalline and multicrystalline."),(0,a.yg)("li",{parentName:"ol"},"2   This  standard  does  not  purport   to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory limitations prior to use."),(0,a.yg)("li",{parentName:"ol"},"3     SI (System    International)    units     are    used\nthroughout.\n3  Referenced Standards\nNOTE 1: The   specification   recognizes   only   two   discrete\nmaterial  forms  monocrystalline  and  multicrystalline.    In  the\nmonocrystalline    form    one    crystallographic    orientation\ndescribes  the  whole  wafer  and  in  the  multicrystalline  case\nthere is more than one crystallographic orientation present."),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standard\nSEMI      M1      \u2014      Specifications      for      Polished\nMonocrystalline Silicon Wafers"),(0,a.yg)("li",{parentName:"ol"},"2  ASTM Standards\n1\nE  122  \u2014  Standard  Practice  for  Choice  of  Sample  Size\nto Estimate the Average for a Characteristic of a Lot or\nProcess\nF  26  \u2014  Standard  Test  Methods  for  Determining  the\nOrientation of a Semiconductive Single Crystal\nF  28  \u2014  Standard  Test  Methods  for  Minority-Carrier\nLifetime    in    Bulk    Germanium    and    Silicon    by\nMeasurement of Photoconductivity Decay")),(0,a.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohocken, PA 19428-2959\nF  42  \u2014  Standard  Test  Methods  for  Conductivity  Type\nof Extrinsic Semiconducting Materials\nF  43  \u2014  Standard  Test  Methods  for  Resistivity  of\nSemiconductor Materials\nF    84    \u2014    Standard    Test    Method    for    Measuring\nResistivity  of  Silicon  Wafers  with  an  In-Line  Four-\nPoint Probe\nF  391  \u2014  Standard  Test  Methods  for  Minority  Carrier\nDiffusion   Length   in   Extrinsic   Semiconductors   by\nMeasurement of Steady-State Surface Photovoltage\nF  398  \u2014  Standard  Test  Method  for  Majority  Carrier\nConcentration  in  Semiconductors  by  Measurement  of\nWavenumber  or  Wavelength  of  the  Plasma  Resonance\nMinimum\nF  533  \u2014  Standard  Test  method  for  Thickness  and\nThickness Variation of Silicon Wafers\nF   613   \u2014   Standard   Test   Method   for   Measuring\nDiameter of Semiconductor Wafers\nF  657  \u2014  Standard  Test  Method  for  Measuring  Warp\nand  Total  Thickness  Variation  on  Silicon  Wafers  by\nNoncontact Scanning\nF   673   \u2014   Standard   Test   Methods   for   Measuring\nResistivity of Semiconductor Slices or Sheet Resistance\nof   Semiconductor   Films   with   a   Noncontact   Eddy-\nCurrent Gage\nF 1188 \u2014 Standard Test Method for Interstitial Atomic\nOxygen Content of Silicon by Infrared Absorption\nF  1391  \u2014  Standard  Test  Method  for  Substitutional\nAtomic    Carbon    Content    of    Silicon    by    Infrared\nAbsorption\nF    1535    \u2014    Standard    Test    Method    for    Carrier\nRecombination    Lifetime    in    Silicon    Wafers    by\nNoncontact  Measurement  of  Photoconductivity  Decay\nby Microwave Reflectance\nF  1619  \u2014  Standard  Test  Method  for  Measurement  of\nInterstitial   Oxygen   Content   of   Silicon   Wafers   by\nInfrared   Absorption   Spectroscopy   with   p-Polarized\nRadiation Incident at the Brewster Angle"),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20002\n3. 3  DIN Standards\n2\n50430   \u2014   Messung   des   spezifischen   elektrischen\nWiderstandes    von    stabformigen    Einkristallen    aus\nSilicium   oder   Germanium   mit   dem   Zwei-Sonden-\nGleichstrom-Verfahren  (Measurement  of  the  Electrical\nResistivity  of  Silicon  or  Germanium  single  Crystals  in\nBars  by  means  of  the  Two-Point-Probe  Direct  Current\nMethod)\n50431   \u2014   Messung   des   spezifischen   elektrischen\nWiderstandes   von   Einkristallen   aus   Silicium   oder\nGermanium     mit     dem     Vier-Sonden-Gleichstrom-\nVerfahren    bei    linearer    Anordnung    der    Sonden\n(Measurement of the Electrical Resistivity of Silicon or\nGermanium  Single  Crystals  by  Means  of  the  Four-\nPoint-Probe  Direct  Current  method  with  collinear  Four\nProbe Array)\n50432  \u2014  Bestimmung  des  Leitungstyps  von  Silicium\noder  Germanium  mittels  Richttest  oder  Thermosonde\n(Determination  of  the  Conductivity  Type  of  Silicon  or\nGermanium  by  Means  of  Rectification  Test  or  Hot-\nProbe)\n50433-1    \u2014    Bestimmung    der    Orientierung    von\nEinkristallen       mit       einem       Roentgengoniometer\n(Determining   the   orientation   of   Single   Crystals   by\nMeans of X-Ray Diffraction)\n50433-2    \u2014    Bestimmung    der    Orientierung    von\nEinkristallen        nach        der        Lichtfigurenmethode\n(Determining   the   orientation   of   Single   crystals   by\nMeans of Optical Reflection Figure)\n50433-3    \u2014    Bestimmung    der    Orientierung    von\nEinkristallen      mittels      Laue-Rueckstrahl-Verfahren\n(Determination of the Orientation of Single Crystals by\nMeans of Laue Back Scattering)\n50438-1  \u2014  Bestimmung  des  Verunreinigungsgehaltes\nin   Silicium   mittels   lnfrarot-Absorption   -   Teil   1:\nSauerstoff   (Determination   of   impurity   Content   in\nsilicon by Infrared Absorption - Part 1: oxygen)\n50438-2  \u2014  Bestimmung  des  Verunreinigungsgehaltes\nin   Silicium   mittels   Infrarot-Absorption;   Kohlenstoff\n(Determination   of   Impurity   Content   in   Silicon   by\ninfrared Absorption; Carbon)\n50441-1  \u2014  Messung  der  geometrischen  Dimensionen\nvon     Halbleiterscheiben     -     Teil     1:     Dicke     und\nDickenvariation    (Determination    of    the    Geometric\nDimensions    of    Semiconductor    Wafers;    Part    1:\nMeasurement of Thickness)"),(0,a.yg)("p",null,"2 Deutches Institut f\xfcr Normung e.V., Beuth Verlag GmbH,\nBurggrafenstrasse 4-10, D-10787 Berlin, Germany\n3. 4  ASQC standard\n3\nANSI/ASQC  Z1.4  \u2014  Sampling  Procedures  and  Tables\nfor Inspection by Attributes\n3. 5  JEIDA standard\n4\nJEIDA-53  \u2014  Test  Method  for  Carrier  Recombination\nLifetime    in    Silicon    Wafers    by    Measurement    of\nPhotoconductivity Decay by Microwave Reflectance\nNOTE 2:   As  listed  or  revised,  all  documents  shall  be  the\nlatest publications of adopted standards.\n4  Terminology\n4. 1  dopant  \u2014  A  chemical  element ,  usually  from  the\nthird or fifth columns of the periodic table, incorporated\nin trace amounts in a semiconductor crystal to establish\nits  conductivity  type  and  resistivity.  Common  doping\nelements are boron and phosphorous.\n4. 2  lot \u2014 For the purposes of this  document, (a) all of\nthe     wafers     of     nominally     identical     size     and\ncharacteristics  contained  in  a  single  shipment,  or  (b)\nsubdivisions of large shipments consisting of wafers as\nlisted above which have been identified by the supplier\nas constituting a lot.\n4. 3  monocrystalline  \u2014  (synonym:   single  crystal)  A\nbody of crystalline material that contains no large-angle\nboundaries or twin boundaries.\n4. 4  multicrystalline  \u2014  A  body  of   crystalline  material\nthat contains large-angle boundaries or twin boundaries.\nMost  crystals  of  this  body  have  dimensions  in  the\nmillimeter up to centimeter range.\n5  Ordering Information\n5. 1  Purchase orders for silicon wa fers furnished to this\nspecification shall include the following items:\n5. 1.1  Nominal dimensions,\n5. 1.2  Either monocrystalline or mult icrystalline,\n5. 1.3  Crystal growth method,\n5. 1.4      Surface     orientation,     crystal     pla nes     for\nmonocrystalline wafers\n5. 1.5  Conductivity type and dopant,\nNOTE 3:   The  dopant  is  difficult  to  ascertain  in  the  finished\nwafers.   Verification   test   procedures   or   certification   (see\nSection 9) shall be agreed upon between the supplier and the\npurchaser.\n5. 1.6  Resistivity or resistivity range,"),(0,a.yg)("p",null,"3 American Society for Quality Control, 611 East Wisconsin Avenue,\nMilwaukee, WI 53202\n4 Japan Electronic Industry Development Association, 3-5-8\nShibakoen, Minato-ku, Tokyo 105, Japan"),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20003\n5. 1.7  Lot acceptance procedures (se e Section 6.4),\n5. 1.8  Certification (if required) (see  Section 8),\n5. 1.9  Packing and marking (see Sec tion 9),\n5. 1.10    Selection   of   test   method   to   be    used   in\nevaluating  those  items  for  which  alternate  tests  exist\n(see Section 7), and\n5. 1.11  Carbon and oxygen content.\n5. 2   Optional  criteria.  The  followin g  items  may  be\nspecified optionally in addition to those listed above:\nNOTE 4:  Items in Paragraph 5.2 are less commonly specified\nthan   the   others,   but   are   included   for   completeness   as\nparameters   for   which   methods   of   evaluation   have   been\ndeveloped.\n5. 2.1  Impurities other than common  doping elements,\n5. 2.2  Diffusion length, and\n5. 2.3  Minority carrier lifetime.\nNOTE 5:   Up  to  now  diffusion  length  and  minority  carrier\nlifetime  cannot  be  measured  with  sufficient  inter-laboratory\naccuracy.  Subsequent  recommendations,  following  lifetime\nround  robin  experiments,  will  be  available  in  the  future  and\nwill be presented in an addendum to this standard.\nEven in the case of comparable and reproducible lifetime and\ndiffusion  length  measurements,  the  measured  characteristics\nmust  be  regarded  as  an  indication  for  solar  cell  efficiency.\nThere  is  no  general  relation  between  initial  minority  carrier\nlifetime  and  solar  cell  efficiency  as  other  parameters  such  as\ncarbon or oxygen content will also influence the wafer in the\nsolar  cell  process.  However,  in  practical  cases  a  dependence\nbetween minority carrier lifetime and solar cell efficiency can\nbe  found  for  a  fixed  solar  cell  process  and  a  certain  silicon\nwafer material. If one of them is changed the relation between\nthem is suspect to change too.\n6  Requirements\n6. 1  Dimensions and Permissible V ariations\n6. 1.1  Wafer Thickness and Variation\n6. 1.1.1  Wafer thickness is typically 33 0 micrometer in"),(0,a.yg)("h1",{id:"1999"},"1999"),(0,a.yg)("ol",{start:1999},(0,a.yg)("li",{parentName:"ol"},"In  the  future  wafers  should  be  specified  in  50\nmicrometer intervals in the range between 150 and 400\nmicrometers."),(0,a.yg)("li",{parentName:"ol"},"1.1.2   The  variation  of  wafer  thickne ss  in  a  lot  as\nmeasured  according  to  7.2  at  the  center  point  of  each\nwafer  will  be  less  than  15%  of  the  specified  wafer\nthickness."),(0,a.yg)("li",{parentName:"ol"},"1.2  Rectangular  Mainly  Square  W afer  Dimensions\n\u2014 Depending  upon  the  wafer  type,  one  of  the  sections"),(0,a.yg)("li",{parentName:"ol"},"1.2.1, 6.1.2.2 or 6.1.2.3 applies."),(0,a.yg)("li",{parentName:"ol"},"1.2.1  Square Crystalline Silicon Wa fer Dimensions"),(0,a.yg)("li",{parentName:"ol"},"1.2.1.1  Physical  dimensions  \u2014  See  Fi gure  1,  Table\n2\nRectangular cells are permitted as long as the measures\nof A and B are according to the nominal size measures\nin Table 2.\nExample: A = 100 mm, B = 150 mm.\nDimension  D  (identical  for  all  sizes)  min  =  0.5  mm,\nmax = 2.0 mm. By bilateral agreement, one corner can\nbe of different angle and size to indicate the orientation\nof the wafer.\nSquareness:  The  wafer  will  fit  inside  a  square  of  the\nmaximum  dimension  A  and  contain  a  square  of  the\nminimum dimension A."),(0,a.yg)("li",{parentName:"ol"},"1.2.1.2  TTV:  50 micrometer."),(0,a.yg)("li",{parentName:"ol"},"1.2.2  Circular  Monocrystalline  Pho tovoltaic  Solar\nCell Silicon Wafers"),(0,a.yg)("li",{parentName:"ol"},"1.2.2.1   Diameters  (mm):  100,  125,  15 0,  175,  200:\nVariation in diameter: \xb1 1 mm all sizes"),(0,a.yg)("li",{parentName:"ol"},"1.2.2.2  TTV:  30 micrometer."),(0,a.yg)("li",{parentName:"ol"},"1.2.2.3  Warp:  75 micrometer."),(0,a.yg)("li",{parentName:"ol"},"1.2.3  Pseudo-Square  Monocrystallin e  Photovoltaic\nSolar Cell Silicon Wafers"),(0,a.yg)("li",{parentName:"ol"},"1.2.3.1  Physical dimensions:  See Figu re 2, Table 3"),(0,a.yg)("li",{parentName:"ol"},"1.2.3.2  TTV:  30 micrometer."),(0,a.yg)("li",{parentName:"ol"},"1.2.3.3  Warp:  75 micrometer."),(0,a.yg)("li",{parentName:"ol"},"2  Materials and Manufacture"),(0,a.yg)("li",{parentName:"ol"},"2.1   The  material  shall  consist  of  w afers  conforming\nto the structural class specified in the purchase order or\ncontract."),(0,a.yg)("li",{parentName:"ol"},"3  Physical Parameters"),(0,a.yg)("li",{parentName:"ol"},"3.1      The     material     shall     conform     to      the\ncrystallographic  orientation  details  as  specified  in  the\npurchase order or contract."),(0,a.yg)("li",{parentName:"ol"},"3.2    The   material   shall   conform   to    the   details\nspecified in the purchase order or contract, as follows:"),(0,a.yg)("li",{parentName:"ol"},"3.2.1  Conductivity type and dopant  (see Note 3),"),(0,a.yg)("li",{parentName:"ol"},"3.2.2  Resistivity,"),(0,a.yg)("li",{parentName:"ol"},"3.2.3   Amounts  of  impurities  other  th an  common\ndopants   (such   as   phosphorous,   boron),   especially\noxygen and carbon content (optional),"),(0,a.yg)("li",{parentName:"ol"},"3.2.4  Diffusion length (optional), an d"),(0,a.yg)("li",{parentName:"ol"},"3.2.5  Minority-carrier lifetime (optio nal).")),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20004\n6. 4  Wafer defect limits \u2014 See Tab le 1.\nTable 1  Wafer Defect Limits\nItemCharacteristics*Max Defect LimitsNotes\n1Saw Marks\n20 \u03bcm TIR\n1\n2Area\nContamination\nTo be determined\n3Edge\nChips/Indents\n2 per wafer max\nup to l mm wide\nand l mm deep\n2\n4Cracks/crow's feetNone"),(0,a.yg)("ul",null,(0,a.yg)("li",{parentName:"ul"},'Characteristics are defined in SEMI M1, Section 10.\nNOTE 1:  The outer l mm (0.040") is excluded from these criteria.\nNOTE 2:  Excluding conchoidal chips.')),(0,a.yg)("ol",{start:6},(0,a.yg)("li",{parentName:"ol"},"5  Sampling"),(0,a.yg)("li",{parentName:"ol"},"5.1   Unless  otherwise  specified,  Pr actice  E  122  shall\nbe used."),(0,a.yg)("li",{parentName:"ol"},"5.1.1   When  so  specified,  appropriate   sample  sizes\nshall  be  selected  from  each  lot  in  accordance  with\nANSI/ASQC  Z1.4.  Each  quality  characteristic  shall  be\nassigned  an  acceptable  quality  level  (AQL)  and  lot\ntolerance percent defective (LTPD) value in accordance\nwith  ANSI/ASQC  Z1.4  definitions  for  critical,  major,\nand minor classifications. If desired and so specified in\nthe  contract  or  order,  each  of  these  classifications  may\nalternatively  be  assigned  cumulative  AQL  and  LTPD\nvalues.  Inspection  levels  shall  be  agreed  upon  between\nthe supplier and the purchaser.\n7  Test Methods\nNOTE 6:   Silicon  wafers  are  extremely  fragile.  While  the\nmechanical dimensions of a wafer can be measured by use of\ntools  such  as  micrometer  calipers  and  other  conventional\ntechniques, the wafer may be damaged physically in ways that\nare  not  immediately  evident.  Special  care  must  therefore  be\nused in the selection and execution of measurement methods."),(0,a.yg)("li",{parentName:"ol"},"1   Length,  Width,  or  Diameter  \u2014   Determine   the\ndiameter  of  circular  wafers  in  accordance  with  ASTM\nTest Method F 613. Determine the side length of square\nwafers  by  a  method  agreed  upon  between  the  supplier\nand the purchaser."),(0,a.yg)("li",{parentName:"ol"},"2     Thickness,    Center    Point    \u2014    De termine    in\naccordance  with  ASTM  Test  Methods  F  533  or  DIN\n50441-1."),(0,a.yg)("li",{parentName:"ol"},"3   Thickness  Variation  \u2014  Determ ine  in  accordance\nwith ASTM Test Methods F 533 or F 657."),(0,a.yg)("li",{parentName:"ol"},"4  Structural Class  \u2014  Determine   the  structural  class\nby  a  method  agreed  upon  between  the  supplier  and  the\npurchaser."),(0,a.yg)("li",{parentName:"ol"},"5   Surface  Orientation  \u2014  Determ ine  in  accordance\nwith  ASTM  Test  Methods  F  26  or  DIN  50433-1,  DIN\n50433-2 and DIN 50433-3."),(0,a.yg)("li",{parentName:"ol"},"6   Conductivity  Type  \u2014  Determi ne  in  accordance\nwith ASTM Test Methods F 42 or DIN 50432."),(0,a.yg)("li",{parentName:"ol"},"7   Resistivity  \u2014  Determine  by  m ethods  agreed  upon\nbetween the supplier and the purchaser.\nNOTE 7:     Resistivity    of    wafers    is    most    appropriately\ndetermined  for  referee  purposes  by  ASTM  Method  F  84  or\nDIN  50431.  Reliable  measurements  with  these  methods  can\nonly  be  made  in  regions  of  a  wafer  which  contain  no  grain\nboundaries;  these  methods  are  therefore  not  appropriate  for\nmulticrystalline  material.  Under  some  circumstances  these\ntests may be considered destructive, and an alternative means\nmay  be  required.  One  non-destructive  test  is  ASTM  Test\nmethod F 673, having a range from 0.001 to 100 \u2126-cm.  This\nmethod  is  relatively  insensitive  to  the  presence  of  grain\nboundaries   and   is   recommended   for   all   material   types.\nAnother  nondestructive  test  is  ASTM  Test  Method  F  398.\nThis method is limited to carrier concentrations in the ranges\nfrom 1.5 \xd7 10\n18\ncm\n-3\nto 1.5 \xd7 10\n21\ncm\n-3\nfor n-type silicon and\nfrom  3  \xd7  10\n18\ncm\n-3\nto  5  \xd7  10\n20\ncm\n-3\nfor  p-type,  and  has  only\nmoderate  inter-laboratory  precision.  Other  available  methods\ninclude  ASTM  Test  methods  F  43  or  DIN  50430  (referee\nmethods requiring a bar-shaped sample)."),(0,a.yg)("li",{parentName:"ol"},"8  Other Impurities \u2014 Determine  by methods agreed\nupon between the supplier and the purchaser.\nNOTE 8:   ASTM  Test  Methods  F  1188,  F  1619  and  DIN\n50438-1 are specific tests for oxygen. ASTM F 1391 and DIN\n50438-2   are   specific   tests   for   carbon;   special   thick   test\nspecimens are necessary."),(0,a.yg)("li",{parentName:"ol"},"9  Minority  Carrier  Diffusion  Len gth  \u2014  Determine\nby  methods  agreed  upon  between  the  supplier  and  the\npurchaser.\nNOTE 9:   Methods  for  minority  carrier  diffusion  length  are\nlisted in ASTM F 391."),(0,a.yg)("li",{parentName:"ol"},"10    Minority   Carrier   Lifetime   \u2014   D etermine   by\nmethods  agreed  upon  between  the  supplier  and  the\npurchaser.\nNOTE 10:      Methods     for     minority     carrier     lifetime\nmeasurements  are  given  in  ASTM  F  28  (bulk  material),\nASTM F 1535 (wafers) and JEIDA-53 (wafers). As the wafer\nmethods measure an effective lifetime, the sample preparation\n(surface    passivation)    and    measurement    conditions    will\ninfluence the results and must be considered.\n8  Certification"),(0,a.yg)("li",{parentName:"ol"},"1   Upon  request  of  the  purchaser   in  the  contract  or\norder,  a  manufacturer\u2019s  or  supplier\u2019s  certification  that\nthe material was manufactured and tested in accordance\nwith this specification, together with a report of the test\nresults, shall be furnished at the time of shipment.")),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20005\n8. 2   In  the  interest  of  controlling  in spection  costs,  the\nsupplier  and  the  purchaser  may  agree  that  the  material\nshall   be   certified   as   \u2018capable   of   meeting\u2019   certain\nrequirements. In this context, \u2018capable of meeting\u2019 shall\nsignify  that  the  supplier  is  not  required  to  perform  the\nappropriate tests in Section 7. However, if the purchaser\nperforms  the  test  and  the  material  fails  to  meet  the\nrequirement, the material may be subject to rejection.\n9  Packing and Package Lab eling\n9. 1   Special  packing  requirements   shall  be  subject  to\nagreement  between  the  supplier  and  the  purchaser.\nOtherwise  all  wafers  shall  be  handled,  inspected,  and\npacked   in   such   a   manner   as   to   avoid   chipping,\nscratches,  and  contamination,  and  in  accordance  with\nthe  best  industry  practices  to  provide  ample  protection\nagainst damage during shipment.\n9. 2   The  wafers  supplied  under  the se  specifications\nshall be identified by appropriately labeling the outside\nof  each  box  or  other  container  and  each  subdivision\nthereof in which it may reasonably be expected that the\nwafers   will   be   stored   prior   to   further   processing.\nIdentification  shall  include  as  a  minimum  the  nominal\ndiameter,    conductivity    type,    dopant,    orientation,\nresistivity range, and lot number. The lot number, either\n(1) assigned by the original manufacturer of the wafers,\nor  (2)  assigned  subsequent  to  wafer  manufacture  but\nproviding  reference  to  the  original  lot  number,  shall\nprovide   easy   access   to   information   concerning   the\nfabrication  history  of  the  particular  wafers  in  that  lot.\nSuch   information   shall   be   retained   on   file   at   the\nmanufacturer\u2019s  facility  for  at  least  one  year  after  that\nparticular lot has been accepted by the purchaser."))}h.isMDXComponent=!0}}]);