
---------- Begin Simulation Statistics ----------
final_tick                                80291404000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 429390                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662432                       # Number of bytes of host memory used
host_op_rate                                   430233                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   232.89                       # Real time elapsed on the host
host_tick_rate                              344763216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080291                       # Number of seconds simulated
sim_ticks                                 80291404000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.605828                       # CPI: cycles per instruction
system.cpu.discardedOps                        191014                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28356322                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.622732                       # IPC: instructions per cycle
system.cpu.numCycles                        160582808                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132226486                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        106133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          201                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       540100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1080519                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            133                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486813                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735570                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104958                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102836                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899190                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65406                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             689                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              401                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51490588                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51490588                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51495137                       # number of overall hits
system.cpu.dcache.overall_hits::total        51495137                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       548436                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         548436                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       552308                       # number of overall misses
system.cpu.dcache.overall_misses::total        552308                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16932142500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16932142500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16932142500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16932142500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52039024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52039024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52047445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52047445                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010612                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010612                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30873.506663                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30873.506663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30657.065442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30657.065442                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       523494                       # number of writebacks
system.cpu.dcache.writebacks::total            523494                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9395                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9395                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       539041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       539041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       540031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       540031                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15334372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15334372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15451678000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15451678000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010376                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010376                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28447.505848                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28447.505848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28612.575945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28612.575945                       # average overall mshr miss latency
system.cpu.dcache.replacements                 539775                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40837820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40837820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5420050000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5420050000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41089959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41089959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21496.277847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21496.277847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       250976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       250976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5055630500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5055630500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20143.880291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20143.880291                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10652768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10652768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       296297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296297                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11512092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11512092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38853.219911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38853.219911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8232                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10278741500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10278741500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35682.021419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35682.021419                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4549                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4549                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.459803                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.459803                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    117306000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    117306000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.117563                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.117563                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118490.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118490.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.147629                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52035244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            540031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.356031                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            270500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.147629                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416920199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416920199                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42690787                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479826                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11027477                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7250170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7250170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7250170                       # number of overall hits
system.cpu.icache.overall_hits::total         7250170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          388                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            388                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          388                       # number of overall misses
system.cpu.icache.overall_misses::total           388                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34557000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34557000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34557000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34557000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7250558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7250558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7250558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7250558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 89064.432990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89064.432990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 89064.432990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89064.432990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34169000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34169000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88064.432990                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88064.432990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88064.432990                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88064.432990                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7250170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7250170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          388                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           388                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34557000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34557000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7250558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7250558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 89064.432990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89064.432990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34169000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34169000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88064.432990                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88064.432990                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            60.470237                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7250558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               388                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18687.005155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    60.470237                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.944847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.944847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14501504                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14501504                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80291404000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  147                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               483078                       # number of demand (read+write) hits
system.l2.demand_hits::total                   483225                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 147                       # number of overall hits
system.l2.overall_hits::.cpu.data              483078                       # number of overall hits
system.l2.overall_hits::total                  483225                       # number of overall hits
system.l2.demand_misses::.cpu.inst                241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              56953                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57194                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               241                       # number of overall misses
system.l2.overall_misses::.cpu.data             56953                       # number of overall misses
system.l2.overall_misses::total                 57194                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9176522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9207740000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31218000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9176522000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9207740000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           540031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               540419                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          540031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              540419                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.621134                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.105462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105833                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.621134                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.105462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105833                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 129535.269710                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 161124.471055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 160991.362730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 129535.269710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 161124.471055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 160991.362730                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35509                       # number of writebacks
system.l2.writebacks::total                     35509                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         56946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57186                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        56946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57186                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8605932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8634647000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28715000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8605932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8634647000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.618557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.105450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.618557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.105450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105818                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 119645.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 151124.433674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 150992.323296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 119645.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 151124.433674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 150992.323296                       # average overall mshr miss latency
system.l2.replacements                          49078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       523494                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           523494                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       523494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       523494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            245203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                245203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42862                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7265804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7265804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.148793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 169516.226494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 169516.226494                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6837184500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6837184500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.148793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 159516.226494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 159516.226494                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.621134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.621134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 129535.269710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 129535.269710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28715000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28715000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.618557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.618557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 119645.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119645.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        237875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            237875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1910717500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1910717500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       251966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        251966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.055924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 135598.431623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 135598.431623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1768747500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1768747500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 125585.593581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125585.593581                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7986.485848                       # Cycle average of tags in use
system.l2.tags.total_refs                     1080308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57270                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.863419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.415996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        43.760627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7912.309226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7782                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69197622                       # Number of tag accesses
system.l2.tags.data_accesses                 69197622                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    284072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    455560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.060427968750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17516                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17516                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              513938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             267332                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35509                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457488                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   284072                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457488                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               284072                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   41524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   15836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  13494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  15839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  15676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.013702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.361516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    331.192426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        17506     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17516                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.216545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.187792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16506     94.23%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      0.29%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              428      2.44%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              257      1.47%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.05%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.05%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               61      0.35%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.41%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               68      0.39%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.19%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17516                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                29279232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18180608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    364.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74572840000                       # Total gap between requests
system.mem_ctrls.avgGap                     804496.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       122880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     29155840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18179136                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1530425.349144473905                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 363125297.945966959000                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 226414473.957884728909                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1920                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       455568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       284072                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    112692000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  40215763000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1759702790250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     58693.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     88276.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6194566.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       122880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     29156352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      29279232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       122880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       122880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18180608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18180608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          240                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        56946                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          57186                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        35509                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         35509                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1530425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    363131675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        364662100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1530425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1530425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    226432807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       226432807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    226432807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1530425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    363131675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       591094907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               457480                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              284049                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        28848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        28736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        28808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        28816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        28816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        28544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        28528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        28376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        28496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        28240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        28552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        28536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        28616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        28488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        28464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        17712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        17792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        17841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        17936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        17872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        17824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        17832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        17808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        17776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        17664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        17672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        17664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        17664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        17664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        17664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        17664                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             31750705000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2287400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        40328455000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                69403.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           88153.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              423846                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             261770                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        55913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   848.780355                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   782.192200                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   263.430057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          861      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          537      0.96%      2.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          457      0.82%      3.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1584      2.83%      6.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13683     24.47%     30.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          434      0.78%     31.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          312      0.56%     31.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          918      1.64%     33.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        37127     66.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        55913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              29278720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18179136                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              364.655723                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              226.414474                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       200512620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       106574985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1638430080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     744460740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6337553040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8010884310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24085891680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41124307455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.188172                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  62462989000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2680860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15147555000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       198706200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       105614850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1627977120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     738275040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6337553040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7992157530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24101661600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41101945380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   511.909661                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  62505260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2680860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15105284000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35509                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13438                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42862                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42862                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       163319                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 163319                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     47459840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                47459840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             57186                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   57186    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               57186                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1251914000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1909232500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            252354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       559003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288065                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           388                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       251966                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1101                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1619837                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1620938                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       365056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    544524800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              544889856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           49078                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18180608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           589497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000570                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 589163     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    332      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             589497                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80291404000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4730811500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3298499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4590266993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
