Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Apr 25 16:45:40 2024
| Host         : WFXA4BB6DBB3E15 running 64-bit major release  (build 9200)
| Command      : report_drc -file AES_PowerMon_wrapper_drc_routed.rpt -pb AES_PowerMon_wrapper_drc_routed.pb -rpx AES_PowerMon_wrapper_drc_routed.rpx
| Design       : AES_PowerMon_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 50
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| LUTLP-2     | Warning  | Combinatorial Loop Allowed                                  | 10         |
| PDCN-1569   | Warning  | LUT equation term check                                     | 3          |
| PDRC-153    | Warning  | Gated clock check                                           | 10         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 10         |
| REQP-1839   | Warning  | RAMB36 async control check                                  | 8          |
| REQP-1840   | Warning  | RAMB18 async control check                                  | 4          |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
| REQP-165    | Advisory | writefirst                                                  | 2          |
| REQP-181    | Advisory | writefirst                                                  | 2          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-2#1 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#2 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#3 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#4 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#5 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#6 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#7 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#8 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#9 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

LUTLP-2#10 Warning
Combinatorial Loop Allowed  
2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line77/out_INST_0
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin AES_PowerMon_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/out is a gated clock net sourced by a combinational pin AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst/O, cell AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[0]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[1]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[2]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[3]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[4]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[5]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[6]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[7]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[8]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line64/nolabel_line78/LUT1_inst is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[0],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[10],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[11],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[12],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[13],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[14],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[15],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[16],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[17],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[18],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[19],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[1],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[20],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[21],
AES_PowerMon_i/Power_Monitor_0/inst/RO[9]/nolabel_line66/count_reg[22]
 (the first 15 of 32 listed)
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[0] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[1] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[2] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[3] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[5] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[6] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[0] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[1] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[2] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[3] (net: AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (AES_PowerMon_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
3909 net(s) have no routable loads. The problem bus(es) and/or net(s) are AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_1,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2,
AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3,
AES_PowerMon_i/processing_system7_0/inst/ENET0_MDIO_T_n,
AES_PowerMon_i/processing_system7_0/inst/ENET1_MDIO_T_n
 (the first 15 of 3638 listed nets/buses).
Related violations: <none>

REQP-165#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (AES_PowerMon_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


