# Teach myself VHDL
aka *Teach yourself VHDL* -- by reading this

Teaching my past self VHDL. The LTM time-travel loop.

* Meta:
   * Also see: https://github.com/sohale/cs-glossaries/blob/master/refs/vhdl-resources.md

entity, configuration, architecture, port, generaic, module, package, 

Nice distinctions in VHDL

* Minefield: Discrepancies between simulation and synthesizable
(A solution could have been: `strict` mode. have two modes. Never trust the software-only (test) mode for hardware: error: cannot synthesis a non-`strict`)
