

================================================================
== Vivado HLS Report for 'canny_AXIvideo2Mat_8_1024_1024_0_s'
================================================================
* Date:           Fri Jul 06 13:00:13 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  1052675|    3|  1052675|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  1052672| 4 ~ 1028 |          -|          -| 0 ~ 1024 |    no    |
        | + loop_width          |    0|     1024|         2|          1|          1| 0 ~ 1024 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3_i)
5 --> 
	7  / (exitcond_i)
	6  / (!exitcond_i)
6 --> 
	5  / true
7 --> 
	8  / (eol_2_i)
	7  / (!eol_2_i)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.00ns
ST_1: stg_9 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_11 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_12 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_13 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_14 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_15 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_16 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_17 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i12* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_18 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i12* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: rows_V [1/1] 1.00ns
entry:10  %rows_V = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %img_rows_V)

ST_1: cols_V [1/1] 1.00ns
entry:11  %cols_V = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %img_cols_V)

ST_1: stg_21 [1/1] 0.00ns
entry:12  call void (...)* @_ssdm_op_SpecInterface(i12* %img_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_22 [1/1] 1.00ns
entry:13  call void @_ssdm_op_Write.ap_fifo.i12P(i12* %img_rows_V_out, i12 %rows_V)

ST_1: stg_23 [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i12* %img_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_24 [1/1] 1.00ns
entry:15  call void @_ssdm_op_Write.ap_fifo.i12P(i12* %img_cols_V_out, i12 %cols_V)

ST_1: stg_25 [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_26 [1/1] 0.00ns
entry:17  br label %._crit_edge187.i


 <State 2>: 0.00ns
ST_2: stg_27 [1/1] 0.00ns
._crit_edge187.i:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1849) nounwind

ST_2: tmp_i [1/1] 0.00ns
._crit_edge187.i:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1849)

ST_2: stg_29 [1/1] 0.00ns
._crit_edge187.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_30 [1/1] 0.00ns
._crit_edge187.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
._crit_edge187.i:4  %empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
._crit_edge187.i:5  %tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
._crit_edge187.i:6  %tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
._crit_edge187.i:7  %tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 4

ST_2: empty_84 [1/1] 0.00ns
._crit_edge187.i:8  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1849, i32 %tmp_i)

ST_2: stg_36 [1/1] 0.00ns
._crit_edge187.i:9  br i1 %tmp_user_V, label %.preheader186.i.preheader, label %._crit_edge187.i


 <State 3>: 1.57ns
ST_3: sof_1_i [1/1] 0.00ns
.preheader186.i.preheader:0  %sof_1_i = alloca i1

ST_3: stg_38 [1/1] 1.57ns
.preheader186.i.preheader:1  store i1 true, i1* %sof_1_i

ST_3: stg_39 [1/1] 1.57ns
.preheader186.i.preheader:2  br label %.preheader186.i


 <State 4>: 3.51ns
ST_4: axi_last_V1_i [1/1] 0.00ns
.preheader186.i:0  %axi_last_V1_i = phi i1 [ %axi_last_V_3_i, %5 ], [ %tmp_last_V, %.preheader186.i.preheader ]

ST_4: axi_data_V1_i [1/1] 0.00ns
.preheader186.i:1  %axi_data_V1_i = phi i8 [ %axi_data_V_3_i, %5 ], [ %tmp_data_V, %.preheader186.i.preheader ]

ST_4: p_i [1/1] 0.00ns
.preheader186.i:2  %p_i = phi i11 [ %i_V, %5 ], [ 0, %.preheader186.i.preheader ]

ST_4: p_cast_i [1/1] 0.00ns
.preheader186.i:3  %p_cast_i = zext i11 %p_i to i12

ST_4: exitcond3_i [1/1] 2.14ns
.preheader186.i:4  %exitcond3_i = icmp eq i12 %p_cast_i, %rows_V

ST_4: stg_45 [1/1] 0.00ns
.preheader186.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1024, i64 0)

ST_4: i_V [1/1] 1.84ns
.preheader186.i:6  %i_V = add i11 %p_i, 1

ST_4: stg_47 [1/1] 0.00ns
.preheader186.i:7  br i1 %exitcond3_i, label %.exit, label %0

ST_4: stg_48 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_4: tmp_149_i [1/1] 0.00ns
:1  %tmp_149_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_4: stg_50 [1/1] 1.57ns
:2  br label %1

ST_4: stg_51 [1/1] 0.00ns
.exit:0  ret void


 <State 5>: 3.71ns
ST_5: eol [1/1] 0.00ns
:0  %eol = phi i1 [ %axi_last_V1_i, %0 ], [ %axi_last_V_2_i, %.critedge.i ]

ST_5: axi_data_V_1_i [1/1] 0.00ns
:1  %axi_data_V_1_i = phi i8 [ %axi_data_V1_i, %0 ], [ %p_Val2_s, %.critedge.i ]

ST_5: p_7_i [1/1] 0.00ns
:2  %p_7_i = phi i11 [ 0, %0 ], [ %j_V, %.critedge.i ]

ST_5: eol_i [1/1] 0.00ns
:3  %eol_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i, %.critedge.i ]

ST_5: p_7_cast_i [1/1] 0.00ns
:4  %p_7_cast_i = zext i11 %p_7_i to i12

ST_5: exitcond_i [1/1] 2.14ns
:5  %exitcond_i = icmp eq i12 %p_7_cast_i, %cols_V

ST_5: stg_58 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1024, i64 0)

ST_5: j_V [1/1] 1.84ns
:7  %j_V = add i11 %p_7_i, 1

ST_5: stg_60 [1/1] 1.57ns
:8  br i1 %exitcond_i, label %.preheader.i, label %2

ST_5: sof_1_i_load [1/1] 0.00ns
:0  %sof_1_i_load = load i1* %sof_1_i

ST_5: brmerge_i [1/1] 1.37ns
:4  %brmerge_i = or i1 %sof_1_i_load, %eol_i

ST_5: stg_63 [1/1] 1.57ns
:5  br i1 %brmerge_i, label %.critedge.i, label %3

ST_5: empty_85 [1/1] 0.00ns
:0  %empty_85 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_85, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_85, 4

ST_5: stg_67 [1/1] 1.57ns
:3  br label %.critedge.i

ST_5: axi_last_V_2_i [1/1] 0.00ns
.critedge.i:0  %axi_last_V_2_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]

ST_5: p_Val2_s [1/1] 0.00ns
.critedge.i:1  %p_Val2_s = phi i8 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i, %2 ]

ST_5: stg_70 [1/1] 1.57ns
.critedge.i:8  store i1 false, i1* %sof_1_i


 <State 6>: 1.00ns
ST_6: stg_71 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_6: tmp_150_i [1/1] 0.00ns
:2  %tmp_150_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_6: stg_73 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_74 [1/1] 0.00ns
.critedge.i:2  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1819) nounwind

ST_6: tmp_153_i [1/1] 0.00ns
.critedge.i:3  %tmp_153_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1858)

ST_6: stg_76 [1/1] 0.00ns
.critedge.i:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_77 [1/1] 1.00ns
.critedge.i:5  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_V, i8 %p_Val2_s)

ST_6: empty_86 [1/1] 0.00ns
.critedge.i:6  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1858, i32 %tmp_153_i)

ST_6: empty_87 [1/1] 0.00ns
.critedge.i:7  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_150_i)

ST_6: stg_80 [1/1] 0.00ns
.critedge.i:9  br label %1


 <State 7>: 0.00ns
ST_7: axi_last_V_3_i [1/1] 0.00ns
.preheader.i:0  %axi_last_V_3_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]

ST_7: axi_data_V_3_i [1/1] 0.00ns
.preheader.i:1  %axi_data_V_3_i = phi i8 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i, %1 ]

ST_7: eol_2_i [1/1] 0.00ns
.preheader.i:2  %eol_2_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i, %1 ]

ST_7: stg_84 [1/1] 0.00ns
.preheader.i:3  br i1 %eol_2_i, label %5, label %4

ST_7: stg_85 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1850) nounwind

ST_7: tmp_151_i [1/1] 0.00ns
:1  %tmp_151_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1850)

ST_7: stg_87 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_88 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: empty_88 [1/1] 0.00ns
:4  %empty_88 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_88, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_88, 4

ST_7: empty_89 [1/1] 0.00ns
:7  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1850, i32 %tmp_151_i)

ST_7: stg_93 [1/1] 0.00ns
:8  br label %.preheader.i


 <State 8>: 0.00ns
ST_8: empty_90 [1/1] 0.00ns
:0  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_149_i)

ST_8: stg_95 [1/1] 0.00ns
:1  br label %.preheader186.i



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
