Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Nov 21 02:34:37 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cd14/counter_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.743        0.000                      0                  237        0.131        0.000                      0                  237        4.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.743        0.000                      0                  237        0.131        0.000                      0                  237        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.509ns (30.299%)  route 3.471ns (69.701%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 r  revenue[7]_i_5/O
                         net (fo=5, routed)           0.488     7.295    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.321     7.616 r  state[3]_i_12/O
                         net (fo=1, routed)           0.413     8.029    state[3]_i_12_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.361 f  state[3]_i_11/O
                         net (fo=2, routed)           0.592     8.953    state[3]_i_11_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.077 r  state[3]_i_7/O
                         net (fo=1, routed)           0.403     9.480    op/state_reg[0]_3
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     9.604 r  op/state[3]_i_1/O
                         net (fo=4, routed)           0.532    10.136    state
    SLICE_X3Y41          FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y41          FDCE (Setup_fdce_C_CE)      -0.205    14.879    state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.509ns (30.299%)  route 3.471ns (69.701%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 r  revenue[7]_i_5/O
                         net (fo=5, routed)           0.488     7.295    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.321     7.616 r  state[3]_i_12/O
                         net (fo=1, routed)           0.413     8.029    state[3]_i_12_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.361 f  state[3]_i_11/O
                         net (fo=2, routed)           0.592     8.953    state[3]_i_11_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.077 r  state[3]_i_7/O
                         net (fo=1, routed)           0.403     9.480    op/state_reg[0]_3
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     9.604 r  op/state[3]_i_1/O
                         net (fo=4, routed)           0.532    10.136    state
    SLICE_X3Y41          FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y41          FDCE (Setup_fdce_C_CE)      -0.205    14.879    state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.509ns (31.452%)  route 3.289ns (68.548%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 r  revenue[7]_i_5/O
                         net (fo=5, routed)           0.488     7.295    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.321     7.616 r  state[3]_i_12/O
                         net (fo=1, routed)           0.413     8.029    state[3]_i_12_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.361 f  state[3]_i_11/O
                         net (fo=2, routed)           0.592     8.953    state[3]_i_11_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.077 r  state[3]_i_7/O
                         net (fo=1, routed)           0.403     9.480    op/state_reg[0]_3
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     9.604 r  op/state[3]_i_1/O
                         net (fo=4, routed)           0.349     9.953    state
    SLICE_X5Y40          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y40          FDCE (Setup_fdce_C_CE)      -0.205    14.889    state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.509ns (31.452%)  route 3.289ns (68.548%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 r  revenue[7]_i_5/O
                         net (fo=5, routed)           0.488     7.295    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.321     7.616 r  state[3]_i_12/O
                         net (fo=1, routed)           0.413     8.029    state[3]_i_12_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.332     8.361 f  state[3]_i_11/O
                         net (fo=2, routed)           0.592     8.953    state[3]_i_11_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.077 r  state[3]_i_7/O
                         net (fo=1, routed)           0.403     9.480    op/state_reg[0]_3
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     9.604 r  op/state[3]_i_1/O
                         net (fo=4, routed)           0.349     9.953    state
    SLICE_X5Y40          FDCE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  state_reg[3]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y40          FDCE (Setup_fdce_C_CE)      -0.205    14.889    state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gas_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.378ns (28.777%)  route 3.410ns (71.223%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 f  revenue[7]_i_5/O
                         net (fo=5, routed)           0.466     7.273    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.326     7.599 f  revenue[7]_i_3/O
                         net (fo=3, routed)           0.580     8.180    revenue[7]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.116     8.296 f  gas[4]_i_5/O
                         net (fo=1, routed)           0.600     8.895    op/gas_reg[0]_1
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.328     9.223 r  op/gas[4]_i_1/O
                         net (fo=5, routed)           0.721     9.944    gas
    SLICE_X5Y38          FDCE                                         r  gas_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  gas_reg[1]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.205    14.888    gas_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gas_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.378ns (28.777%)  route 3.410ns (71.223%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 f  revenue[7]_i_5/O
                         net (fo=5, routed)           0.466     7.273    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.326     7.599 f  revenue[7]_i_3/O
                         net (fo=3, routed)           0.580     8.180    revenue[7]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.116     8.296 f  gas[4]_i_5/O
                         net (fo=1, routed)           0.600     8.895    op/gas_reg[0]_1
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.328     9.223 r  op/gas[4]_i_1/O
                         net (fo=5, routed)           0.721     9.944    gas
    SLICE_X5Y38          FDCE                                         r  gas_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  gas_reg[2]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.205    14.888    gas_reg[2]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gas_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.378ns (28.777%)  route 3.410ns (71.223%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 f  revenue[7]_i_5/O
                         net (fo=5, routed)           0.466     7.273    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.326     7.599 f  revenue[7]_i_3/O
                         net (fo=3, routed)           0.580     8.180    revenue[7]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.116     8.296 f  gas[4]_i_5/O
                         net (fo=1, routed)           0.600     8.895    op/gas_reg[0]_1
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.328     9.223 r  op/gas[4]_i_1/O
                         net (fo=5, routed)           0.721     9.944    gas
    SLICE_X5Y38          FDCE                                         r  gas_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  gas_reg[4]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.205    14.888    gas_reg[4]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gas_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.378ns (29.643%)  route 3.271ns (70.357%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 f  revenue[7]_i_5/O
                         net (fo=5, routed)           0.466     7.273    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.326     7.599 f  revenue[7]_i_3/O
                         net (fo=3, routed)           0.580     8.180    revenue[7]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.116     8.296 f  gas[4]_i_5/O
                         net (fo=1, routed)           0.600     8.895    op/gas_reg[0]_1
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.328     9.223 r  op/gas[4]_i_1/O
                         net (fo=5, routed)           0.581     9.804    gas
    SLICE_X5Y39          FDCE                                         r  gas_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  gas_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.889    gas_reg[0]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 revenue_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gas_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.378ns (29.643%)  route 3.271ns (70.357%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  revenue_reg[3]/Q
                         net (fo=12, routed)          1.044     6.655    revenue_reg_n_0_[3]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     6.807 f  revenue[7]_i_5/O
                         net (fo=5, routed)           0.466     7.273    revenue[7]_i_5_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.326     7.599 f  revenue[7]_i_3/O
                         net (fo=3, routed)           0.580     8.180    revenue[7]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.116     8.296 f  gas[4]_i_5/O
                         net (fo=1, routed)           0.600     8.895    op/gas_reg[0]_1
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.328     9.223 r  op/gas[4]_i_1/O
                         net (fo=5, routed)           0.581     9.804    gas
    SLICE_X5Y39          FDCE                                         r  gas_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  gas_reg[3]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.889    gas_reg[3]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 revenue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            revenue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.863ns (38.720%)  route 2.948ns (61.280%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  revenue_reg[2]/Q
                         net (fo=12, routed)          0.925     6.536    revenue_reg_n_0_[2]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.124     6.660 r  revenue[3]_i_5/O
                         net (fo=1, routed)           0.000     6.660    revenue[3]_i_5_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.058 r  revenue_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.058    revenue_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.392 f  revenue_reg[4]_i_5/O[1]
                         net (fo=2, routed)           0.515     7.906    next_revenue2[5]
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.303     8.209 r  revenue[0]_i_2/O
                         net (fo=2, routed)           0.678     8.887    revenue[0]_i_2_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     9.011 f  revenue[4]_i_6/O
                         net (fo=4, routed)           0.831     9.843    revenue[4]_i_6_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     9.967 r  revenue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.967    next_revenue[2]
    SLICE_X4Y41          FDCE                                         r  revenue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  revenue_reg[2]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.031    15.151    revenue_reg[2]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  5.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.567     1.450    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.078     1.669    key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X14Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.714 r  key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.714    key_de/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X14Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.837     1.964    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X14Y48         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.120     1.583    key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.566%)  route 0.127ns (47.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.476    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y45          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.127     1.744    key_de/inst/inst/rx_data[7]
    SLICE_X3Y44          FDCE                                         r  key_de/inst/inst/key_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     1.993    key_de/inst/inst/clk
    SLICE_X3Y44          FDCE                                         r  key_de/inst/inst/key_in_reg[7]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.078     1.593    key_de/inst/inst/key_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.683%)  route 0.137ns (49.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.476    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y45          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/Q
                         net (fo=3, routed)           0.137     1.754    key_de/inst/inst/rx_data[6]
    SLICE_X3Y44          FDCE                                         r  key_de/inst/inst/key_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     1.993    key_de/inst/inst/clk
    SLICE_X3Y44          FDCE                                         r  key_de/inst/inst/key_in_reg[6]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.076     1.591    key_de/inst/inst/key_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     1.478    key_de/clk
    SLICE_X3Y45          FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.122     1.742    key_de/state__0[1]
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  key_de/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.787    key_de/been_break_i_1_n_0
    SLICE_X2Y45          FDCE                                         r  key_de/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     1.993    key_de/clk
    SLICE_X2Y45          FDCE                                         r  key_de/been_break_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.120     1.611    key_de/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 b1op/pb_debounced_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1op/pb_1pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     1.478    b1op/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  b1op/pb_debounced_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128     1.606 f  b1op/pb_debounced_delay_reg/Q
                         net (fo=1, routed)           0.054     1.661    b1op/pb_debounced_delay
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.099     1.760 r  b1op/pb_1pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    b1op/pb_1pulse_i_1__0_n_0
    SLICE_X1Y43          FDRE                                         r  b1op/pb_1pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     1.993    b1op/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  b1op/pb_1pulse_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.091     1.569    b1op/pb_1pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 b1op/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.120%)  route 0.140ns (42.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     1.478    b1op/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  b1op/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  b1op/pb_1pulse_reg/Q
                         net (fo=2, routed)           0.140     1.759    op/B1_reg[1]_1
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  op/B1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    op_n_2
    SLICE_X2Y42          FDCE                                         r  B1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  B1_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.120     1.613    B1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.713%)  route 0.137ns (49.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.476    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y46          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.137     1.754    key_de/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X4Y45          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.864     1.991    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y45          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.070     1.562    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 b1op/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.427%)  route 0.144ns (43.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     1.478    b1op/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  b1op/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  b1op/pb_1pulse_reg/Q
                         net (fo=2, routed)           0.144     1.763    op/B1_reg[1]_1
    SLICE_X2Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  op/B1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    op_n_1
    SLICE_X2Y42          FDCE                                         r  B1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  B1_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.121     1.614    B1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 B2_pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2op/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.142%)  route 0.140ns (49.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  B2_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  B2_pressed_reg/Q
                         net (fo=3, routed)           0.140     1.759    b2op/B2_pressed
    SLICE_X1Y43          FDRE                                         r  b2op/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     1.993    b2op/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  b2op/pb_debounced_delay_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.071     1.562    b2op/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.388%)  route 0.144ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.476    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y45          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/Q
                         net (fo=7, routed)           0.144     1.762    key_de/inst/inst/rx_data[4]
    SLICE_X3Y44          FDCE                                         r  key_de/inst/inst/key_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     1.993    key_de/inst/inst/clk
    SLICE_X3Y44          FDCE                                         r  key_de/inst/inst/key_in_reg[4]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.047     1.562    key_de/inst/inst/key_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    B1_pressed_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    B1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42    B1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    B2_pressed_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    B2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    B2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    cd14/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    cd14/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y39    cd14/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    B1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42    B1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    B2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    B2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    cd14/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    cd14/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    cd14/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y39    cd14/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    cd14/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    cd14/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    B1_pressed_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    B2_pressed_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    cd14/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    cd14/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    cd14/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34    cd26/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    cd26/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    cd26/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34    cd26/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34    cd26/counter_reg[2]/C



