{
	"inputtext" : ["<NAME>", "<INPUT_BIT1>", "<INPUT_BIT2>", "<INPUT_BORROW_BIT>", "<DIFFERENCE_BIT>", "<BORROW_BIT>"],
	"moduleName" : "1-bit Full Subtractor",
	"moduleCode" : "-- VHDL Configurator\n-- 1-Bit Full Subtractor \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\tPort ( <INPUT_BIT1> : in STD_LOGIC;\n\t<INPUT_BIT2> : in STD_LOGIC;\n\t<INPUT_BORROW_BIT> : in STD_LOGIC;\n\t--\n\t<DIFFERENCE_BIT> : out STD_LOGIC;\n\t<BORROW_BIT> : out STD_LOGIC);\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\nbegin\n\n\t<NAME>_PROC: process(<INPUT_BIT1>, <INPUT_BIT2>, <INPUT_BORROW_BIT>)\n\tbegin\n\t\tif <INPUT_BIT1> = '0' then\n\t\t\tif <INPUT_BIT2> = '1' or <INPUT_BORROW_BIT> = '1' then\n\t\t\t\t<BORROW_BIT> <= '1';\n\t\t\t\t<DIFFERENCE_BIT> <= '1';\n\t\t\t\tif <INPUT_BIT2> = '1' and <INPUT_BORROW_BIT> = '1' then \n\t\t\t\t\t<DIFFERENCE_BIT> <= '0';\n\t\t\t\tend if;\n\t\t\telse\n\t\t\t\t<BORROW_BIT> <= '0';\n\t\t\t\t<DIFFERENCE_BIT> <= '0';\n\t\t\tend if;\n\t\telse\n\t\t\tif <INPUT_BIT2> = '1' and <INPUT_BORROW_BIT> = '1' then\n\t\t\t\t<BORROW_BIT> <= '1';\n\t\t\t\t<DIFFERENCE_BIT> <= '1';\n\t\t\telse\n\t\t\t\tif <INPUT_BIT2> = '0' and <INPUT_BORROW_BIT> = '0' then\n\t\t\t\t\t<BORROW_BIT> <= '0';\n\t\t\t\t\t<DIFFERENCE_BIT> <= '1';\n\t\t\t\telse\n\t\t\t\t\t<BORROW_BIT> <= '0';\n\t\t\t\t\t<DIFFERENCE_BIT> <= '0';\n\t\t\t\tend if;\n\t\t\tend if;\n\t\tend if;\n\tend process;\nend Behavioral;"
}
