git clone --depth 1 --no-tags https://github.com/batuhantopalogluu/R-type-Single-cycle-MIPS-with-Structural-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162493968
git clone --depth 1 --no-tags https://github.com/Kita9/typing_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161786380
git clone --depth 1 --no-tags https://github.com/refaay/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157780552
git clone --depth 1 --no-tags https://github.com/refaay/SAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157771032
git clone --depth 1 --no-tags https://github.com/SteinsGate9/2048_fpga_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159002820
git clone --depth 1 --no-tags https://github.com/darthsider/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159022557
git clone --depth 1 --no-tags https://github.com/JonahLiu/hdl-common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159001439
git clone --depth 1 --no-tags https://github.com/thejrace/digital_design_fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158970244
git clone --depth 1 --no-tags https://github.com/smelvinsky/counters-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158458264
git clone --depth 1 --no-tags https://github.com/marwan-nabil/bank_queue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158259562
git clone --depth 1 --no-tags https://github.com/deep-inder/CompArch_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158908189
git clone --depth 1 --no-tags https://github.com/teezhiyao/1D_Twins_CI03_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158823870
git clone --depth 1 --no-tags https://github.com/Veiasai/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161872531
git clone --depth 1 --no-tags https://github.com/denniskkkk/fpgafifousb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162323449
git clone --depth 1 --no-tags https://github.com/pratyush48/Zero_One_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162478420
git clone --depth 1 --no-tags https://github.com/csc-fw/dcfeb_all.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162471584
git clone --depth 1 --no-tags https://github.com/mksjs/comp_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159446114
git clone --depth 1 --no-tags https://github.com/VaishnaviDhulipalla2902/Direct-Mapped-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159595866
git clone --depth 1 --no-tags https://github.com/cgrundey/Codesign_FinalProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160239561
git clone --depth 1 --no-tags https://github.com/yisea123/YJ432-PL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159830616
git clone --depth 1 --no-tags https://github.com/zhijuyingfeng/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160464929
git clone --depth 1 --no-tags https://github.com/eriksargent/BrickBreaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159375341
git clone --depth 1 --no-tags https://github.com/Ageorge017/CmpEng-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159416403
git clone --depth 1 --no-tags https://github.com/Zeqi-CHILL/AWS_F1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159401395
git clone --depth 1 --no-tags https://github.com/firasghanim2020/GF_Bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159996315
git clone --depth 1 --no-tags https://github.com/Rivers-Shall/DC-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160019022
git clone --depth 1 --no-tags https://github.com/vasnaz/FPGAtimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161399121
git clone --depth 1 --no-tags https://github.com/Joes-BitGit/BusArbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161421945
git clone --depth 1 --no-tags https://github.com/corderobot/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161443582
git clone --depth 1 --no-tags https://github.com/yunshengtw/iclab-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162107431
git clone --depth 1 --no-tags https://github.com/zsylov/variable_shift_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160780115
git clone --depth 1 --no-tags https://github.com/NguyenVu18/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160775944
git clone --depth 1 --no-tags https://github.com/dlandry8/stateCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160418372
git clone --depth 1 --no-tags https://github.com/LucasAlva/Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160737543
git clone --depth 1 --no-tags https://github.com/raz4/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159140136
git clone --depth 1 --no-tags https://github.com/aliakbar-babaei/Digital-Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161244927
git clone --depth 1 --no-tags https://github.com/WeirenYo/LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161453757
git clone --depth 1 --no-tags https://github.com/r43shah/Intel_Laboratory_Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157925300
git clone --depth 1 --no-tags https://github.com/nicholas-choi/DinoGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157930597
git clone --depth 1 --no-tags https://github.com/Visual-e/firstc10_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157953038
git clone --depth 1 --no-tags https://github.com/To-knowledge/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157961124
git clone --depth 1 --no-tags https://github.com/Chuan14159/CS151-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157799190
git clone --depth 1 --no-tags https://github.com/andrew-javier/soc-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157828917
git clone --depth 1 --no-tags https://github.com/DoubleCapitals/CompStruct1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160704060
git clone --depth 1 --no-tags https://github.com/grand3110/Morse-De-Coders-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160749660
git clone --depth 1 --no-tags https://github.com/pashabiglar/verifun-hash-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160333710
git clone --depth 1 --no-tags https://github.com/hitohira/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161639301
git clone --depth 1 --no-tags https://github.com/Jeremy-Chau/Exception-Handling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162209434
git clone --depth 1 --no-tags https://github.com/EmbeddedFullStack/CycloneVNetDev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162422500
git clone --depth 1 --no-tags https://github.com/Brook1711/couter_down_24_seconds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162442420
git clone --depth 1 --no-tags https://github.com/zeapoem/e200_trojan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162103541
git clone --depth 1 --no-tags https://github.com/m-hamed-a/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161680661
git clone --depth 1 --no-tags https://github.com/claytonketner/ledpi_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162054293
git clone --depth 1 --no-tags https://github.com/jodalyst/pynq-z2-io-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162039580
git clone --depth 1 --no-tags https://github.com/Nathan49/ece156a_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158491531
git clone --depth 1 --no-tags https://github.com/tash-had/fpga-whack-a-mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158499705
git clone --depth 1 --no-tags https://github.com/sarthak7gupta/VerilogAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158500742
git clone --depth 1 --no-tags https://github.com/pfnsec/Husk-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158861159
git clone --depth 1 --no-tags https://github.com/skandavc18/SimpleMicroProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158127305
git clone --depth 1 --no-tags https://github.com/groszewa/ut_phd_research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158125527
git clone --depth 1 --no-tags https://github.com/ZJUNlict/Firmware_for_Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158083024
git clone --depth 1 --no-tags https://github.com/alirezaTaheri/DigitalLogicLaboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159376217
git clone --depth 1 --no-tags https://github.com/GaochengLee/-MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160156109
git clone --depth 1 --no-tags https://github.com/hiraaldoshi/Face-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160264970
git clone --depth 1 --no-tags https://github.com/henryhenryhenryhenryhenryhenry/ece212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160621472
git clone --depth 1 --no-tags https://github.com/sizzaak/EE371_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159572577
git clone --depth 1 --no-tags https://github.com/RanaElnaggar/Multi-Tenant-FPGA-based-Reconfigurable-Systems-Attacks-and-Defenses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159563927
git clone --depth 1 --no-tags https://github.com/koushikchowdhury2016/Tset-instantiation-SSE-scheme-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162301263
git clone --depth 1 --no-tags https://github.com/Z769018860/Digital-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160718383
git clone --depth 1 --no-tags https://github.com/Le-Ant94/Verilog_Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160997262
git clone --depth 1 --no-tags https://github.com/huanghongxun/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161048197
git clone --depth 1 --no-tags https://github.com/JacobAGriffin/RTL_RandD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160755741
git clone --depth 1 --no-tags https://github.com/Mikkel85/ADD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161459934
git clone --depth 1 --no-tags https://github.com/TingyiLi/Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161526648
git clone --depth 1 --no-tags https://github.com/daisuke-settai/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159957677
git clone --depth 1 --no-tags https://github.com/mfidaali/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159967665
git clone --depth 1 --no-tags https://github.com/mohammadT77/ComputerArchitectureLab-arm_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160047218
git clone --depth 1 --no-tags https://github.com/JingdaKang/MIPS-SingleCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162382839
git clone --depth 1 --no-tags https://github.com/Brook1711/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162427317
git clone --depth 1 --no-tags https://github.com/mfidaali/Binary-Search-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160436195
git clone --depth 1 --no-tags https://github.com/armap99/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161250411
git clone --depth 1 --no-tags https://github.com/Augustocezarmiranda/projetoBCCCircuitosProcNano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162339496
git clone --depth 1 --no-tags https://github.com/RanganaDe/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162285044
git clone --depth 1 --no-tags https://github.com/binidj/Projeto-CPU-Definitivo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161951060
git clone --depth 1 --no-tags https://github.com/neoH/anom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161913618
git clone --depth 1 --no-tags https://github.com/Deerczl/WDZ8108-ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161914471
git clone --depth 1 --no-tags https://github.com/LimSean/-Eternite-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159057929
git clone --depth 1 --no-tags https://github.com/seeusman1/Thesis-rvex-rewrite-copy-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158942947
git clone --depth 1 --no-tags https://github.com/aam-develop/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159005923
git clone --depth 1 --no-tags https://github.com/haileymag/VGA-multi-image-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159614725
git clone --depth 1 --no-tags https://github.com/JingdaKang/MIPS-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158088708
