Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 08 11:20:40 2017
| Host         : IFI-DEARNE running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_top_timing_summary_routed.rpt -rpx lab4_top_timing_summary_routed.rpx
| Design       : lab4_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.052        0.000                      0                86331        0.012        0.000                      0                86331        4.020        0.000                       0                 34729  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
mclk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.075        0.000                      0                51920        0.047        0.000                      0                51920        4.020        0.000                       0                 34494  
mclk                2.704        0.000                      0                  311        0.106        0.000                      0                  311        4.500        0.000                       0                   235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk          clk_fpga_0          5.571        0.000                      0                   33        0.282        0.000                      0                   33  
clk_fpga_0    mclk                2.017        0.000                      0                  243        0.012        0.000                      0                  243  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.052        0.000                      0                33811        0.349        0.000                      0                33811  
**async_default**  mclk               mclk                     5.199        0.000                      0                  199        0.561        0.000                      0                  199  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[262][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 0.580ns (5.885%)  route 9.276ns (94.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.638     2.932    axi4pifb_0/clka
    SLICE_X33Y78         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/Q
                         net (fo=1001, routed)        9.276    12.664    axi4pifb_0/pif_memcs_str_reg[0]_rep__5_n_20015
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124    12.788 r  axi4pifb_0/lab4_memory[262][13]_i_1/O
                         net (fo=1, routed)           0.000    12.788    ram_lab4_0/pif_wdata_reg[13]_rep__13_6
    SLICE_X113Y82        FDPE                                         r  ram_lab4_0/lab4_memory_reg[262][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.678    12.857    ram_lab4_0/clka
    SLICE_X113Y82        FDPE                                         r  ram_lab4_0/lab4_memory_reg[262][13]/C
                         clock pessimism              0.129    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X113Y82        FDPE (Setup_fdpe_C_D)        0.031    12.863    ram_lab4_0/lab4_memory_reg[262][13]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[261][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 0.580ns (5.887%)  route 9.272ns (94.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.638     2.932    axi4pifb_0/clka
    SLICE_X33Y78         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/Q
                         net (fo=1001, routed)        9.272    12.660    axi4pifb_0/pif_memcs_str_reg[0]_rep__5_n_20015
    SLICE_X113Y82        LUT6 (Prop_lut6_I2_O)        0.124    12.784 r  axi4pifb_0/lab4_memory[261][13]_i_1/O
                         net (fo=1, routed)           0.000    12.784    ram_lab4_0/pif_wdata_reg[13]_rep__13_5
    SLICE_X113Y82        FDPE                                         r  ram_lab4_0/lab4_memory_reg[261][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.678    12.857    ram_lab4_0/clka
    SLICE_X113Y82        FDPE                                         r  ram_lab4_0/lab4_memory_reg[261][13]/C
                         clock pessimism              0.129    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X113Y82        FDPE (Setup_fdpe_C_D)        0.029    12.861    ram_lab4_0/lab4_memory_reg[261][13]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[256][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 0.580ns (5.888%)  route 9.271ns (94.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.638     2.932    axi4pifb_0/clka
    SLICE_X33Y78         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/Q
                         net (fo=1001, routed)        9.271    12.659    axi4pifb_0/pif_memcs_str_reg[0]_rep__5_n_20015
    SLICE_X112Y82        LUT6 (Prop_lut6_I2_O)        0.124    12.783 r  axi4pifb_0/lab4_memory[256][13]_i_1/O
                         net (fo=1, routed)           0.000    12.783    ram_lab4_0/pif_wdata_reg[13]_rep__13_0
    SLICE_X112Y82        FDPE                                         r  ram_lab4_0/lab4_memory_reg[256][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.678    12.857    ram_lab4_0/clka
    SLICE_X112Y82        FDPE                                         r  ram_lab4_0/lab4_memory_reg[256][13]/C
                         clock pessimism              0.129    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X112Y82        FDPE (Setup_fdpe_C_D)        0.077    12.909    ram_lab4_0/lab4_memory_reg[256][13]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[258][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.819ns  (logic 0.580ns (5.907%)  route 9.239ns (94.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.638     2.932    axi4pifb_0/clka
    SLICE_X33Y78         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/Q
                         net (fo=1001, routed)        9.239    12.627    axi4pifb_0/pif_memcs_str_reg[0]_rep__5_n_20015
    SLICE_X112Y69        LUT6 (Prop_lut6_I2_O)        0.124    12.751 r  axi4pifb_0/lab4_memory[258][22]_i_1/O
                         net (fo=1, routed)           0.000    12.751    ram_lab4_0/pif_wdata_reg[22]_rep__13_2
    SLICE_X112Y69        FDCE                                         r  ram_lab4_0/lab4_memory_reg[258][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.675    12.854    ram_lab4_0/clka
    SLICE_X112Y69        FDCE                                         r  ram_lab4_0/lab4_memory_reg[258][22]/C
                         clock pessimism              0.129    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X112Y69        FDCE (Setup_fdce_C_D)        0.077    12.906    ram_lab4_0/lab4_memory_reg[258][22]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__14/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[820][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.629ns  (logic 0.715ns (7.426%)  route 8.914ns (92.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.648     2.942    axi4pifb_0/clka
    SLICE_X40Y61         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419     3.361 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__14/Q
                         net (fo=1001, routed)        8.914    12.275    axi4pifb_0/pif_memcs_str_reg[0]_rep__14_n_20015
    SLICE_X81Y40         LUT6 (Prop_lut6_I2_O)        0.296    12.571 r  axi4pifb_0/lab4_memory[820][14]_i_1/O
                         net (fo=1, routed)           0.000    12.571    ram_lab4_0/pif_wdata_reg[14]_rep__9_51
    SLICE_X81Y40         FDCE                                         r  ram_lab4_0/lab4_memory_reg[820][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.560    12.740    ram_lab4_0/clka
    SLICE_X81Y40         FDCE                                         r  ram_lab4_0/lab4_memory_reg[820][14]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X81Y40         FDCE (Setup_fdce_C_D)        0.031    12.731    ram_lab4_0/lab4_memory_reg[820][14]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[261][21]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 0.580ns (5.941%)  route 9.182ns (94.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.638     2.932    axi4pifb_0/clka
    SLICE_X33Y78         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/Q
                         net (fo=1001, routed)        9.182    12.570    axi4pifb_0/pif_memcs_str_reg[0]_rep__5_n_20015
    SLICE_X113Y79        LUT6 (Prop_lut6_I2_O)        0.124    12.694 r  axi4pifb_0/lab4_memory[261][21]_i_1/O
                         net (fo=1, routed)           0.000    12.694    ram_lab4_0/pif_wdata_reg[21]_rep__13_5
    SLICE_X113Y79        FDPE                                         r  ram_lab4_0/lab4_memory_reg[261][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.675    12.854    ram_lab4_0/clka
    SLICE_X113Y79        FDPE                                         r  ram_lab4_0/lab4_memory_reg[261][21]/C
                         clock pessimism              0.129    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X113Y79        FDPE (Setup_fdpe_C_D)        0.031    12.860    ram_lab4_0/lab4_memory_reg[261][21]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -12.694    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[260][21]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 0.580ns (5.944%)  route 9.177ns (94.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 12.854 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.638     2.932    axi4pifb_0/clka
    SLICE_X33Y78         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.456     3.388 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__5/Q
                         net (fo=1001, routed)        9.177    12.565    axi4pifb_0/pif_memcs_str_reg[0]_rep__5_n_20015
    SLICE_X113Y79        LUT6 (Prop_lut6_I2_O)        0.124    12.689 r  axi4pifb_0/lab4_memory[260][21]_i_1/O
                         net (fo=1, routed)           0.000    12.689    ram_lab4_0/pif_wdata_reg[21]_rep__13_4
    SLICE_X113Y79        FDPE                                         r  ram_lab4_0/lab4_memory_reg[260][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.675    12.854    ram_lab4_0/clka
    SLICE_X113Y79        FDPE                                         r  ram_lab4_0/lab4_memory_reg[260][21]/C
                         clock pessimism              0.129    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X113Y79        FDPE (Setup_fdpe_C_D)        0.029    12.858    ram_lab4_0/lab4_memory_reg[260][21]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__14/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[819][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 0.715ns (7.439%)  route 8.897ns (92.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.648     2.942    axi4pifb_0/clka
    SLICE_X40Y61         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419     3.361 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__14/Q
                         net (fo=1001, routed)        8.897    12.258    axi4pifb_0/pif_memcs_str_reg[0]_rep__14_n_20015
    SLICE_X80Y39         LUT6 (Prop_lut6_I2_O)        0.296    12.554 r  axi4pifb_0/lab4_memory[819][8]_i_1/O
                         net (fo=1, routed)           0.000    12.554    ram_lab4_0/pif_wdata_reg[8]_rep__9_50
    SLICE_X80Y39         FDCE                                         r  ram_lab4_0/lab4_memory_reg[819][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.560    12.740    ram_lab4_0/clka
    SLICE_X80Y39         FDCE                                         r  ram_lab4_0/lab4_memory_reg[819][8]/C
                         clock pessimism              0.115    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X80Y39         FDCE (Setup_fdce_C_D)        0.031    12.731    ram_lab4_0/lab4_memory_reg[819][8]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_memcs_str_reg[0]_rep__14/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[815][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 0.715ns (7.465%)  route 8.863ns (92.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.648     2.942    axi4pifb_0/clka
    SLICE_X40Y61         FDCE                                         r  axi4pifb_0/pif_memcs_str_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.419     3.361 r  axi4pifb_0/pif_memcs_str_reg[0]_rep__14/Q
                         net (fo=1001, routed)        8.863    12.224    axi4pifb_0/pif_memcs_str_reg[0]_rep__14_n_20015
    SLICE_X75Y37         LUT6 (Prop_lut6_I2_O)        0.296    12.520 r  axi4pifb_0/lab4_memory[815][8]_i_1/O
                         net (fo=1, routed)           0.000    12.520    ram_lab4_0/pif_wdata_reg[8]_rep__9_46
    SLICE_X75Y37         FDCE                                         r  ram_lab4_0/lab4_memory_reg[815][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.555    12.734    ram_lab4_0/clka
    SLICE_X75Y37         FDCE                                         r  ram_lab4_0/lab4_memory_reg[815][8]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X75Y37         FDCE (Setup_fdce_C_D)        0.032    12.727    ram_lab4_0/lab4_memory_reg[815][8]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 axi4pifb_0/axi_wstrb_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_be_reg[0]_rep__22/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 0.642ns (6.672%)  route 8.981ns (93.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.696     2.990    axi4pifb_0/clka
    SLICE_X26Y97         FDCE                                         r  axi4pifb_0/axi_wstrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDCE (Prop_fdce_C_Q)         0.518     3.508 r  axi4pifb_0/axi_wstrb_reg[0]/Q
                         net (fo=55, routed)          8.981    12.489    axi4pifb_0/axi_wstrb[0]
    SLICE_X102Y94        LUT3 (Prop_lut3_I0_O)        0.124    12.613 r  axi4pifb_0/pif_be[0]_rep__22_i_1/O
                         net (fo=1, routed)           0.000    12.613    axi4pifb_0/pif_be[0]_rep__22_i_1_n_20015
    SLICE_X102Y94        FDCE                                         r  axi4pifb_0/pif_be_reg[0]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.609    12.788    axi4pifb_0/clka
    SLICE_X102Y94        FDCE                                         r  axi4pifb_0/pif_be_reg[0]_rep__22/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X102Y94        FDCE (Setup_fdce_C_D)        0.077    12.840    axi4pifb_0/pif_be_reg[0]_rep__22
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[2]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[730][2]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.112%)  route 0.249ns (63.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.557     0.893    axi4pifb_0/clka
    SLICE_X37Y50         FDCE                                         r  axi4pifb_0/pif_wdata_reg[2]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  axi4pifb_0/pif_wdata_reg[2]_rep__12/Q
                         net (fo=64, routed)          0.249     1.283    ram_lab4_0/pif_wdata_reg[2]_rep__12_23
    SLICE_X47Y47         FDPE                                         r  ram_lab4_0/lab4_memory_reg[730][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.830     1.196    ram_lab4_0/clka
    SLICE_X47Y47         FDPE                                         r  ram_lab4_0/lab4_memory_reg[730][2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y47         FDPE (Hold_fdpe_C_D)         0.070     1.236    ram_lab4_0/lab4_memory_reg[730][2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[522][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.527%)  route 0.235ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.592     0.928    axi4pifb_0/clka
    SLICE_X25Y48         FDCE                                         r  axi4pifb_0/pif_wdata_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  axi4pifb_0/pif_wdata_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.235     1.303    ram_lab4_0/pif_wdata_reg[8]_rep__3_11
    SLICE_X27Y52         FDCE                                         r  ram_lab4_0/lab4_memory_reg[522][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.844     1.210    ram_lab4_0/clka
    SLICE_X27Y52         FDCE                                         r  ram_lab4_0/lab4_memory_reg[522][8]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y52         FDCE (Hold_fdce_C_D)         0.075     1.255    ram_lab4_0/lab4_memory_reg[522][8]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_be_reg[0]_rep__46/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[257][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.533%)  route 0.273ns (59.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.615     0.951    axi4pifb_0/clka
    SLICE_X101Y48        FDCE                                         r  axi4pifb_0/pif_be_reg[0]_rep__46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y48        FDCE (Prop_fdce_C_Q)         0.141     1.092 r  axi4pifb_0/pif_be_reg[0]_rep__46/Q
                         net (fo=64, routed)          0.273     1.364    axi4pifb_0/pif_be_reg[0]_rep__46_n_20015
    SLICE_X100Y52        LUT6 (Prop_lut6_I3_O)        0.045     1.409 r  axi4pifb_0/lab4_memory[257][4]_i_1/O
                         net (fo=1, routed)           0.000     1.409    ram_lab4_0/pif_wdata_reg[4]_rep__14_1
    SLICE_X100Y52        FDCE                                         r  ram_lab4_0/lab4_memory_reg[257][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X100Y52        FDCE                                         r  ram_lab4_0/lab4_memory_reg[257][4]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X100Y52        FDCE (Hold_fdce_C_D)         0.120     1.335    ram_lab4_0/lab4_memory_reg[257][4]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_be_reg[0]_rep__27/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[223][7]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.092%)  route 0.246ns (56.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.561     0.896    axi4pifb_0/clka
    SLICE_X47Y8          FDCE                                         r  axi4pifb_0/pif_be_reg[0]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  axi4pifb_0/pif_be_reg[0]_rep__27/Q
                         net (fo=68, routed)          0.246     1.283    axi4pifb_0/pif_be_reg[0]_rep__27_n_20015
    SLICE_X51Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.328 r  axi4pifb_0/lab4_memory[223][7]_i_1/O
                         net (fo=1, routed)           0.000     1.328    ram_lab4_0/pif_wdata_reg[7]_rep__13_15
    SLICE_X51Y7          FDPE                                         r  ram_lab4_0/lab4_memory_reg[223][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.824     1.190    ram_lab4_0/clka
    SLICE_X51Y7          FDPE                                         r  ram_lab4_0/lab4_memory_reg[223][7]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y7          FDPE (Hold_fdpe_C_D)         0.092     1.247    ram_lab4_0/lab4_memory_reg[223][7]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[17]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[446][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.758%)  route 0.259ns (61.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.615     0.951    axi4pifb_0/clka
    SLICE_X104Y49        FDCE                                         r  axi4pifb_0/pif_wdata_reg[17]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.164     1.115 r  axi4pifb_0/pif_wdata_reg[17]_rep__2/Q
                         net (fo=64, routed)          0.259     1.374    ram_lab4_0/pif_wdata_reg[17]_rep__2_10
    SLICE_X104Y50        FDCE                                         r  ram_lab4_0/lab4_memory_reg[446][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.880     1.246    ram_lab4_0/clka
    SLICE_X104Y50        FDCE                                         r  ram_lab4_0/lab4_memory_reg[446][17]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X104Y50        FDCE (Hold_fdce_C_D)         0.076     1.292    ram_lab4_0/lab4_memory_reg[446][17]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[520][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.380%)  route 0.247ns (63.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.592     0.928    axi4pifb_0/clka
    SLICE_X25Y48         FDCE                                         r  axi4pifb_0/pif_wdata_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  axi4pifb_0/pif_wdata_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.247     1.315    ram_lab4_0/pif_wdata_reg[8]_rep__3_11
    SLICE_X26Y52         FDCE                                         r  ram_lab4_0/lab4_memory_reg[520][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.844     1.210    ram_lab4_0/clka
    SLICE_X26Y52         FDCE                                         r  ram_lab4_0/lab4_memory_reg[520][8]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y52         FDCE (Hold_fdce_C_D)         0.053     1.233    ram_lab4_0/lab4_memory_reg[520][8]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[12]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[560][12]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.954%)  route 0.251ns (64.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.591     0.926    axi4pifb_0/clka
    SLICE_X29Y49         FDCE                                         r  axi4pifb_0/pif_wdata_reg[12]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  axi4pifb_0/pif_wdata_reg[12]_rep__3/Q
                         net (fo=64, routed)          0.251     1.319    ram_lab4_0/pif_wdata_reg[12]_rep__3_11
    SLICE_X28Y57         FDPE                                         r  ram_lab4_0/lab4_memory_reg[560][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.843     1.209    ram_lab4_0/clka
    SLICE_X28Y57         FDPE                                         r  ram_lab4_0/lab4_memory_reg[560][12]/C
                         clock pessimism             -0.030     1.179    
    SLICE_X28Y57         FDPE (Hold_fdpe_C_D)         0.047     1.226    ram_lab4_0/lab4_memory_reg[560][12]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[17]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[416][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.576%)  route 0.261ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.615     0.951    axi4pifb_0/clka
    SLICE_X104Y49        FDCE                                         r  axi4pifb_0/pif_wdata_reg[17]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.164     1.115 r  axi4pifb_0/pif_wdata_reg[17]_rep__2/Q
                         net (fo=64, routed)          0.261     1.376    ram_lab4_0/pif_wdata_reg[17]_rep__2_10
    SLICE_X105Y50        FDCE                                         r  ram_lab4_0/lab4_memory_reg[416][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.880     1.246    ram_lab4_0/clka
    SLICE_X105Y50        FDCE                                         r  ram_lab4_0/lab4_memory_reg[416][17]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X105Y50        FDCE (Hold_fdce_C_D)         0.066     1.282    ram_lab4_0/lab4_memory_reg[416][17]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.702%)  route 0.335ns (64.298%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.577     0.913    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X31Y98         FDSE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.141     1.054 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/Q
                         net (fo=8, routed)           0.176     1.229    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]
    SLICE_X30Y98         SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.045     1.274 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/Q
                         net (fo=2, routed)           0.159     1.434    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/r_push_r_reg[9]
    SLICE_X29Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.931     1.297    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.075     1.337    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.274%)  route 0.191ns (47.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.641     0.977    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X34Y101        FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]/Q
                         net (fo=2, routed)           0.191     1.332    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg_n_20015_[0]
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.377 r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.377    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_i_1__0_n_20015
    SLICE_X34Y99         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.826     1.192    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X34Y99         FDRE                                         r  lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y100   axi4pifb_0/FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y100   axi4pifb_0/FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y100   axi4pifb_0/FSM_sequential_fsm_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y100   axi4pifb_0/FSM_sequential_fsm_state_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    axi4pifb_0/ack_2pif_d1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y84    axi4pifb_0/ack_2pif_s1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    axi4pifb_0/ack_2pif_s2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y88    axi4pifb_0/ack_2pif_str_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X37Y97    axi4pifb_0/axi_araddr_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    lab4processor_0/lab4processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.978ns (13.992%)  route 6.012ns (86.008%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.655     5.417    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X33Y94         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/Q
                         net (fo=4, routed)           1.308     7.181    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg_n_20015_[28]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.305 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7/O
                         net (fo=1, routed)           0.983     8.288    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7_n_20015
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.412 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_2/O
                         net (fo=9, routed)           0.851     9.263    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_1
    SLICE_X29Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.387 f  pos_seq7_ctrl_0/SEG7_CONTROL/a_n[1]_i_2/O
                         net (fo=7, routed)           0.999    10.387    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[7]_1
    SLICE_X26Y87         LUT2 (Prop_lut2_I1_O)        0.150    10.537 r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n[1]_i_1/O
                         net (fo=1, routed)           1.871    12.407    pos_seq7_ctrl_0/SEG7_CONTROL/a_n[1]_i_1_n_20015
    SLICE_X26Y50         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.525    15.007    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X26Y50         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[1]/C
                         clock pessimism              0.394    15.401    
                         clock uncertainty           -0.035    15.366    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)       -0.255    15.111    pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.952ns (16.709%)  route 4.746ns (83.291%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.655     5.417    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X33Y94         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/Q
                         net (fo=4, routed)           1.308     7.181    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg_n_20015_[28]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.305 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7/O
                         net (fo=1, routed)           0.983     8.288    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7_n_20015
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.412 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_2/O
                         net (fo=9, routed)           1.788    10.200    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/display_number_reg[25]
    SLICE_X28Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.324 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/abcdefgdec_n_retimed[4]_i_2/O
                         net (fo=1, routed)           0.667    10.991    pos_seq7_ctrl_0/SEG7_CONTROL/pos_reg[7]
    SLICE_X28Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.115 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[4]_i_1/O
                         net (fo=1, routed)           0.000    11.115    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[4]_i_1_n_20015
    SLICE_X28Y88         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.525    15.007    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X28Y88         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[4]/C
                         clock pessimism              0.394    15.401    
                         clock uncertainty           -0.035    15.366    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)        0.031    15.397    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[4]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.952ns (16.874%)  route 4.690ns (83.126%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.655     5.417    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X33Y94         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/Q
                         net (fo=4, routed)           1.308     7.181    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg_n_20015_[28]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.305 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7/O
                         net (fo=1, routed)           0.983     8.288    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7_n_20015
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.412 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_2/O
                         net (fo=9, routed)           1.678    10.090    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_1
    SLICE_X27Y87         LUT6 (Prop_lut6_I2_O)        0.124    10.214 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[3]_i_3/O
                         net (fo=1, routed)           0.721    10.935    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[3]_i_3_n_20015
    SLICE_X27Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.059 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[3]_i_1/O
                         net (fo=1, routed)           0.000    11.059    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed[3]_i_1_n_20015
    SLICE_X27Y87         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.520    15.002    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X27Y87         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[3]/C
                         clock pessimism              0.394    15.396    
                         clock uncertainty           -0.035    15.361    
    SLICE_X27Y87         FDRE (Setup_fdre_C_D)        0.031    15.392    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[3]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.766ns (13.979%)  route 4.714ns (86.021%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.695     5.457    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.518     5.975 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=26, routed)          1.108     7.083    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.207 r  axi4pifb_0/rdata_2pif[31]_i_5/O
                         net (fo=30, routed)          3.606    10.813    axi4pifb_0/rdata_2pif_reg[1]_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.937 r  axi4pifb_0/rdata_2pif[8]_i_1/O
                         net (fo=1, routed)           0.000    10.937    lab4_reg_0/D[8]
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.518    15.000    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[8]/C
                         clock pessimism              0.429    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.032    15.426    lab4_reg_0/rdata_2pif_reg[8]
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.766ns (13.982%)  route 4.712ns (86.018%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.695     5.457    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.518     5.975 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=26, routed)          1.108     7.083    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.207 r  axi4pifb_0/rdata_2pif[31]_i_5/O
                         net (fo=30, routed)          3.604    10.812    axi4pifb_0/rdata_2pif_reg[1]_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.936 r  axi4pifb_0/rdata_2pif[4]_i_1/O
                         net (fo=1, routed)           0.000    10.936    lab4_reg_0/D[4]
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.518    15.000    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/C
                         clock pessimism              0.429    15.429    
                         clock uncertainty           -0.035    15.394    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.031    15.425    lab4_reg_0/rdata_2pif_reg[4]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.824ns (16.044%)  route 4.312ns (83.956%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.655     5.417    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X33Y94         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/Q
                         net (fo=4, routed)           1.308     7.181    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg_n_20015_[28]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.305 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7/O
                         net (fo=1, routed)           0.983     8.288    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7_n_20015
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.412 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_2/O
                         net (fo=9, routed)           0.851     9.263    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_1
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.120     9.383 r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n[2]_i_1/O
                         net (fo=1, routed)           1.170    10.553    pos_seq7_ctrl_0/SEG7_CONTROL/a_n[2]_i_1_n_20015
    SLICE_X33Y86         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.477    14.959    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X33Y86         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[2]/C
                         clock pessimism              0.428    15.387    
                         clock uncertainty           -0.035    15.352    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.308    15.044    pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.828ns (15.679%)  route 4.453ns (84.321%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.655     5.417    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X33Y94         FDCE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg[28]/Q
                         net (fo=4, routed)           1.308     7.181    pos_seq7_ctrl_0/SEG7_CONTROL/display_number_reg_n_20015_[28]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.305 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7/O
                         net (fo=1, routed)           0.983     8.288    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_7_n_20015
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.412 r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_2/O
                         net (fo=9, routed)           1.126     9.539    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_OBUFT[7]_inst_i_1
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.124     9.663 r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n[3]_i_1/O
                         net (fo=1, routed)           1.035    10.698    pos_seq7_ctrl_0/SEG7_CONTROL/a_n[3]_i_1_n_20015
    SLICE_X33Y86         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         1.477    14.959    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X33Y86         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[3]/C
                         clock pessimism              0.428    15.387    
                         clock uncertainty           -0.035    15.352    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.105    15.247    pos_seq7_ctrl_0/SEG7_CONTROL/a_n_reg[3]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.666ns (13.373%)  route 4.314ns (86.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.695     5.457    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.518     5.975 f  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=26, routed)          1.108     7.083    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.148     7.231 r  axi4pifb_0/rdata_2pif[31]_i_1/O
                         net (fo=33, routed)          3.206    10.438    lab4_reg_0/E[0]
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[0]/C
                         clock pessimism              0.429    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X28Y83         FDCE (Setup_fdce_C_CE)      -0.409    14.988    lab4_reg_0/rdata_2pif_reg[0]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.666ns (13.373%)  route 4.314ns (86.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.695     5.457    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.518     5.975 f  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=26, routed)          1.108     7.083    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.148     7.231 r  axi4pifb_0/rdata_2pif[31]_i_1/O
                         net (fo=33, routed)          3.206    10.438    lab4_reg_0/E[0]
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[5]/C
                         clock pessimism              0.429    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X28Y83         FDCE (Setup_fdce_C_CE)      -0.409    14.988    lab4_reg_0/rdata_2pif_reg[5]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.666ns (13.373%)  route 4.314ns (86.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.695     5.457    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.518     5.975 f  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=26, routed)          1.108     7.083    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y84         LUT2 (Prop_lut2_I1_O)        0.148     7.231 r  axi4pifb_0/rdata_2pif[31]_i_1/O
                         net (fo=33, routed)          3.206    10.438    lab4_reg_0/E[0]
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[6]/C
                         clock pessimism              0.429    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X28Y83         FDCE (Setup_fdce_C_CE)      -0.409    14.988    lab4_reg_0/rdata_2pif_reg[6]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab4_reg_0/setpoint32_i_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.554     1.501    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y82         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  lab4_reg_0/setpoint32_i_reg[26]/Q
                         net (fo=1, routed)           0.054     1.696    lab4_reg_0/setpoint32_i_reg_n_20015_[26]
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.741 r  lab4_reg_0/rdata_2pif[26]_i_1/O
                         net (fo=1, routed)           0.000     1.741    lab4_reg_0/rdata_2pif[26]_i_1_n_20015
    SLICE_X32Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.819     2.013    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[26]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X32Y82         FDCE (Hold_fdce_C_D)         0.121     1.635    lab4_reg_0/rdata_2pif_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 lab4_reg_0/setpoint32_i_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.554     1.501    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y82         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  lab4_reg_0/setpoint32_i_reg[24]/Q
                         net (fo=1, routed)           0.087     1.729    lab4_reg_0/setpoint32_i_reg_n_20015_[24]
    SLICE_X32Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  lab4_reg_0/rdata_2pif[24]_i_1/O
                         net (fo=1, routed)           0.000     1.774    lab4_reg_0/rdata_2pif[24]_i_1_n_20015
    SLICE_X32Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.819     2.013    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[24]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X32Y82         FDCE (Hold_fdce_C_D)         0.120     1.634    lab4_reg_0/rdata_2pif_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.252%)  route 0.091ns (32.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.571     1.518    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X27Y86         FDCE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.091     1.750    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/state[1]
    SLICE_X26Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.795 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.795    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp[6]_i_1_n_20015
    SLICE_X26Y86         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.840     2.034    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X26Y86         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[6]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.121     1.652    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.559     1.506    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X49Y45         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.117     1.764    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/Q[0]
    SLICE_X49Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/plusOp[6]
    SLICE_X49Y45         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.827     2.021    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X49Y45         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.091     1.597    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 lab4_reg_0/setpoint32_i_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.569     1.516    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  lab4_reg_0/setpoint32_i_reg[13]/Q
                         net (fo=1, routed)           0.138     1.795    axi4pifb_0/setpoint32_i_reg[13]
    SLICE_X29Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  axi4pifb_0/rdata_2pif[13]_i_1/O
                         net (fo=1, routed)           0.000     1.840    lab4_reg_0/D[12]
    SLICE_X29Y80         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.836     2.030    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y80         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[13]/C
                         clock pessimism             -0.499     1.531    
    SLICE_X29Y80         FDCE (Hold_fdce_C_D)         0.091     1.622    lab4_reg_0/rdata_2pif_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 lab4_reg_0/setpoint_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.231ns (33.038%)  route 0.468ns (66.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.574     1.521    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.141     1.662 r  lab4_reg_0/setpoint_i_reg[5]/Q
                         net (fo=11, routed)          0.361     2.023    lab4_reg_0/rdata_2pif_reg[7]_0[5]
    SLICE_X27Y89         LUT6 (Prop_lut6_I2_O)        0.045     2.068 r  lab4_reg_0/abcdefgdec_n_retimed[6]_i_4/O
                         net (fo=1, routed)           0.107     2.175    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/setpoint_i_reg[6]_0
    SLICE_X27Y88         LUT5 (Prop_lut5_I4_O)        0.045     2.220 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/abcdefgdec_n_retimed[6]_i_1/O
                         net (fo=1, routed)           0.000     2.220    pos_seq7_ctrl_0/SEG7_CONTROL/D[2]
    SLICE_X27Y88         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.843     2.037    pos_seq7_ctrl_0/SEG7_CONTROL/CLK
    SLICE_X27Y88         FDRE                                         r  pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[6]/C
                         clock pessimism             -0.188     1.849    
                         clock uncertainty            0.035     1.884    
    SLICE_X27Y88         FDRE (Hold_fdre_C_D)         0.092     1.976    pos_seq7_ctrl_0/SEG7_CONTROL/abcdefgdec_n_retimed_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_mclk_s1_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_mclk_s2_reg/D
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 r  rst_mclk_s1_reg/Q
                         net (fo=1, routed)           0.170     1.803    rst_mclk_s1
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.810     2.004    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
                         clock pessimism             -0.512     1.492    
    SLICE_X45Y74         FDPE (Hold_fdpe_C_D)         0.066     1.558    rst_mclk_s2_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.563%)  route 0.189ns (50.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.571     1.518    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X27Y86         FDCE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.189     1.848    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/state[1]
    SLICE_X28Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp[7]_i_2/O
                         net (fo=1, routed)           0.000     1.893    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp[7]_i_2_n_20015
    SLICE_X28Y86         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.841     2.035    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X28Y86         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[7]/C
                         clock pessimism             -0.481     1.554    
    SLICE_X28Y86         FDRE (Hold_fdre_C_D)         0.091     1.645    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.257%)  route 0.157ns (45.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.559     1.506    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X48Y45         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.157     1.804    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg_n_20015_[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/plusOp[5]
    SLICE_X48Y45         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.827     2.021    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/CLK
    SLICE_X48Y45         FDCE                                         r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.092     1.598    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.219%)  route 0.199ns (54.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.571     1.518    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X26Y86         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp_reg[6]/Q
                         net (fo=5, routed)           0.199     1.881    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_temp[6]
    SLICE_X28Y87         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    pos_seq7_ctrl_0/CLOCK_RESET_UNIT/mclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/O
                         net (fo=107, routed)         0.842     2.036    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/CLK
    SLICE_X28Y87         FDRE                                         r  pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[6]/C
                         clock pessimism             -0.481     1.555    
    SLICE_X28Y87         FDRE (Hold_fdre_C_D)         0.070     1.625    pos_seq7_ctrl_0/POS_CONTROL/POSITION_SENSOR/pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  pos_seq7_ctrl_0/CLOCK_RESET_UNIT/bufg_0/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X27Y86   abcdefgdec_n_OBUFT[7]_inst_i_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84   lab4_reg_0/pif_regcs_s1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84   lab4_reg_0/pif_regcs_s2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y83   lab4_reg_0/rdata_2pif_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y82   lab4_reg_0/rdata_2pif_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y81   lab4_reg_0/rdata_2pif_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y82   lab4_reg_0/rdata_2pif_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y80   lab4_reg_0/rdata_2pif_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   pos_seq7_ctrl_0/CLOCK_RESET_UNIT/clkdiv_0/mclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   lab4_reg_0/rdata_2pif_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   lab4_reg_0/rdata_2pif_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80   lab4_reg_0/rdata_2pif_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y82   lab4_reg_0/rdata_2pif_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82   lab4_reg_0/rdata_2pif_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y82   lab4_reg_0/rdata_2pif_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y83   lab4_reg_0/rdata_2pif_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y83   lab4_reg_0/rdata_2pif_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y87   lab4_reg_0/rwtest_i_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y81   lab4_reg_0/rwtest_i_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y87   lab4_reg_0/rwtest_i_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   lab4_reg_0/rwtest_i_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   lab4_reg_0/rwtest_i_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.580ns (37.612%)  route 0.962ns (62.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.691     5.453    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDCE (Prop_fdce_C_Q)         0.456     5.909 r  lab4_reg_0/rdata_2pif_reg[4]/Q
                         net (fo=1, routed)           0.962     6.871    axi4pifb_0/rdata_2pif_reg[31]_0[4]
    SLICE_X27Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.995 r  axi4pifb_0/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     6.995    axi4pifb_0/axi_rdata[4]
    SLICE_X27Y81         FDCE                                         r  axi4pifb_0/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.511    12.690    axi4pifb_0/clka
    SLICE_X27Y81         FDCE                                         r  axi4pifb_0/axi_rdata_reg[4]/C
                         clock pessimism              0.000    12.690    
                         clock uncertainty           -0.154    12.536    
    SLICE_X27Y81         FDCE (Setup_fdce_C_D)        0.031    12.567    axi4pifb_0/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.642ns (40.651%)  route 0.937ns (59.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.646     5.408    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.518     5.926 r  lab4_reg_0/rdata_2pif_reg[27]/Q
                         net (fo=1, routed)           0.937     6.864    axi4pifb_0/rdata_2pif_reg[31]_0[27]
    SLICE_X32Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  axi4pifb_0/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     6.988    axi4pifb_0/axi_rdata[27]
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.472    12.651    axi4pifb_0/clka
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[27]/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.154    12.497    
    SLICE_X32Y83         FDCE (Setup_fdce_C_D)        0.081    12.578    axi4pifb_0/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.642ns (40.677%)  route 0.936ns (59.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.646     5.408    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.518     5.926 r  lab4_reg_0/rdata_2pif_reg[24]/Q
                         net (fo=1, routed)           0.936     6.863    axi4pifb_0/rdata_2pif_reg[31]_0[24]
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  axi4pifb_0/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     6.987    axi4pifb_0/axi_rdata[24]
    SLICE_X34Y82         FDCE                                         r  axi4pifb_0/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.472    12.651    axi4pifb_0/clka
    SLICE_X34Y82         FDCE                                         r  axi4pifb_0/axi_rdata_reg[24]/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.154    12.497    
    SLICE_X34Y82         FDCE (Setup_fdce_C_D)        0.081    12.578    axi4pifb_0/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.580ns (37.340%)  route 0.973ns (62.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.690     5.452    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y80         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.456     5.908 r  lab4_reg_0/rdata_2pif_reg[15]/Q
                         net (fo=1, routed)           0.973     6.882    axi4pifb_0/rdata_2pif_reg[31]_0[15]
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.006 r  axi4pifb_0/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     7.006    axi4pifb_0/axi_rdata[15]
    SLICE_X30Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.514    12.693    axi4pifb_0/clka
    SLICE_X30Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[15]/C
                         clock pessimism              0.000    12.693    
                         clock uncertainty           -0.154    12.539    
    SLICE_X30Y80         FDCE (Setup_fdce_C_D)        0.079    12.618    axi4pifb_0/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.580ns (37.526%)  route 0.966ns (62.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.647     5.409    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  lab4_reg_0/rdata_2pif_reg[29]/Q
                         net (fo=1, routed)           0.966     6.831    axi4pifb_0/rdata_2pif_reg[31]_0[29]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.955 r  axi4pifb_0/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     6.955    axi4pifb_0/axi_rdata[29]
    SLICE_X30Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.518    12.697    axi4pifb_0/clka
    SLICE_X30Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[29]/C
                         clock pessimism              0.000    12.697    
                         clock uncertainty           -0.154    12.543    
    SLICE_X30Y83         FDCE (Setup_fdce_C_D)        0.081    12.624    axi4pifb_0/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.642ns (42.843%)  route 0.856ns (57.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.642     5.404    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y79         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  lab4_reg_0/rdata_2pif_reg[23]/Q
                         net (fo=1, routed)           0.856     6.779    axi4pifb_0/rdata_2pif_reg[31]_0[23]
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.903 r  axi4pifb_0/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     6.903    axi4pifb_0/axi_rdata[23]
    SLICE_X34Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.469    12.648    axi4pifb_0/clka
    SLICE_X34Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[23]/C
                         clock pessimism              0.000    12.648    
                         clock uncertainty           -0.154    12.494    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)        0.079    12.573    axi4pifb_0/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.642ns (44.210%)  route 0.810ns (55.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.642     5.404    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y79         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  lab4_reg_0/rdata_2pif_reg[21]/Q
                         net (fo=1, routed)           0.810     6.733    axi4pifb_0/rdata_2pif_reg[31]_0[21]
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.857 r  axi4pifb_0/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     6.857    axi4pifb_0/axi_rdata[21]
    SLICE_X34Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.469    12.648    axi4pifb_0/clka
    SLICE_X34Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[21]/C
                         clock pessimism              0.000    12.648    
                         clock uncertainty           -0.154    12.494    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)        0.079    12.573    axi4pifb_0/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.415%)  route 0.820ns (58.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.694     5.456    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.456     5.912 r  lab4_reg_0/rdata_2pif_reg[6]/Q
                         net (fo=1, routed)           0.820     6.733    axi4pifb_0/rdata_2pif_reg[31]_0[6]
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.857 r  axi4pifb_0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     6.857    axi4pifb_0/axi_rdata[6]
    SLICE_X26Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.514    12.693    axi4pifb_0/clka
    SLICE_X26Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.693    
                         clock uncertainty           -0.154    12.539    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.079    12.618    axi4pifb_0/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.843%)  route 0.806ns (58.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.694     5.456    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.456     5.912 r  lab4_reg_0/rdata_2pif_reg[5]/Q
                         net (fo=1, routed)           0.806     6.719    axi4pifb_0/rdata_2pif_reg[31]_0[5]
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.843 r  axi4pifb_0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     6.843    axi4pifb_0/axi_rdata[5]
    SLICE_X26Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.514    12.693    axi4pifb_0/clka
    SLICE_X26Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[5]/C
                         clock pessimism              0.000    12.693    
                         clock uncertainty           -0.154    12.539    
    SLICE_X26Y83         FDCE (Setup_fdce_C_D)        0.081    12.620    axi4pifb_0/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.580ns (41.813%)  route 0.807ns (58.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.643     5.405    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.456     5.861 r  lab4_reg_0/rdata_2pif_reg[17]/Q
                         net (fo=1, routed)           0.807     6.669    axi4pifb_0/rdata_2pif_reg[31]_0[17]
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.793 r  axi4pifb_0/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     6.793    axi4pifb_0/axi_rdata[17]
    SLICE_X34Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.469    12.648    axi4pifb_0/clka
    SLICE_X34Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[17]/C
                         clock pessimism              0.000    12.648    
                         clock uncertainty           -0.154    12.494    
    SLICE_X34Y80         FDCE (Setup_fdce_C_D)        0.077    12.571    axi4pifb_0/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  5.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.572     1.519    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lab4_reg_0/rdata_2pif_reg[19]/Q
                         net (fo=1, routed)           0.054     1.714    axi4pifb_0/rdata_2pif_reg[31]_0[19]
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  axi4pifb_0/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.759    axi4pifb_0/axi_rdata[19]
    SLICE_X30Y82         FDCE                                         r  axi4pifb_0/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.836     1.202    axi4pifb_0/clka
    SLICE_X30Y82         FDCE                                         r  axi4pifb_0/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.154     1.356    
    SLICE_X30Y82         FDCE (Hold_fdce_C_D)         0.121     1.477    axi4pifb_0/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.555     1.502    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  lab4_reg_0/rdata_2pif_reg[28]/Q
                         net (fo=1, routed)           0.054     1.697    axi4pifb_0/rdata_2pif_reg[31]_0[28]
    SLICE_X32Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.742 r  axi4pifb_0/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.742    axi4pifb_0/axi_rdata[28]
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.818     1.184    axi4pifb_0/clka
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[28]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.154     1.338    
    SLICE_X32Y83         FDCE (Hold_fdce_C_D)         0.121     1.459    axi4pifb_0/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.555     1.502    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  lab4_reg_0/rdata_2pif_reg[31]/Q
                         net (fo=1, routed)           0.080     1.723    axi4pifb_0/rdata_2pif_reg[31]_0[31]
    SLICE_X32Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  axi4pifb_0/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.768    axi4pifb_0/axi_rdata[31]
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.818     1.184    axi4pifb_0/clka
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[31]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.154     1.338    
    SLICE_X32Y83         FDCE (Hold_fdce_C_D)         0.121     1.459    axi4pifb_0/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.517    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X27Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  lab4_reg_0/rdata_2pif_reg[3]/Q
                         net (fo=1, routed)           0.087     1.745    axi4pifb_0/rdata_2pif_reg[31]_0[3]
    SLICE_X26Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  axi4pifb_0/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    axi4pifb_0/axi_rdata[3]
    SLICE_X26Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.836     1.202    axi4pifb_0/clka
    SLICE_X26Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.154     1.356    
    SLICE_X26Y83         FDCE (Hold_fdce_C_D)         0.120     1.476    axi4pifb_0/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.555     1.502    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  lab4_reg_0/rdata_2pif_reg[25]/Q
                         net (fo=1, routed)           0.087     1.730    axi4pifb_0/rdata_2pif_reg[31]_0[25]
    SLICE_X32Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  axi4pifb_0/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.775    axi4pifb_0/axi_rdata[25]
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.818     1.184    axi4pifb_0/clka
    SLICE_X32Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[25]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.154     1.338    
    SLICE_X32Y83         FDCE (Hold_fdce_C_D)         0.120     1.458    axi4pifb_0/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.572     1.519    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lab4_reg_0/rdata_2pif_reg[12]/Q
                         net (fo=1, routed)           0.091     1.751    axi4pifb_0/rdata_2pif_reg[31]_0[12]
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  axi4pifb_0/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.796    axi4pifb_0/axi_rdata[12]
    SLICE_X30Y82         FDCE                                         r  axi4pifb_0/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.836     1.202    axi4pifb_0/clka
    SLICE_X30Y82         FDCE                                         r  axi4pifb_0/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.154     1.356    
    SLICE_X30Y82         FDCE (Hold_fdce_C_D)         0.121     1.477    axi4pifb_0/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.552     1.499    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  lab4_reg_0/rdata_2pif_reg[9]/Q
                         net (fo=1, routed)           0.091     1.731    axi4pifb_0/rdata_2pif_reg[31]_0[9]
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  axi4pifb_0/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.776    axi4pifb_0/axi_rdata[9]
    SLICE_X32Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.815     1.181    axi4pifb_0/clka
    SLICE_X32Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.154     1.335    
    SLICE_X32Y80         FDCE (Hold_fdce_C_D)         0.121     1.456    axi4pifb_0/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.517    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y80         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  lab4_reg_0/rdata_2pif_reg[14]/Q
                         net (fo=1, routed)           0.136     1.794    axi4pifb_0/rdata_2pif_reg[31]_0[14]
    SLICE_X30Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  axi4pifb_0/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.839    axi4pifb_0/axi_rdata[14]
    SLICE_X30Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.834     1.200    axi4pifb_0/clka
    SLICE_X30Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.154     1.354    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.121     1.475    axi4pifb_0/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.573     1.520    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  lab4_reg_0/rdata_2pif_reg[0]/Q
                         net (fo=1, routed)           0.138     1.799    axi4pifb_0/rdata_2pif_reg[31]_0[0]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  axi4pifb_0/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    axi4pifb_0/axi_rdata[0]
    SLICE_X30Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.837     1.203    axi4pifb_0/clka
    SLICE_X30Y83         FDCE                                         r  axi4pifb_0/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.154     1.357    
    SLICE_X30Y83         FDCE (Hold_fdce_C_D)         0.121     1.478    axi4pifb_0/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.552     1.499    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  lab4_reg_0/rdata_2pif_reg[16]/Q
                         net (fo=1, routed)           0.140     1.780    axi4pifb_0/rdata_2pif_reg[31]_0[16]
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  axi4pifb_0/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.825    axi4pifb_0/axi_rdata[16]
    SLICE_X32Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.815     1.181    axi4pifb_0/clka
    SLICE_X32Y80         FDCE                                         r  axi4pifb_0/axi_rdata_reg[16]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            0.154     1.335    
    SLICE_X32Y80         FDCE (Hold_fdce_C_D)         0.120     1.455    axi4pifb_0/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 1.064ns (11.079%)  route 8.540ns (88.921%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.950    12.624    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X29Y81         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.518    15.000    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[4]/C
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.154    14.846    
    SLICE_X29Y81         FDCE (Setup_fdce_C_CE)      -0.205    14.641    lab4_reg_0/setpoint32_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.556ns  (logic 1.064ns (11.135%)  route 8.492ns (88.865%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.902    12.576    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X27Y85         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.519    15.001    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X27Y85         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[2]/C
                         clock pessimism              0.000    15.001    
                         clock uncertainty           -0.154    14.847    
    SLICE_X27Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.642    lab4_reg_0/setpoint32_i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -12.576    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 1.148ns (11.820%)  route 8.564ns (88.180%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 r  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.444     7.920    axi4pifb_0/Q[3]
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.044 r  axi4pifb_0/rdata_2pif[26]_i_3/O
                         net (fo=5, routed)           1.460     9.504    axi4pifb_0/rdata_2pif[26]_i_3_n_20015
    SLICE_X29Y86         LUT5 (Prop_lut5_I3_O)        0.118     9.622 f  axi4pifb_0/rdata_2pif[26]_i_2/O
                         net (fo=10, routed)          1.498    11.120    axi4pifb_0/rdata_2pif_reg[1]
    SLICE_X29Y81         LUT5 (Prop_lut5_I0_O)        0.326    11.446 f  axi4pifb_0/rdata_2pif[4]_i_2/O
                         net (fo=1, routed)           1.162    12.608    axi4pifb_0/rdata_2pif[4]_i_2_n_20015
    SLICE_X28Y81         LUT6 (Prop_lut6_I3_O)        0.124    12.732 r  axi4pifb_0/rdata_2pif[4]_i_1/O
                         net (fo=1, routed)           0.000    12.732    lab4_reg_0/D[4]
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.518    15.000    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/C
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.154    14.846    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.031    14.877    lab4_reg_0/rdata_2pif_reg[4]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.064ns (11.263%)  route 8.383ns (88.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.793    12.467    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[1]/C
                         clock pessimism              0.000    15.003    
                         clock uncertainty           -0.154    14.849    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.644    lab4_reg_0/setpoint32_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.064ns (11.263%)  route 8.383ns (88.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.793    12.467    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[3]/C
                         clock pessimism              0.000    15.003    
                         clock uncertainty           -0.154    14.849    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.644    lab4_reg_0/setpoint32_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.064ns (11.263%)  route 8.383ns (88.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.793    12.467    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[5]/C
                         clock pessimism              0.000    15.003    
                         clock uncertainty           -0.154    14.849    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.644    lab4_reg_0/setpoint32_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 1.064ns (11.263%)  route 8.383ns (88.737%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.793    12.467    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[6]/C
                         clock pessimism              0.000    15.003    
                         clock uncertainty           -0.154    14.849    
    SLICE_X29Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.644    lab4_reg_0/setpoint32_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 1.064ns (11.399%)  route 8.270ns (88.601%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.462    10.928    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X32Y81         LUT6 (Prop_lut6_I1_O)        0.124    11.052 r  axi4pifb_0/setpoint32_i[23]_i_1/O
                         net (fo=8, routed)           1.302    12.354    lab4_reg_0/pif_be_reg[2]
    SLICE_X31Y80         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.517    14.999    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X31Y80         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[19]/C
                         clock pessimism              0.000    14.999    
                         clock uncertainty           -0.154    14.845    
    SLICE_X31Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.640    lab4_reg_0/setpoint32_i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 1.064ns (11.449%)  route 8.229ns (88.551%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.639    12.313    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X27Y82         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.516    14.998    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X27Y82         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[0]/C
                         clock pessimism              0.000    14.998    
                         clock uncertainty           -0.154    14.844    
    SLICE_X27Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.639    lab4_reg_0/setpoint32_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 1.064ns (11.449%)  route 8.229ns (88.551%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.726     3.020    axi4pifb_0/clka
    SLICE_X70Y34         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDCE (Prop_fdce_C_Q)         0.456     3.476 f  axi4pifb_0/pif_addr_i_reg[5]/Q
                         net (fo=37, routed)          4.512     7.988    axi4pifb_0/Q[3]
    SLICE_X28Y82         LUT3 (Prop_lut3_I2_O)        0.152     8.140 f  axi4pifb_0/setpoint32_i[31]_i_6/O
                         net (fo=1, routed)           0.995     9.135    axi4pifb_0/setpoint32_i[31]_i_6_n_20015
    SLICE_X27Y82         LUT6 (Prop_lut6_I5_O)        0.332     9.467 r  axi4pifb_0/setpoint32_i[31]_i_2/O
                         net (fo=36, routed)          1.083    10.550    axi4pifb_0/rdata_2pif_reg[5]
    SLICE_X29Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.674 r  axi4pifb_0/setpoint32_i[7]_i_1/O
                         net (fo=8, routed)           1.639    12.313    lab4_reg_0/pif_regcs_s2_reg_1
    SLICE_X27Y82         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.516    14.998    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X27Y82         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[7]/C
                         clock pessimism              0.000    14.998    
                         clock uncertainty           -0.154    14.844    
    SLICE_X27Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.639    lab4_reg_0/setpoint32_i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.367ns (11.559%)  route 2.808ns (88.441%))
  Logic Levels:           0  
  Clock Path Skew:        2.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.518     2.697    axi4pifb_0/clka
    SLICE_X31Y83         FDCE                                         r  axi4pifb_0/pif_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.367     3.064 r  axi4pifb_0/pif_wdata_reg[4]/Q
                         net (fo=4, routed)           2.808     5.872    lab4_reg_0/pif_wdata_reg[31][4]
    SLICE_X30Y85         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.697     5.459    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[4]/C
                         clock pessimism              0.000     5.459    
                         clock uncertainty            0.154     5.614    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.246     5.860    lab4_reg_0/setpoint16_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.860    
                         arrival time                           5.872    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.367ns (11.610%)  route 2.794ns (88.390%))
  Logic Levels:           0  
  Clock Path Skew:        2.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.476     2.655    axi4pifb_0/clka
    SLICE_X33Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.367     3.022 r  axi4pifb_0/pif_wdata_reg[1]/Q
                         net (fo=4, routed)           2.794     5.816    lab4_reg_0/pif_wdata_reg[31][1]
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.648     5.410    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[1]/C
                         clock pessimism              0.000     5.410    
                         clock uncertainty            0.154     5.565    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.232     5.797    lab4_reg_0/setpoint_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.816    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.367ns (11.421%)  route 2.846ns (88.579%))
  Logic Levels:           0  
  Clock Path Skew:        2.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.476     2.655    axi4pifb_0/clka
    SLICE_X33Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.367     3.022 r  axi4pifb_0/pif_wdata_reg[0]/Q
                         net (fo=4, routed)           2.846     5.868    lab4_reg_0/pif_wdata_reg[31][0]
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.648     5.410    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[0]/C
                         clock pessimism              0.000     5.410    
                         clock uncertainty            0.154     5.565    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.243     5.808    lab4_reg_0/setpoint_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.808    
                         arrival time                           5.868    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.567ns (17.481%)  route 2.676ns (82.519%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.453ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.524     2.703    axi4pifb_0/clka
    SLICE_X31Y92         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.367     3.070 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=17, routed)          1.850     4.920    axi4pifb_0/pif_addr__0[15]
    SLICE_X29Y82         LUT5 (Prop_lut5_I3_O)        0.100     5.020 r  axi4pifb_0/rdata_2pif[4]_i_3/O
                         net (fo=1, routed)           0.826     5.846    axi4pifb_0/rdata_2pif[4]_i_3_n_20015
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.100     5.946 r  axi4pifb_0/rdata_2pif[4]_i_1/O
                         net (fo=1, routed)           0.000     5.946    lab4_reg_0/D[4]
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.691     5.453    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[4]/C
                         clock pessimism              0.000     5.453    
                         clock uncertainty            0.154     5.608    
    SLICE_X28Y81         FDCE (Hold_fdce_C_D)         0.270     5.878    lab4_reg_0/rdata_2pif_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.878    
                         arrival time                           5.946    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.367ns (11.354%)  route 2.865ns (88.646%))
  Logic Levels:           0  
  Clock Path Skew:        2.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.476     2.655    axi4pifb_0/clka
    SLICE_X33Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.367     3.022 r  axi4pifb_0/pif_wdata_reg[2]/Q
                         net (fo=4, routed)           2.865     5.887    lab4_reg_0/pif_wdata_reg[31][2]
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.648     5.410    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[2]/C
                         clock pessimism              0.000     5.410    
                         clock uncertainty            0.154     5.565    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.246     5.811    lab4_reg_0/setpoint_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.811    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint16_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.367ns (11.087%)  route 2.943ns (88.913%))
  Logic Levels:           0  
  Clock Path Skew:        2.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.476     2.655    axi4pifb_0/clka
    SLICE_X33Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.367     3.022 r  axi4pifb_0/pif_wdata_reg[0]/Q
                         net (fo=4, routed)           2.943     5.965    lab4_reg_0/pif_wdata_reg[31][0]
    SLICE_X30Y85         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.697     5.459    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  lab4_reg_0/setpoint16_i_reg[0]/C
                         clock pessimism              0.000     5.459    
                         clock uncertainty            0.154     5.614    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.243     5.857    lab4_reg_0/setpoint16_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.857    
                         arrival time                           5.965    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_addr_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.467ns (14.162%)  route 2.831ns (85.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.456ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.524     2.703    axi4pifb_0/clka
    SLICE_X31Y92         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.367     3.070 f  axi4pifb_0/pif_addr_i_reg[15]/Q
                         net (fo=17, routed)          2.831     5.900    axi4pifb_0/pif_addr__0[15]
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.100     6.000 r  axi4pifb_0/rdata_2pif[0]_i_1/O
                         net (fo=1, routed)           0.000     6.000    lab4_reg_0/D[0]
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.694     5.456    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[0]/C
                         clock pessimism              0.000     5.456    
                         clock uncertainty            0.154     5.611    
    SLICE_X28Y83         FDCE (Hold_fdce_C_D)         0.270     5.881    lab4_reg_0/rdata_2pif_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.881    
                         arrival time                           6.000    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.367ns (11.354%)  route 2.865ns (88.646%))
  Logic Levels:           0  
  Clock Path Skew:        2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.518     2.697    axi4pifb_0/clka
    SLICE_X31Y83         FDCE                                         r  axi4pifb_0/pif_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.367     3.064 r  axi4pifb_0/pif_wdata_reg[6]/Q
                         net (fo=4, routed)           2.865     5.929    lab4_reg_0/pif_wdata_reg[31][6]
    SLICE_X28Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.695     5.457    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[6]/C
                         clock pessimism              0.000     5.457    
                         clock uncertainty            0.154     5.612    
    SLICE_X28Y84         FDCE (Hold_fdce_C_D)         0.196     5.808    lab4_reg_0/setpoint_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.808    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.367ns (11.126%)  route 2.932ns (88.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.476     2.655    axi4pifb_0/clka
    SLICE_X33Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.367     3.022 r  axi4pifb_0/pif_wdata_reg[3]/Q
                         net (fo=4, routed)           2.932     5.953    lab4_reg_0/pif_wdata_reg[31][3]
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.648     5.410    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[3]/C
                         clock pessimism              0.000     5.410    
                         clock uncertainty            0.154     5.565    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.246     5.811    lab4_reg_0/setpoint_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.811    
                         arrival time                           5.953    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_re_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.467ns (13.807%)  route 2.915ns (86.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.473     2.652    axi4pifb_0/clka
    SLICE_X33Y84         FDCE                                         r  axi4pifb_0/pif_re_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.367     3.019 f  axi4pifb_0/pif_re_i_reg[0]/Q
                         net (fo=14, routed)          2.915     5.934    axi4pifb_0/pif_re
    SLICE_X29Y85         LUT6 (Prop_lut6_I5_O)        0.100     6.034 r  axi4pifb_0/rdata_2pif[2]_i_1/O
                         net (fo=1, routed)           0.000     6.034    lab4_reg_0/D[2]
    SLICE_X29Y85         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.697     5.459    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[2]/C
                         clock pessimism              0.000     5.459    
                         clock uncertainty            0.154     5.614    
    SLICE_X29Y85         FDCE (Hold_fdce_C_D)         0.270     5.884    lab4_reg_0/rdata_2pif_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.884    
                         arrival time                           6.034    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[117][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.456ns (5.027%)  route 8.614ns (94.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.614    12.342    ram_lab4_0/rsta
    SLICE_X7Y2           FDCE                                         f  ram_lab4_0/lab4_memory_reg[117][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.659    12.839    ram_lab4_0/clka
    SLICE_X7Y2           FDCE                                         r  ram_lab4_0/lab4_memory_reg[117][14]/C
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X7Y2           FDCE (Recov_fdce_C_CLR)     -0.405    12.394    ram_lab4_0/lab4_memory_reg[117][14]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[118][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.456ns (5.027%)  route 8.614ns (94.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.614    12.342    ram_lab4_0/rsta
    SLICE_X7Y2           FDCE                                         f  ram_lab4_0/lab4_memory_reg[118][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.659    12.839    ram_lab4_0/clka
    SLICE_X7Y2           FDCE                                         r  ram_lab4_0/lab4_memory_reg[118][4]/C
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X7Y2           FDCE (Recov_fdce_C_CLR)     -0.405    12.394    ram_lab4_0/lab4_memory_reg[118][4]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[121][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.456ns (5.027%)  route 8.614ns (94.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.614    12.342    ram_lab4_0/rsta
    SLICE_X7Y2           FDCE                                         f  ram_lab4_0/lab4_memory_reg[121][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.659    12.839    ram_lab4_0/clka
    SLICE_X7Y2           FDCE                                         r  ram_lab4_0/lab4_memory_reg[121][4]/C
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X7Y2           FDCE (Recov_fdce_C_CLR)     -0.405    12.394    ram_lab4_0/lab4_memory_reg[121][4]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[127][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 0.456ns (5.027%)  route 8.614ns (94.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.614    12.342    ram_lab4_0/rsta
    SLICE_X7Y2           FDCE                                         f  ram_lab4_0/lab4_memory_reg[127][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.659    12.839    ram_lab4_0/clka
    SLICE_X7Y2           FDCE                                         r  ram_lab4_0/lab4_memory_reg[127][4]/C
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X7Y2           FDCE (Recov_fdce_C_CLR)     -0.405    12.394    ram_lab4_0/lab4_memory_reg[127][4]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[1][10]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.456ns (5.024%)  route 8.621ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.621    12.349    ram_lab4_0/rsta
    SLICE_X2Y28          FDPE                                         f  ram_lab4_0/lab4_memory_reg[1][10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.647    12.826    ram_lab4_0/clka
    SLICE_X2Y28          FDPE                                         r  ram_lab4_0/lab4_memory_reg[1][10]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X2Y28          FDPE (Recov_fdpe_C_PRE)     -0.361    12.426    ram_lab4_0/lab4_memory_reg[1][10]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[1][11]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.456ns (5.024%)  route 8.621ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.621    12.349    ram_lab4_0/rsta
    SLICE_X2Y28          FDPE                                         f  ram_lab4_0/lab4_memory_reg[1][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.647    12.826    ram_lab4_0/clka
    SLICE_X2Y28          FDPE                                         r  ram_lab4_0/lab4_memory_reg[1][11]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X2Y28          FDPE (Recov_fdpe_C_PRE)     -0.361    12.426    ram_lab4_0/lab4_memory_reg[1][11]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[1][13]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.456ns (5.024%)  route 8.621ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.621    12.349    ram_lab4_0/rsta
    SLICE_X2Y28          FDPE                                         f  ram_lab4_0/lab4_memory_reg[1][13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.647    12.826    ram_lab4_0/clka
    SLICE_X2Y28          FDPE                                         r  ram_lab4_0/lab4_memory_reg[1][13]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X2Y28          FDPE (Recov_fdpe_C_PRE)     -0.361    12.426    ram_lab4_0/lab4_memory_reg[1][13]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[152][11]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.456ns (5.024%)  route 8.621ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.621    12.349    ram_lab4_0/rsta
    SLICE_X3Y28          FDPE                                         f  ram_lab4_0/lab4_memory_reg[152][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.647    12.826    ram_lab4_0/clka
    SLICE_X3Y28          FDPE                                         r  ram_lab4_0/lab4_memory_reg[152][11]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X3Y28          FDPE (Recov_fdpe_C_PRE)     -0.359    12.428    ram_lab4_0/lab4_memory_reg[152][11]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[153][11]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.456ns (5.024%)  route 8.621ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.621    12.349    ram_lab4_0/rsta
    SLICE_X3Y28          FDPE                                         f  ram_lab4_0/lab4_memory_reg[153][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.647    12.826    ram_lab4_0/clka
    SLICE_X3Y28          FDPE                                         r  ram_lab4_0/lab4_memory_reg[153][11]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X3Y28          FDPE (Recov_fdpe_C_PRE)     -0.359    12.428    ram_lab4_0/lab4_memory_reg[153][11]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[154][11]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 0.456ns (5.024%)  route 8.621ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.978     3.272    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.456     3.728 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       8.621    12.349    ram_lab4_0/rsta
    SLICE_X3Y28          FDPE                                         f  ram_lab4_0/lab4_memory_reg[154][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       1.647    12.826    ram_lab4_0/clka
    SLICE_X3Y28          FDPE                                         r  ram_lab4_0/lab4_memory_reg[154][11]/C
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X3Y28          FDPE (Recov_fdpe_C_PRE)     -0.359    12.428    ram_lab4_0/lab4_memory_reg[154][11]
  -------------------------------------------------------------------
                         required time                         12.428    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[325][16]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.577%)  route 0.320ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.320     1.488    ram_lab4_0/rsta
    SLICE_X100Y97        FDPE                                         f  ram_lab4_0/lab4_memory_reg[325][16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X100Y97        FDPE                                         r  ram_lab4_0/lab4_memory_reg[325][16]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X100Y97        FDPE (Remov_fdpe_C_PRE)     -0.071     1.139    ram_lab4_0/lab4_memory_reg[325][16]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[362][25]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.577%)  route 0.320ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.320     1.488    ram_lab4_0/rsta
    SLICE_X100Y97        FDPE                                         f  ram_lab4_0/lab4_memory_reg[362][25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X100Y97        FDPE                                         r  ram_lab4_0/lab4_memory_reg[362][25]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X100Y97        FDPE (Remov_fdpe_C_PRE)     -0.071     1.139    ram_lab4_0/lab4_memory_reg[362][25]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[363][25]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.577%)  route 0.320ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.320     1.488    ram_lab4_0/rsta
    SLICE_X100Y97        FDPE                                         f  ram_lab4_0/lab4_memory_reg[363][25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X100Y97        FDPE                                         r  ram_lab4_0/lab4_memory_reg[363][25]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X100Y97        FDPE (Remov_fdpe_C_PRE)     -0.071     1.139    ram_lab4_0/lab4_memory_reg[363][25]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[360][25]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.577%)  route 0.320ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.320     1.488    ram_lab4_0/rsta
    SLICE_X101Y97        FDPE                                         f  ram_lab4_0/lab4_memory_reg[360][25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X101Y97        FDPE                                         r  ram_lab4_0/lab4_memory_reg[360][25]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X101Y97        FDPE (Remov_fdpe_C_PRE)     -0.095     1.115    ram_lab4_0/lab4_memory_reg[360][25]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[361][25]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.577%)  route 0.320ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.320     1.488    ram_lab4_0/rsta
    SLICE_X101Y97        FDPE                                         f  ram_lab4_0/lab4_memory_reg[361][25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X101Y97        FDPE                                         r  ram_lab4_0/lab4_memory_reg[361][25]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X101Y97        FDPE (Remov_fdpe_C_PRE)     -0.095     1.115    ram_lab4_0/lab4_memory_reg[361][25]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[360][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.072%)  route 0.380ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.380     1.548    ram_lab4_0/rsta
    SLICE_X102Y98        FDCE                                         f  ram_lab4_0/lab4_memory_reg[360][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X102Y98        FDCE                                         r  ram_lab4_0/lab4_memory_reg[360][22]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X102Y98        FDCE (Remov_fdce_C_CLR)     -0.067     1.143    ram_lab4_0/lab4_memory_reg[360][22]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[382][21]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.072%)  route 0.380ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.380     1.548    ram_lab4_0/rsta
    SLICE_X102Y98        FDPE                                         f  ram_lab4_0/lab4_memory_reg[382][21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.879     1.245    ram_lab4_0/clka
    SLICE_X102Y98        FDPE                                         r  ram_lab4_0/lab4_memory_reg[382][21]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X102Y98        FDPE (Remov_fdpe_C_PRE)     -0.071     1.139    ram_lab4_0/lab4_memory_reg[382][21]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[339][25]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.841%)  route 0.384ns (73.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.384     1.552    ram_lab4_0/rsta
    SLICE_X104Y99        FDPE                                         f  ram_lab4_0/lab4_memory_reg[339][25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.880     1.246    ram_lab4_0/clka
    SLICE_X104Y99        FDPE                                         r  ram_lab4_0/lab4_memory_reg[339][25]/C
                         clock pessimism             -0.035     1.211    
    SLICE_X104Y99        FDPE (Remov_fdpe_C_PRE)     -0.071     1.140    ram_lab4_0/lab4_memory_reg[339][25]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[340][21]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.841%)  route 0.384ns (73.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.384     1.552    ram_lab4_0/rsta
    SLICE_X104Y99        FDPE                                         f  ram_lab4_0/lab4_memory_reg[340][21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.880     1.246    ram_lab4_0/clka
    SLICE_X104Y99        FDPE                                         r  ram_lab4_0/lab4_memory_reg[340][21]/C
                         clock pessimism             -0.035     1.211    
    SLICE_X104Y99        FDPE (Remov_fdpe_C_PRE)     -0.071     1.140    ram_lab4_0/lab4_memory_reg[340][21]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/lab4_memory_reg[351][25]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.841%)  route 0.384ns (73.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.691     1.027    axi4pifb_0/clka
    SLICE_X103Y101       FDPE                                         r  axi4pifb_0/pif_rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDPE (Prop_fdpe_C_Q)         0.141     1.168 f  axi4pifb_0/pif_rst_s2_reg/Q
                         net (fo=32800, routed)       0.384     1.552    ram_lab4_0/rsta
    SLICE_X104Y99        FDPE                                         f  ram_lab4_0/lab4_memory_reg[351][25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/lab4processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/lab4processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34494, routed)       0.880     1.246    ram_lab4_0/clka
    SLICE_X104Y99        FDPE                                         r  ram_lab4_0/lab4_memory_reg[351][25]/C
                         clock pessimism             -0.035     1.211    
    SLICE_X104Y99        FDPE (Remov_fdpe_C_PRE)     -0.071     1.140    ram_lab4_0/lab4_memory_reg[351][25]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[0]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.456ns (10.454%)  route 3.906ns (89.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.906     9.758    lab4_reg_0/rst_mclk_s2
    SLICE_X28Y83         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[0]/C
                         clock pessimism              0.394    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X28Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.957    lab4_reg_0/rdata_2pif_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[5]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.456ns (10.454%)  route 3.906ns (89.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.906     9.758    lab4_reg_0/rst_mclk_s2
    SLICE_X28Y83         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[5]/C
                         clock pessimism              0.394    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X28Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.957    lab4_reg_0/rdata_2pif_reg[5]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[6]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.456ns (10.454%)  route 3.906ns (89.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.906     9.758    lab4_reg_0/rst_mclk_s2
    SLICE_X28Y83         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[6]/C
                         clock pessimism              0.394    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X28Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.957    lab4_reg_0/rdata_2pif_reg[6]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[1]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.456ns (10.465%)  route 3.901ns (89.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.901     9.754    lab4_reg_0/rst_mclk_s2
    SLICE_X29Y83         FDCE                                         f  lab4_reg_0/setpoint32_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[1]/C
                         clock pessimism              0.394    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.957    lab4_reg_0/setpoint32_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[3]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.456ns (10.465%)  route 3.901ns (89.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.901     9.754    lab4_reg_0/rst_mclk_s2
    SLICE_X29Y83         FDCE                                         f  lab4_reg_0/setpoint32_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[3]/C
                         clock pessimism              0.394    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.957    lab4_reg_0/setpoint32_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[5]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.456ns (10.465%)  route 3.901ns (89.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.901     9.754    lab4_reg_0/rst_mclk_s2
    SLICE_X29Y83         FDCE                                         f  lab4_reg_0/setpoint32_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[5]/C
                         clock pessimism              0.394    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.957    lab4_reg_0/setpoint32_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint32_i_reg[6]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.456ns (10.465%)  route 3.901ns (89.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.901     9.754    lab4_reg_0/rst_mclk_s2
    SLICE_X29Y83         FDCE                                         f  lab4_reg_0/setpoint32_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.521    15.003    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X29Y83         FDCE                                         r  lab4_reg_0/setpoint32_i_reg[6]/C
                         clock pessimism              0.394    15.397    
                         clock uncertainty           -0.035    15.362    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.957    lab4_reg_0/setpoint32_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[4]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.456ns (10.927%)  route 3.717ns (89.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.717     9.570    lab4_reg_0/rst_mclk_s2
    SLICE_X28Y84         FDCE                                         f  lab4_reg_0/setpoint_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.522    15.004    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[4]/C
                         clock pessimism              0.394    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X28Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.958    lab4_reg_0/setpoint_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[5]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.456ns (10.927%)  route 3.717ns (89.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.717     9.570    lab4_reg_0/rst_mclk_s2
    SLICE_X28Y84         FDCE                                         f  lab4_reg_0/setpoint_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.522    15.004    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[5]/C
                         clock pessimism              0.394    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X28Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.958    lab4_reg_0/setpoint_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[6]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.456ns (10.927%)  route 3.717ns (89.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.396    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.852 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         3.717     9.570    lab4_reg_0/rst_mclk_s2
    SLICE_X28Y84         FDCE                                         f  lab4_reg_0/setpoint_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.522    15.004    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X28Y84         FDCE                                         r  lab4_reg_0/setpoint_i_reg[6]/C
                         clock pessimism              0.394    15.398    
                         clock uncertainty           -0.035    15.363    
    SLICE_X28Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.958    lab4_reg_0/setpoint_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[20]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.544%)  route 0.390ns (73.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.390     2.023    lab4_reg_0/rst_mclk_s2
    SLICE_X34Y79         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y79         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[20]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X34Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rdata_2pif_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[21]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.544%)  route 0.390ns (73.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.390     2.023    lab4_reg_0/rst_mclk_s2
    SLICE_X34Y79         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y79         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[21]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X34Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rdata_2pif_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rdata_2pif_reg[23]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.544%)  route 0.390ns (73.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.390     2.023    lab4_reg_0/rst_mclk_s2
    SLICE_X34Y79         FDCE                                         f  lab4_reg_0/rdata_2pif_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y79         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[23]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X34Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rdata_2pif_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[16]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.891%)  route 0.503ns (78.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.503     2.136    lab4_reg_0/rst_mclk_s2
    SLICE_X32Y79         FDCE                                         f  lab4_reg_0/rwtest_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  lab4_reg_0/rwtest_i_reg[16]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X32Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rwtest_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[17]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.891%)  route 0.503ns (78.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.503     2.136    lab4_reg_0/rst_mclk_s2
    SLICE_X32Y79         FDCE                                         f  lab4_reg_0/rwtest_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  lab4_reg_0/rwtest_i_reg[17]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X32Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rwtest_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[18]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.891%)  route 0.503ns (78.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.503     2.136    lab4_reg_0/rst_mclk_s2
    SLICE_X32Y79         FDCE                                         f  lab4_reg_0/rwtest_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  lab4_reg_0/rwtest_i_reg[18]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X32Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rwtest_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[20]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.891%)  route 0.503ns (78.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.503     2.136    lab4_reg_0/rst_mclk_s2
    SLICE_X32Y79         FDCE                                         f  lab4_reg_0/rwtest_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  lab4_reg_0/rwtest_i_reg[20]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X32Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rwtest_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[21]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.891%)  route 0.503ns (78.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.503     2.136    lab4_reg_0/rst_mclk_s2
    SLICE_X32Y79         FDCE                                         f  lab4_reg_0/rwtest_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  lab4_reg_0/rwtest_i_reg[21]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X32Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rwtest_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[22]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.891%)  route 0.503ns (78.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.503     2.136    lab4_reg_0/rst_mclk_s2
    SLICE_X32Y79         FDCE                                         f  lab4_reg_0/rwtest_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  lab4_reg_0/rwtest_i_reg[22]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X32Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rwtest_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 rst_mclk_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[23]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.891%)  route 0.503ns (78.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.545     1.492    mclk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  rst_mclk_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.633 f  rst_mclk_s2_reg/Q
                         net (fo=124, routed)         0.503     2.136    lab4_reg_0/rst_mclk_s2
    SLICE_X32Y79         FDCE                                         f  lab4_reg_0/rwtest_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.816     2.010    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  lab4_reg_0/rwtest_i_reg[23]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X32Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    lab4_reg_0/rwtest_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.674    





