PPA Report for Timer_PhaseAdjust.v (Module: Timer_PhaseAdjust)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 23
FF Count: 77
IO Count: 69
Cell Count: 233

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 802.57 MHz
Reg-to-Reg Critical Path Delay: 1.128 ns

POWER METRICS:
-------------
Total Power Consumption: 0.468 W
