digraph Queue {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_Queue {
  label="Queue"
  URL=""
  bgcolor="#FFF8DC"
  cluster_Queue_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_Queue_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_Queue_io_enq_valid [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_enq_valid" rank="0"]
     
cluster_Queue_io_enq_bits [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_enq_bits" rank="0"]
     
cluster_Queue_io_deq_ready [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_deq_ready" rank="0"]
     
cluster_Queue_io_enq_ready [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_enq_ready" rank="1000"]
     
cluster_Queue_io_deq_valid [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_deq_valid" rank="1000"]
     
cluster_Queue_io_deq_bits [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_deq_bits" rank="1000"]
     

struct_cluster_Queue_ram [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#DA70D6">
  <TR>
    <TD>Mem ram </TD>
  </TR>
    
<TR><TD>read port _T_55</TD></TR>
            
<TR><TD PORT="_T_55_en">en</TD></TR>
          
<TR><TD PORT="_T_55_addr">addr</TD></TR>
          
<TR><TD PORT="_T_55_data">data</TD></TR>
          
<TR><TD PORT="_T_55_clk">clk</TD></TR>
    
<TR><TD>write port _T_46</TD></TR>
            
<TR><TD PORT="_T_46_en">en</TD></TR>
          
<TR><TD PORT="_T_46_addr">addr</TD></TR>
          
<TR><TD PORT="_T_46_data">data</TD></TR>
          
<TR><TD PORT="_T_46_mask">mask</TD></TR>
          
<TR><TD PORT="_T_46_clk">clk</TD></TR>
    
</TABLE>>];
    
struct_cluster_Queue_maybe_full [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>maybe_full</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
cluster_Queue_empty [label = "empty" shape="rectangle"]; 

op_eq_15013 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       
cluster_Queue_do_enq [label = "do_enq" shape="rectangle"]; 

op_and_15014 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_15015 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_eq_15016 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

mux_99210026 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1472215888 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_15017 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       
cluster_Queue_lit15018 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     
cluster_Queue_lit15019 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="0"]
     

op_and_15020 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       
cluster_Queue_lit15021 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     
cluster_Queue_lit15022 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="0"]
     

  cluster_Queue_lit15021 -> struct_cluster_Queue_ram:_T_46_mask
  struct_cluster_Queue_maybe_full:out -> op_eq_15015:in1
  cluster_Queue_do_enq -> mux_1472215888:in1
  cluster_Queue_io_deq_valid -> op_neq_15017:in2
  op_eq_15015:out -> cluster_Queue_io_enq_ready
  op_eq_15016:out -> cluster_Queue_io_deq_valid
  mux_1472215888:out -> mux_99210026:in2
  cluster_Queue_lit15018 -> struct_cluster_Queue_ram:_T_55_en
  cluster_Queue_io_enq_valid -> op_and_15014:in2
  cluster_Queue_lit15022 -> struct_cluster_Queue_ram:_T_46_addr
  op_and_15014:out -> cluster_Queue_do_enq
  cluster_Queue_clock -> struct_cluster_Queue_ram:_T_55_clk
  cluster_Queue_empty -> op_eq_15016:in1
  cluster_Queue_clock -> struct_cluster_Queue_ram:_T_46_clk
  op_and_15020:out -> struct_cluster_Queue_ram:_T_46_en
  cluster_Queue_io_enq_bits -> struct_cluster_Queue_ram:_T_46_data
  cluster_Queue_do_enq -> op_neq_15017:in1
  cluster_Queue_io_enq_valid -> op_and_15020:in2
  struct_cluster_Queue_maybe_full:out -> op_eq_15013:in1
  cluster_Queue_io_enq_ready -> op_and_15014:in1
  op_neq_15017:out -> mux_1472215888:select
  cluster_Queue_lit15019 -> struct_cluster_Queue_ram:_T_55_addr
  cluster_Queue_io_enq_ready -> op_and_15020:in1
  op_eq_15013:out -> cluster_Queue_empty
  mux_99210026:out -> struct_cluster_Queue_maybe_full:in
  struct_cluster_Queue_ram:_T_55_data -> cluster_Queue_io_deq_bits
  cluster_Queue_reset -> mux_99210026:select
  struct_cluster_Queue_maybe_full:out -> mux_1472215888:in2
  
  
}
     
}
