# learning-LogicDesign
 
I'm documenting what I learn in my Logic Design with Verilog course at UCSC. 
