--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml x7seg.twx x7seg.ncd -o x7seg.twr x7seg.pcf -ucf x7seg.ucf

Design file:              x7seg.ncd
Physical constraint file: x7seg.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-02-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   13.797(R)|clk_BUFGP         |   0.000|
a_to_g<1>   |   13.674(R)|clk_BUFGP         |   0.000|
a_to_g<2>   |   14.295(R)|clk_BUFGP         |   0.000|
a_to_g<3>   |   13.783(R)|clk_BUFGP         |   0.000|
a_to_g<4>   |   14.263(R)|clk_BUFGP         |   0.000|
a_to_g<5>   |   13.791(R)|clk_BUFGP         |   0.000|
a_to_g<6>   |   13.451(R)|clk_BUFGP         |   0.000|
an<0>       |    9.717(R)|clk_BUFGP         |   0.000|
an<1>       |    9.640(R)|clk_BUFGP         |   0.000|
an<2>       |    9.713(R)|clk_BUFGP         |   0.000|
an<3>       |    9.111(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.064|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
x<0>           |a_to_g<0>      |    9.932|
x<0>           |a_to_g<1>      |    9.926|
x<0>           |a_to_g<2>      |   10.375|
x<0>           |a_to_g<3>      |    9.928|
x<0>           |a_to_g<4>      |   10.440|
x<0>           |a_to_g<5>      |    9.973|
x<0>           |a_to_g<6>      |    9.651|
x<1>           |a_to_g<0>      |   11.183|
x<1>           |a_to_g<1>      |   10.911|
x<1>           |a_to_g<2>      |   11.681|
x<1>           |a_to_g<3>      |   11.169|
x<1>           |a_to_g<4>      |   11.491|
x<1>           |a_to_g<5>      |   11.019|
x<1>           |a_to_g<6>      |   10.837|
x<2>           |a_to_g<0>      |   10.779|
x<2>           |a_to_g<1>      |   10.773|
x<2>           |a_to_g<2>      |   11.222|
x<2>           |a_to_g<3>      |   10.775|
x<2>           |a_to_g<4>      |   11.287|
x<2>           |a_to_g<5>      |   10.820|
x<2>           |a_to_g<6>      |   10.498|
x<3>           |a_to_g<0>      |   11.910|
x<3>           |a_to_g<1>      |   11.904|
x<3>           |a_to_g<2>      |   12.353|
x<3>           |a_to_g<3>      |   11.906|
x<3>           |a_to_g<4>      |   12.418|
x<3>           |a_to_g<5>      |   11.951|
x<3>           |a_to_g<6>      |   11.629|
x<4>           |a_to_g<0>      |    9.413|
x<4>           |a_to_g<1>      |    9.407|
x<4>           |a_to_g<2>      |    9.856|
x<4>           |a_to_g<3>      |    9.409|
x<4>           |a_to_g<4>      |    9.921|
x<4>           |a_to_g<5>      |    9.454|
x<4>           |a_to_g<6>      |    9.132|
x<5>           |a_to_g<0>      |   11.337|
x<5>           |a_to_g<1>      |   11.331|
x<5>           |a_to_g<2>      |   11.780|
x<5>           |a_to_g<3>      |   11.333|
x<5>           |a_to_g<4>      |   11.845|
x<5>           |a_to_g<5>      |   11.378|
x<5>           |a_to_g<6>      |   11.056|
x<6>           |a_to_g<0>      |   11.616|
x<6>           |a_to_g<1>      |   11.610|
x<6>           |a_to_g<2>      |   12.059|
x<6>           |a_to_g<3>      |   11.612|
x<6>           |a_to_g<4>      |   12.124|
x<6>           |a_to_g<5>      |   11.657|
x<6>           |a_to_g<6>      |   11.335|
x<7>           |a_to_g<0>      |   11.725|
x<7>           |a_to_g<1>      |   11.719|
x<7>           |a_to_g<2>      |   12.168|
x<7>           |a_to_g<3>      |   11.721|
x<7>           |a_to_g<4>      |   12.233|
x<7>           |a_to_g<5>      |   11.766|
x<7>           |a_to_g<6>      |   11.444|
---------------+---------------+---------+


Analysis completed Wed Apr 12 20:16:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



