cp_hqd_eop_base_addr_lo	,	V_443
AMDGPU_IB_FLAG_CE	,	V_620
"amdgpu: failed to get ib (%d).\n"	,	L_6
"ring test on %d succeeded in %d usecs\n"	,	L_3
"  UVD_UDEC_ADDR_CONFIG=0x%08X\n"	,	L_64
AMDGPU_UCODE_ID_CP_PFP	,	V_85
golden_settings_fiji_a10	,	V_11
"Failed to load gfx firmware!\n"	,	L_27
reset_work	,	V_681
ARRAY_2D_TILED_THICK	,	V_215
mec_fw_version	,	V_77
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_45
mmSH_MEM_APE1_BASE	,	V_283
"amdgpu/%s_rlc.bin"	,	L_19
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_46
gfx_v8_0_set_eop_interrupt_state	,	F_146
cp_hqd_pq_rptr_report_addr_hi	,	V_479
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_47
AMDGPU_GEM_DOMAIN_OA	,	V_186
unlikely	,	F_34
AMDGPU_UCODE_ID_CP_ME	,	V_91
gpu_clock_mutex	,	V_578
ring_obj	,	V_159
scratch	,	V_27
"amdgpu: failed to get scratch reg (%d).\n"	,	L_5
gfx_v8_0_cp_compute_resume	,	F_98
gfx_v8_0_set_priv_inst_fault_state	,	F_145
amdgpu_ring_lock	,	F_9
"  TA_CNTL_AUX=0x%08X\n"	,	L_69
gfx_v8_0_gpu_early_init	,	F_44
"(%d) pin HDP EOP bo failed\n"	,	L_25
gfx_v8_0_priv_inst_irq_funcs	,	V_689
golden_settings_tonga_a11	,	V_15
golden_settings_iceland_a11	,	V_7
gfx_v8_0_scratch_init	,	F_4
amdgpu_ring_init	,	F_49
CP_RB_DOORBELL_RANGE_LOWER	,	V_406
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_375
gfx_v8_0_rlc_start	,	F_76
RREG32	,	F_14
num_tile_pipes	,	V_133
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_535
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_273
GRBM_STATUS__CB_BUSY_MASK	,	V_561
active_cu_number	,	V_701
amdgpu_gds_reg_offset	,	V_593
CP_RB0_CNTL	,	V_385
f	,	V_44
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
i	,	V_25
j	,	V_258
k	,	V_309
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_635
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_142
r	,	V_35
CP_HQD_PQ_CONTROL	,	V_468
mmSX_DEBUG_1	,	V_524
ADDR_SURF_SAMPLE_SPLIT_2	,	V_208
cp_hqd_pq_base_hi	,	V_464
ADDR_SURF_SAMPLE_SPLIT_1	,	V_213
ADDR_SURF_SAMPLE_SPLIT_8	,	V_209
mmCP_RB0_WPTR	,	V_394
cp_hqd_eop_base_addr_hi	,	V_444
gfx_v8_0_setup_rb	,	F_65
cp_hqd_pq_rptr	,	V_449
gfx_v8_0_set_compute_eop_interrupt_state	,	F_143
GRBM_SOFT_RESET	,	V_327
EVENT_TYPE	,	F_131
max_texture_channel_caches	,	V_118
gfx_v8_0_ring_funcs_gfx	,	V_683
cs_section_def	,	V_356
"  DB_DEBUG2=0x%08X\n"	,	L_73
mmGPU_HDP_FLUSH_DONE	,	V_610
WAIT_REG_MEM_OPERATION	,	F_126
mmCP_CPF_STALLED_STAT1	,	V_517
reg_mem_engine	,	V_604
gfx_v8_0_ring_emit_vm_flush	,	F_136
gfx_v8_0_get_cu_active_bitmap	,	F_152
mmCP_HQD_PERSISTENT_STATE	,	V_494
mmGDS_VMID0_SIZE	,	V_691
ucode_id	,	V_86
AMDGPU_RING_TYPE_GFX	,	V_166
reg	,	V_31
irq_type	,	V_168
amdgpu_ring_fini	,	F_51
"  RLC_LB_CNTR_INIT=0x%08X\n"	,	L_107
num_reg	,	V_28
mmMC_SHARED_CHMAP	,	V_131
AMDGPU_DOORBELL_KIQ	,	V_488
mmCP_CPF_DEBUG	,	V_542
gfx_v8_0_early_init	,	F_114
CMP_BUSY_INT_ENABLE	,	V_321
mmMC_ARB_RAMCFG	,	V_132
EN	,	V_442
"  CP_CPC_STATUS = 0x%08x\n"	,	L_53
"  PA_SC_LINE_STIPPLE_STATE=0x%08X\n"	,	L_83
mmGRBM_GFX_INDEX	,	V_251
int_sel	,	V_630
AMDGPU_DOORBELL_GFX_RING0	,	V_163
tonga_golden_common_all	,	V_16
amdgpu_gfx_scratch_get	,	F_6
gfx_v8_0_rlc_reset	,	F_75
"  DB_DEBUG=0x%08X\n"	,	L_72
"(%d) create HDP EOP bo failed\n"	,	L_24
RPTR_BLOCK_SIZE	,	V_470
"  CP_MAX_CONTEXT=0x%08X\n"	,	L_87
AMDGPU_UCODE_ID_RLC_G	,	V_93
sh_mem_bases	,	V_270
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_312
sc_prim_fifo_size_backend	,	V_123
gfx_v8_0_select_se_sh	,	F_63
"Too many (%d) compute rings!\n"	,	L_30
mmSCRATCH_REG0	,	V_30
GUI_ACTIVE	,	V_504
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_569
le32_to_cpu	,	F_28
ARRAY_3D_TILED_THICK	,	V_216
gfx_v8_0_get_rb_disabled	,	F_64
"  se: %d\n"	,	L_56
"comp %d.%d.%d"	,	L_31
CP_PQ_WPTR_POLL_CNTL	,	V_441
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_48
AMDGPU_GEM_DOMAIN_GTT	,	V_103
MC_ARB_RAMCFG	,	V_144
GRBM_STATUS2	,	V_572
mmVGT_NUM_INSTANCES	,	V_533
mmCP_RB_WPTR_DELAY	,	V_382
GRBM_STATUS__SC_BUSY_MASK	,	V_555
mmCP_RB_DOORBELL_CONTROL	,	V_402
mmRLC_LB_CNTR_INIT	,	V_546
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_649
DEFAULT_SH_MEM_BASES	,	V_271
GRBM_STATUS__BCI_BUSY_MASK	,	V_556
cp_hqd_pq_base_lo	,	V_463
stoney_golden_settings_a11	,	V_23
DRM_DEBUG	,	F_24
gfx_v8_0_hw_init	,	F_101
gfx_v8_0_eop_irq	,	F_147
num_gpus	,	V_147
pfp_fw	,	V_59
RLC_BUSY	,	V_573
mem_size	,	V_595
number	,	V_705
gfx_v8_0_cp_compute_load_microcode	,	F_96
tmp	,	V_34
mmCP_CE_UCODE_ADDR	,	V_351
CP_ME_CNTL	,	V_341
mmCP_PQ_WPTR_POLL_CNTL	,	V_440
mec2_fw_version	,	V_80
GFX8_NUM_GFX_RINGS	,	V_597
"  PA_SC_RASTER_CONFIG_1=0x%08X\n"	,	L_58
handle	,	V_151
gfx_v8_0_set_clockgating_state	,	F_119
gfx_v8_0_hw_fini	,	F_102
INDIRECT_BUFFER_VALID	,	V_625
mmCP_MEC_CNTL	,	V_411
rlc_fw_version	,	V_74
amdgpu_irq_add_id	,	F_48
gfx_v8_0_ring_emit_semaphore	,	F_135
mmPA_CL_ENHANCE	,	V_539
mmSCRATCH_ADDR	,	V_543
DRM_INFO	,	F_16
"  UVD_UDEC_DB_ADDR_CONFIG=0x%08X\n"	,	L_65
GRBM_STATUS__GDS_BUSY_MASK	,	V_562
max_cu_per_sh	,	V_115
mmCP_HQD_EOP_BASE_ADDR	,	V_428
mmCP_SEM_WAIT_TIMER	,	V_541
"  CP_RB0_WPTR=0x%08X\n"	,	L_94
sh_per_se	,	V_253
enabled_rbs	,	V_260
amd_clockgating_state	,	V_601
gfx_v8_0_eop_irq_funcs	,	V_687
MEC_HPD_SIZE	,	V_102
multi_gpu_tile_size	,	V_148
amdgpu_cu_info	,	V_698
ucode_feature_version	,	V_66
err	,	V_52
common_firmware_header	,	V_55
cz_mgcg_cgcg_init	,	V_18
TOPAZ_GB_ADDR_CONFIG_GOLDEN	,	V_126
"  CP_RB_WPTR_DELAY=0x%08X\n"	,	L_91
PACKET3_INDIRECT_BUFFER_CONST	,	V_621
PACKET3_SET_CONTEXT_REG	,	V_372
"amdgpu: fence wait failed (%d).\n"	,	L_7
disabled_rbs	,	V_259
num_tile_mode_states	,	V_189
ce_ram_size	,	V_188
CP_MQD_CONTROL	,	V_460
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_315
TILE_SPLIT	,	F_55
gws	,	V_182
amdgpu_sched_ib_submit_kernel_helper	,	F_19
gfx_v8_0_rlc_load_microcode	,	F_77
amdgpu_ring	,	V_32
need_ctx_switch	,	V_611
ADDR_SURF_THIN_MICRO_TILING	,	V_210
gfx_v8_0_cp_gfx_resume	,	F_87
CHIP_FIJI	,	V_9
TONGA_GB_ADDR_CONFIG_GOLDEN	,	V_127
CP_RB_DOORBELL_CONTROL	,	V_403
cp_int_cntl	,	V_655
use_doorbell	,	V_161
pipe	,	V_173
DOORBELL_HIT	,	V_492
queue_id	,	V_679
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_207
mmSPI_CONFIG_CNTL_1	,	V_532
amdgpu_ib	,	V_41
vi_cs_data	,	V_360
shader_engine_tile_size	,	V_146
cz_golden_settings_a11	,	V_19
DOORBELL_RANGE_LOWER	,	V_407
DIMM1ADDRMAP	,	V_140
gfx_v8_0_cp_gfx_load_microcode	,	F_82
"amdgpu: cp failed to lock ring (%d).\n"	,	L_32
current_ctx	,	V_612
cp_hqd_active	,	V_498
ADDR_SURF_P4_16x16	,	V_237
gfx_v8_0_ring_emit_fence_gfx	,	F_130
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_581
mmCP_RB0_RPTR_ADDR_HI	,	V_399
tmp1	,	V_695
"SRBM_SOFT_RESET=0x%08X\n"	,	L_119
emit_wait	,	V_638
GRBM_STATUS__SPI_BUSY_MASK	,	V_563
mem_row_size_in_kb	,	V_143
mc_shared_chmap	,	V_106
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_650
se_num	,	V_243
"Failed to init MEC BOs!\n"	,	L_28
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_445
"  SPI_CONFIG_CNTL_1=0x%08X\n"	,	L_76
"  CP_INT_CNTL_RING0=0x%08X\n"	,	L_103
pfp_fw_version	,	V_63
dimm11_addr_map	,	V_111
gfx_v8_0_cp_compute_start	,	F_95
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_43
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_413
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_275
"  CP_RB_VMID=0x%08X\n"	,	L_92
CP_HQD_EOP_CONTROL	,	V_432
tonga_mgcg_cgcg_init	,	V_14
sc_earlyz_tile_fifo_size	,	V_125
mmCP_HQD_PQ_RPTR	,	V_453
ENDIAN_SWAP	,	V_472
READ_TIMEOUT	,	V_288
SOFT_RESET_GRBM	,	V_571
PACKET3_SET_CONTEXT_REG_START	,	V_374
AMDGPU_FENCE_FLAG_64BIT	,	V_629
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_606
ADDR_SURF_TILE_SPLIT_256B	,	V_202
"  CP_CPF_DEBUG=0x%08X\n"	,	L_100
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_409
ring	,	V_33
EOP_TC_WB_ACTION_EN	,	V_653
mmRLC_UCODE_CNTL	,	V_551
GRBM_STATUS__VGT_BUSY_MASK	,	V_559
mmCP_PFP_UCODE_DATA	,	V_350
GFX8_NUM_COMPUTE_RINGS	,	V_598
dimm00_addr_map	,	V_108
cp_mqd_base_addr_hi	,	V_456
"  PA_SC_FORCE_EOV_MAX_CNTS=0x%08X\n"	,	L_80
PACKET3	,	F_12
amdgpu_ring_unlock_commit	,	F_13
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_175
FIRST_COMPUTE_VMID	,	V_280
state	,	V_600
compute_static_thread_mgmt_se1	,	V_436
compute_static_thread_mgmt_se0	,	V_435
gfx_v8_0_ring_set_wptr_gfx	,	F_122
compute_static_thread_mgmt_se3	,	V_438
compute_static_thread_mgmt_se2	,	V_437
ext	,	V_359
me_fw_version	,	V_68
vmid	,	V_582
ctx	,	V_613
gfx_v8_0_ring_get_rptr_compute	,	F_138
asic_type	,	V_3
"  RLC_CNTL=0x%08X\n"	,	L_105
priv_reg_irq	,	V_153
"(%d) map MQD bo failed\n"	,	L_36
gfx_v8_0_ring_test_ib	,	F_17
VMID	,	V_461
CHIP_STONEY	,	V_21
max_backends_per_se	,	V_117
cz_golden_common_all	,	V_20
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_42
cp_hqd_dequeue_request	,	V_448
mmVM_INVALIDATE_REQUEST	,	V_651
cu_info	,	V_699
RB_BUFSZ	,	V_386
"  CP_ME_CNTL=0x%08X\n"	,	L_86
GRBM_STATUS__CP_BUSY_MASK	,	V_568
mutex_unlock	,	F_67
"  CP_MEQ_THRESHOLDS=0x%08X\n"	,	L_67
BUG	,	F_25
gfx_v8_0_ring_emit_ib_gfx	,	F_128
num_gfx_rings	,	V_157
cs_partition_size	,	V_692
SH_MEM_ADDRESS_MODE_HSA64	,	V_272
macrotile_mode_array	,	V_234
hpd_eop_gpu_addr	,	V_104
MTYPE_UC	,	V_300
DRM_UDELAY	,	F_15
fw_data	,	V_331
gfx_v8_0_rlc_stop	,	F_74
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_487
gfx_v8_0_set_gfx_eop_interrupt_state	,	F_142
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_486
"  HDP_ADDR_CONFIG=0x%08X\n"	,	L_60
MICRO_TILE_MODE_NEW	,	F_56
"invalid pipe %d\n"	,	L_120
split_equal_to_row_size	,	V_193
mutex_lock	,	F_66
mmCP_MQD_BASE_ADDR_HI	,	V_458
mmCP_RB_VMID	,	V_383
mmCB_HW_CONTROL	,	V_531
mec_hdr	,	V_414
mdelay	,	F_92
ucode_version	,	V_64
gds_gfx_bo	,	V_181
source	,	V_664
ARRAY_3D_TILED_XTHICK	,	V_219
fw_size	,	V_88
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_40
PRIV_STATE	,	V_475
"  RLC_LB_PARAMS=0x%08X\n"	,	L_110
mmRLC_CGCG_CGLS_CTRL	,	V_335
sh_mem_config	,	V_269
ADDR_SURF_TILE_SPLIT_128B	,	V_201
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_697
mmCP_CPC_STATUS	,	V_521
mmCP_HQD_DEQUEUE_REQUEST	,	V_452
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_429
ETIMEDOUT	,	V_506
fence_put	,	F_21
GB_ADDR_CONFIG	,	V_149
amdgpu_bo_pin	,	F_41
name	,	V_160
mmRLC_PG_CNTL	,	V_336
gfx_v8_0_set_gds_init	,	F_117
"  VGT_GS_VERTEX_REUSE=0x%08X\n"	,	L_82
WREG32	,	F_8
gpu_addr	,	V_396
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_674
ME_HALT	,	V_342
mmHDP_ADDR_CONFIG	,	V_290
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_52
gfx_v8_0_get_csb_size	,	F_84
"  SDMA1_TILING_CONFIG=0x%08X\n"	,	L_63
mmCP_PQ_STATUS	,	V_499
"amdgpu/%s_mec2.bin"	,	L_21
mmRLC_LB_PARAMS	,	V_549
DOORBELL_SOURCE	,	V_491
amdgpu_ring_write	,	F_11
mmGB_MACROTILE_MODE0	,	V_235
CP_HQD_PERSISTENT_STATE	,	V_495
"amdgpu/%s_pfp.bin"	,	L_16
ptr	,	V_46
__BIG_ENDIAN	,	F_89
__le32	,	T_2
AMDGPU_UCODE_ID_CP_CE	,	V_92
"(%d) reserve MQD bo failed\n"	,	L_33
me_fw	,	V_67
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_297
hdr	,	V_330
GRBM_STATUS	,	V_503
CHIP_TOPAZ	,	V_4
gfx_v8_0_ring_emit_gds_switch	,	F_111
PACKET3_SET_UCONFIG_REG	,	V_37
next_rptr_gpu_addr	,	V_618
gfx_firmware_header_v1_0	,	V_57
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_183
CP_HQD_PQ_DOORBELL_CONTROL	,	V_446
"(%d) map HDP EOP bo failed\n"	,	L_26
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_392
me_id	,	V_677
backend_enable_mask	,	V_263
mmSRBM_STATUS	,	V_574
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_305
ADDR_SURF_P16_32x32_16x16	,	V_236
PACKET3_PREAMBLE_CNTL	,	V_369
EOP_SIZE	,	V_433
CHIP_TONGA	,	V_13
mmCP_MAX_CONTEXT	,	V_366
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_489
mc_arb_ramcfg	,	V_107
compute_ring	,	V_170
wptr	,	V_393
mmSH_MEM_CONFIG	,	V_282
"  SCRATCH_ADDR=0x%08X\n"	,	L_101
gfx_v8_0_priv_reg_irq	,	F_149
mmCP_MEC_ME1_UCODE_ADDR	,	V_415
ce_hdr	,	V_347
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_669
CP_PQ_STATUS	,	V_500
PAGE_SIZE	,	V_90
"(%d) create MQD bo failed\n"	,	L_34
"  CB_HW_CONTROL=0x%08X\n"	,	L_75
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_278
rptr_offs	,	V_397
err2	,	V_49
err1	,	V_45
flags	,	V_135
mec_int_cntl_reg	,	V_660
ARRAY_2D_TILED_THIN1	,	V_197
WRITE_DATA_DST_SEL	,	F_113
amdgpu_ring_test_ring	,	F_93
mmCP_HQD_VMID	,	V_430
ucode_array_offset_bytes	,	V_332
amdgpu_bo_kmap	,	F_42
"Illegal register access in command stream\n"	,	L_123
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_673
ROQ_PQ_IB_FLIP	,	V_474
gfx_v8_0_priv_reg_irq_funcs	,	V_688
ADDR_SURF_BANK_HEIGHT_1	,	V_231
cp_hqd_pq_rptr_report_addr_lo	,	V_478
ADDR_SURF_BANK_HEIGHT_2	,	V_230
ADDR_SURF_BANK_HEIGHT_4	,	V_224
mmCP_HQD_PQ_CONTROL	,	V_467
ADDR_SURF_BANK_HEIGHT_8	,	V_232
"  CP_RB0_BASE_HI=0x%08X\n"	,	L_98
rb_bufsz	,	V_379
AMDGPU_DOORBELL_MEC_RING0	,	V_171
mmCP_STAT	,	V_512
CE_PARTITION_BASE	,	V_378
AMDGPU_DOORBELL_MEC_RING7	,	V_490
SOFT_RESET_GFX	,	V_567
mmGRBM_CNTL	,	V_286
gfx_v8_0_set_irq_funcs	,	F_116
DATA_SEL	,	F_133
mmCP_HQD_PQ_BASE	,	V_465
"\n"	,	L_10
EVENT_INDEX	,	F_132
gws_gfx_bo	,	V_184
next_rptr	,	V_615
"  CP_DEVICE_ID=0x%08X\n"	,	L_89
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_607
GRBM_GFX_INDEX	,	V_245
section	,	V_361
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_668
gfx_current_status	,	V_155
cp_mqd_base_addr_lo	,	V_455
wptr_offs	,	V_482
mmCP_MEC_ME2_UCODE_DATA	,	V_419
num_secondary_tile_mode_states	,	V_190
rlc_firmware_header_v2_0	,	V_329
pd_addr	,	V_645
"Illegal instruction in command stream\n"	,	L_124
SE_BROADCAST_WRITES	,	V_248
mec2_fw	,	V_79
mem_max_burst_length_bytes	,	V_134
PRELOAD_SIZE	,	V_496
mmCP_RB0_CNTL	,	V_391
wb_gpu_addr	,	V_424
amdgpu_ucode_print_rlc_hdr	,	F_78
max_tile_pipes	,	V_114
rlc_feature_version	,	V_75
gfx_v8_0_cp_compute_fini	,	F_97
gb_addr_config	,	V_105
AMDGPU_CP_IRQ_GFX_EOP	,	V_165
LAST_COMPUTE_VMID	,	V_281
mmCP_ME_CNTL	,	V_340
amdgpu_ib_free	,	F_22
mmSDMA0_TILING_CONFIG	,	V_292
"  RLC_UCODE_CNTL=0x%08X\n"	,	L_112
WAIT_REG_MEM_ENGINE	,	F_125
rlc_fw	,	V_73
WR_CONFIRM	,	V_617
"  GB_ADDR_CONFIG=0x%08X\n"	,	L_59
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_672
gfx_v8_0_enable_gui_idle_interrupt	,	F_73
addr	,	V_626
PACKET3_CONTEXT_CONTROL	,	V_371
check_fw_load_finish	,	V_339
"  SDMA0_TILING_CONFIG=0x%08X\n"	,	L_62
SOFT_RESET_CP	,	V_566
gfx_v8_0_get_cu_info	,	F_153
MACRO_TILE_ASPECT	,	F_60
mmSQ_CONFIG	,	V_527
"  RLC_LB_CNTR_MAX=0x%08X\n"	,	L_108
mmRLC_GPM_UCODE_DATA	,	V_334
SAMPLE_SPLIT	,	F_57
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_485
funcs	,	V_682
extent	,	V_362
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_9
mmPA_SC_RASTER_CONFIG	,	V_268
mmCP_HQD_ACTIVE	,	V_451
smu_load	,	V_83
num_compute_rings	,	V_167
upper_32_bits	,	F_91
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_412
dev	,	V_60
ADDR_SURF_ROTATED_MICRO_TILING	,	V_220
gfx_v8_0_init_microcode	,	F_23
bitmap	,	V_702
gfx_v8_0_priv_inst_irq	,	F_151
"stoney"	,	L_15
gfx_v8_0_ring_emit_fence_compute	,	F_141
GRBM_STATUS__IA_BUSY_MASK	,	V_564
ARRAY_SIZE	,	F_3
"tonga"	,	L_12
"(%d) pin MQD bo failed\n"	,	L_35
mmSCRATCH_UMSK	,	V_544
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_671
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_481
fence_drv	,	V_647
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_696
AMD_IS_APU	,	V_136
mmGC_USER_RB_BACKEND_DISABLE	,	V_256
MTYPE_CC	,	V_276
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_661
PACKET3_SWITCH_BUFFER	,	V_619
mmPA_SC_ENHANCE	,	V_540
SRBM_SOFT_RESET	,	V_570
gfx_v8_0_init_compute_vmid	,	F_68
WDOORBELL32	,	F_123
INT_SEL	,	F_134
gws_base	,	V_585
dimm10_addr_map	,	V_110
mmCP_ENDIAN_SWAP	,	V_367
ALIGNMENT_MODE	,	V_302
amdgpu_interrupt_state	,	V_654
rptr_addr	,	V_381
ARRAY_PRT_TILED_THIN1	,	V_205
sel	,	V_639
gds_size	,	V_584
hpd	,	V_98
cp_mqd_control	,	V_462
order_base_2	,	F_88
mmCP_MEQ_THRESHOLDS	,	V_523
seq	,	V_627
gfx_v8_0_tiling_mode_table_init	,	F_52
doorbell_index	,	V_162
amd_powergating_state	,	V_599
ROW_SIZE	,	V_150
pfp_feature_version	,	V_65
SDMA0_REGISTER_OFFSET	,	V_293
mmRLC_CNTL	,	V_323
gfx_v8_0_soft_reset	,	F_109
ce_fw	,	V_70
mmCP_CPF_STATUS	,	V_518
GRBM_STATUS__PA_BUSY_MASK	,	V_554
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_48
me_hdr	,	V_348
"  UVD_UDEC_DBW_ADDR_CONFIG=0x%08X\n"	,	L_66
PACKET3_SET_UCONFIG_REG_START	,	V_38
mmRLC_MC_CNTL	,	V_550
amdgpu_bo_unreserve	,	F_37
mec_fw	,	V_76
usepfp	,	V_646
amdgpu_bo_reserve	,	F_33
config	,	V_112
"  SH_MEM_APE1_BASE=0x%08X\n"	,	L_115
AMDGPU_GFX_NORMAL_MODE	,	V_156
mmCP_CPF_BUSY_STAT	,	V_516
oa_size	,	V_588
BANK_WIDTH	,	F_58
CP_ME1_PIPE0_INT_CNTL	,	V_662
num_types	,	V_685
amdgpu_firmware_info	,	V_53
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_311
"  GRBM_STATUS2=0x%08X\n"	,	L_39
"(%d) reserve HPD EOP bo failed\n"	,	L_23
info	,	V_54
ADDR_SURF_8_BANK	,	V_226
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_670
"  RLC_LB_CNTL=0x%08X\n"	,	L_104
amdgpu_ucode_print_gfx_hdr	,	F_83
CNTX_EMPTY_INT_ENABLE	,	V_320
gfx_v8_0_resume	,	F_104
count	,	V_355
gfx_v8_0_set_ring_funcs	,	F_115
"  PA_SC_ENHANCE=0x%08X\n"	,	L_85
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_41
"  CP_CPF_STATUS = 0x%08x\n"	,	L_50
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_605
PACKET3_SEM_SEL_SIGNAL	,	V_641
DRM_ERROR	,	F_7
PRIV_REG_INT_ENABLE	,	V_665
smumgr_funcs	,	V_338
sh_num	,	V_244
cp_hqd_pq_control	,	V_477
ADDR_SURF_16_BANK	,	V_233
fw	,	V_87
AMDGPU_IB_FLAG_PREAMBLE	,	V_616
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_138
"GFX 8.x registers\n"	,	L_37
iceland_golden_common_all	,	V_8
"gfx"	,	L_29
vi_mqd	,	V_426
mmPA_SC_LINE_STIPPLE_STATE	,	V_538
oa_gfx_bo	,	V_187
mmPA_SC_FIFO_SIZE	,	V_304
counter	,	V_700
stoney_mgcg_cgcg_init	,	V_22
sync_seq	,	V_648
fiji_mgcg_cgcg_init	,	V_10
mmCP_HQD_EOP_CONTROL	,	V_431
WAIT_REG_MEM_MEM_SPACE	,	F_137
sc_prim_fifo_size_frontend	,	V_122
mmCP_DEVICE_ID	,	V_368
mmCP_RB0_BASE	,	V_400
mmDMIF_ADDR_CALC	,	V_291
PACKET3_BASE_INDEX	,	F_86
fw_name	,	V_51
cp_hqd_pq_doorbell_control	,	V_447
AMDGPU_GWS_SHIFT	,	V_590
rptr	,	V_602
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_306
mmSH_MEM_APE1_LIMIT	,	V_284
vm_id	,	V_644
max_hw_contexts	,	V_121
"  SH_MEM_CONFIG=0x%08X\n"	,	L_114
gds_base	,	V_583
ib	,	V_42
fence_wait	,	F_20
id	,	V_363
"  RLC_LB_INIT_CU_MASK=0x%08X\n"	,	L_109
EOP_TCL1_ACTION_EN	,	V_633
BANK_HEIGHT	,	F_59
gfx_v8_0_cp_compute_enable	,	F_94
"invalid me %d\n"	,	L_121
PACKET3_EVENT_WRITE_EOP	,	V_632
gb_tile_moden	,	V_192
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_307
mmCP_CPC_BUSY_STAT	,	V_519
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
mmGRBM_STATUS_SE2	,	V_510
mmGRBM_STATUS_SE3	,	V_511
mmTA_CNTL_AUX	,	V_525
mmGRBM_STATUS_SE0	,	V_508
amdgpu_bo_kunmap	,	F_43
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_505
mmGRBM_STATUS_SE1	,	V_509
mmCC_RB_BACKEND_DISABLE	,	V_254
ARRAY_2D_TILED_XTHICK	,	V_218
MTYPE_NC	,	V_303
max_gs_threads	,	V_120
compute_pipelinestat_enable	,	V_434
mmCP_INT_CNTL_RING0	,	V_317
ring_size	,	V_384
PACKET3_MEM_SEMAPHORE	,	V_642
cp_hqd_pq_wptr_poll_addr_hi	,	V_484
dimm01_addr_map	,	V_109
ALIGN	,	F_29
num_mec	,	V_99
amdgpu_iv_entry	,	V_675
"  RLC_MC_CNTL=0x%08X\n"	,	L_111
ao_bitmap	,	V_703
smu	,	V_337
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_49
mmDB_DEBUG	,	V_528
cp_hqd_pq_wptr	,	V_450
gfx_v8_0_cp_gfx_enable	,	F_81
MTYPE	,	V_388
"  PA_CL_ENHANCE=0x%08X\n"	,	L_84
SOFT_RESET_RLC	,	V_328
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_255
GRBM_STATUS__DB_BUSY_MASK	,	V_560
reg_offset	,	V_191
gfx_v8_0_suspend	,	F_103
gws_size	,	V_586
AMDGPU_IRQ_STATE_DISABLE	,	V_656
length_dw	,	V_47
UNORD_DISPATCH	,	V_473
GRBM_CNTL	,	V_287
ADDR_SURF_TILE_SPLIT_2KB	,	V_195
ucode	,	V_84
PRIV_INSTR_INT_ENABLE	,	V_666
gfx_v8_0_mec_fini	,	F_32
WAIT_REG_MEM_FUNCTION	,	F_127
GRBM_STATUS__SX_BUSY_MASK	,	V_557
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_580
cp_hqd_pq_wptr_poll_addr	,	V_483
ARRAY_MODE	,	F_53
gfx_v8_0_cp_enable	,	F_100
pdev	,	V_128
u32	,	V_6
eop_gpu_addr	,	V_423
amdgpu_bo_create	,	F_40
me	,	V_172
"  SQ_CONFIG=0x%08X\n"	,	L_71
amdgpu_program_register_sequence	,	F_2
"  SPI_CONFIG_CNTL=0x%08X\n"	,	L_70
"amdgpu/%s_mec.bin"	,	L_20
mmCP_STALLED_STAT1	,	V_513
"carrizo"	,	L_13
mmCP_STALLED_STAT2	,	V_514
mmCP_STALLED_STAT3	,	V_515
num_pipe	,	V_100
entry	,	V_676
"gfx8: Failed to load firmware \"%s\"\n"	,	L_22
mmUVD_UDEC_ADDR_CONFIG	,	V_295
header	,	V_56
amdgpu_semaphore	,	V_636
mmGB_TILE_MODE0	,	V_222
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_296
cp_hqd_vmid	,	V_493
mmCP_CE_UCODE_DATA	,	V_352
mec	,	V_96
oa	,	V_185
mem	,	V_178
"  CP_RB0_RPTR_ADDR=0x%08X\n"	,	L_95
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_141
ADDR_SURF_DEPTH_MICRO_TILING	,	V_200
request_firmware	,	F_26
reg_base	,	V_29
mmGRBM_STATUS2	,	V_507
AMDGPU_OA_SHIFT	,	V_591
gfx_v8_0_cp_resume	,	F_99
amdgpu_gfx_scratch_free	,	F_10
DOORBELL_EN	,	V_405
mmDB_DEBUG3	,	V_530
"  SH_MEM_APE1_LIMIT=0x%08X\n"	,	L_116
ADDR_SURF_TILE_SPLIT_4KB	,	V_196
mmDB_DEBUG2	,	V_529
src	,	V_667
total_size	,	V_690
dev_warn	,	F_35
control	,	V_614
amdgpu_ucode_validate	,	F_27
srbm_mutex	,	V_279
u64	,	T_3
"  GRBM_STATUS=0x%08X\n"	,	L_38
me_feature_version	,	V_69
fence	,	V_43
amdgpu_fence_process	,	F_148
gfx_v8_0_init_golden_registers	,	F_1
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_313
mmSH_MEM_BASES	,	V_285
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_579
gfx_v8_0_wait_for_idle	,	F_106
gfx_v8_0_ring_get_wptr_gfx	,	F_121
"amdgpu/%s_me.bin"	,	L_17
cs_extent_def	,	V_358
gfx_v8_0_is_idle	,	F_105
"  VGT_CACHE_INVALIDATION=0x%08X\n"	,	L_81
AMDGPU_MAX_COMPUTE_RINGS	,	V_169
"  SCRATCH_UMSK=0x%08X\n"	,	L_102
mmCP_MQD_BASE_ADDR	,	V_457
gfx_v8_0_ring_set_wptr_compute	,	F_140
mec_int_cntl	,	V_659
srbm_soft_reset	,	V_553
AMDGPU_IRQ_STATE_ENABLE	,	V_658
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_51
gfx_v8_0_mec_init	,	F_39
ADDR_SURF_THICK_MICRO_TILING	,	V_214
AMDGPU_GPU_PAGE_SIZE	,	V_471
"  CP_RB0_RPTR_ADDR_HI=0x%08X\n"	,	L_96
semaphore	,	V_637
NOOFCOLS	,	V_145
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_137
PACKET3_RELEASE_MEM	,	V_652
mmCP_RB0_BASE_HI	,	V_401
PACKET3_NOP	,	V_164
PACKET3_INDIRECT_BUFFER	,	V_622
GFX_IDLE_INT_ENABLE	,	V_322
gfx_v8_0_set_powergating_state	,	F_118
gfx_v8_0_get_gpu_clock_counter	,	F_110
ce_fw_version	,	V_71
AMDGPU_GDS_SHIFT	,	V_589
se	,	V_693
gfx_v8_0_ring_funcs_compute	,	V_684
sh	,	V_694
mmRLC_LB_CNTR_MAX	,	V_547
MIN_IB_AVAILSZ	,	V_389
"  CP_RB0_BASE=0x%08X\n"	,	L_97
u8	,	T_5
"IH: CP EOP\n"	,	L_122
uint32_t	,	T_1
PACKET3_WAIT_REG_MEM	,	V_608
reg_index	,	V_373
SECT_CONTEXT	,	V_364
mmRLC_SERDES_CU_MASTER_BUSY	,	V_310
chip_name	,	V_50
buf	,	V_425
ADDR_SURF_BANK_WIDTH_4	,	V_223
ADDR_SURF_BANK_WIDTH_2	,	V_227
sect	,	V_357
ADDR_SURF_BANK_WIDTH_1	,	V_228
mmPA_SC_RASTER_CONFIG_1	,	V_522
ring_id	,	V_680
hqd_gpu_addr	,	V_421
EOP_TC_ACTION_EN	,	V_634
"amdgpu/%s_ce.bin"	,	L_18
compute_misc_reserved	,	V_439
gfx_v8_0_ring_get_wptr_compute	,	F_139
APE1_MTYPE	,	V_301
ARRAY_1D_TILED_THIN1	,	V_204
gfx_v8_0_ring_emit_hdp_flush	,	F_124
mmGRBM_SOFT_RESET	,	V_326
mmRLC_LB_INIT_CU_MASK	,	V_548
mmCP_RB0_RPTR_ADDR	,	V_398
grbm_soft_reset	,	V_552
GRBM_STATUS__TA_BUSY_MASK	,	V_558
CE_HALT	,	V_344
"  DB_DEBUG3=0x%08X\n"	,	L_74
write64bit	,	V_628
max_gprs	,	V_119
BUF_SWAP	,	V_390
ADDR_SURF_MACRO_ASPECT_2	,	V_225
ADDR_SURF_MACRO_ASPECT_1	,	V_238
ADDR_SURF_MACRO_ASPECT_4	,	V_229
gfx_v8_0_sw_init	,	F_47
bit_width	,	V_241
ADDR_SURF_P8_32x32_16x16	,	V_240
vi_srbm_select	,	F_69
cp_hqd_persistent_state	,	V_497
mmCP_CPC_STALLED_STAT1	,	V_520
vm	,	V_623
ADDR_SURF_TILE_SPLIT_1KB	,	V_194
ids	,	V_624
idx	,	V_36
gfx_ring	,	V_158
ADDR_SURF_TILE_SPLIT_64B	,	V_199
"  DMIF_ADDR_CALC=0x%08X\n"	,	L_61
mec2_feature_version	,	V_81
AMDGPU_CP_IRQ_LAST	,	V_686
NUM_BANKS	,	F_61
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_480
"  CP_PERFMON_CNTL=0x%08X\n"	,	L_79
gfx_v8_0_gpu_init	,	F_70
wb	,	V_395
"  PA_SC_RASTER_CONFIG=0x%08X\n"	,	L_57
mqd_gpu_addr	,	V_422
DIMM0ADDRMAP	,	V_139
PACKET3_WRITE_DATA	,	V_592
dev_err	,	F_30
amdgpu_bo_unpin	,	F_36
SE_INDEX	,	V_250
ce_feature_version	,	V_72
CNTX_BUSY_INT_ENABLE	,	V_319
"  GB_MACROTILE_MODE%d=0x%08X\n"	,	L_55
PACKET3_PFP_SYNC_ME	,	V_643
mask	,	V_242
"topaz"	,	L_11
mmCP_MEC_ME1_UCODE_DATA	,	V_416
CHIP_CARRIZO	,	V_17
amdgpu_ib_get	,	F_18
mmGPU_HDP_FLUSH_REQ	,	V_609
release_firmware	,	F_31
tile_mode_array	,	V_221
priv_inst_irq	,	V_154
AMDGPU_GEM_DOMAIN_GDS	,	V_180
"  PA_SC_FIFO_SIZE=0x%08X\n"	,	L_77
num_queue	,	V_101
ARRAY_LINEAR_ALIGNED	,	V_206
mmRLC_LB_CNTL	,	V_545
SDMA1_REGISTER_OFFSET	,	V_294
mmVGT_CACHE_INVALIDATION	,	V_536
INSTANCE_BROADCAST_WRITES	,	V_246
dev_info	,	F_108
pipe_id	,	V_678
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_308
PACKET3_CLEAR_STATE	,	V_376
gfx_v8_0_wait_for_rlc_serdes	,	F_71
ARRAY_3D_TILED_THIN1	,	V_211
reg_count	,	V_365
DEFAULT_MTYPE	,	V_299
enable	,	V_316
mmCP_PERFMON_CNTL	,	V_534
gfx_v8_0_ring_emit_ib_compute	,	F_129
gfx_v8_0_ring_get_rptr_gfx	,	F_120
gfx_v8_0_sw_fini	,	F_50
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_410
mmCP_ME_RAM_DATA	,	V_354
gfx_v8_0_cp_gfx_start	,	F_85
ARRAY_PRT_TILED_THICK	,	V_217
mmCP_ME_RAM_WADDR	,	V_353
"  RLC_CGCG_CGLS_CTRL=0x%08X\n"	,	L_106
PACKET3_SEM_SEL_WAIT	,	V_640
GRBM_RQ_PENDING	,	V_576
mmCP_HQD_PQ_WPTR	,	V_454
gds	,	V_177
eop_irq	,	V_152
SRBM_STATUS	,	V_575
KMD_QUEUE	,	V_476
RLC_ENABLE_F32	,	V_325
mqd	,	V_427
usec_timeout	,	V_39
DOORBELL_ENABLE	,	V_501
"  VM %d:\n"	,	L_113
SH_BROADCAST_WRITES	,	V_247
PIPE_CONFIG	,	F_54
gfx_v8_0_rlc_resume	,	F_80
out	,	V_61
SH_INDEX	,	V_249
mmCP_MQD_CONTROL	,	V_459
"  VGT_NUM_INSTANCES=0x%08X\n"	,	L_78
firmware	,	V_82
REG_GET_FIELD	,	F_45
mmCP_MEC_ME2_UCODE_ADDR	,	V_418
max_shader_engines	,	V_113
max_rb_num_per_se	,	V_252
WRITE_DATA_ENGINE_SEL	,	F_112
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_257
cp_hdr	,	V_58
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_408
AMDGPU_UCODE_ID_CP_MEC2	,	V_95
AMDGPU_UCODE_ID_CP_MEC1	,	V_94
mmSPI_CONFIG_CNTL	,	V_526
"  SH_MEM_BASES=0x%08X\n"	,	L_117
mmGB_ADDR_CONFIG	,	V_289
pfp_hdr	,	V_346
EINVAL	,	V_40
ADDR_SURF_P2	,	V_198
RLC_CNTL	,	V_324
"  CP_ENDIAN_SWAP=0x%08X\n"	,	L_88
GDS_GWS_VMID0__SIZE__SHIFT	,	V_596
PFP_HALT	,	V_343
"ib test on ring %d succeeded in %u usecs\n"	,	L_8
gfx	,	V_26
udelay	,	F_72
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_565
queue	,	V_174
data	,	V_62
le32_to_cpup	,	F_79
"  CP_RB0_CNTL=0x%08X\n"	,	L_93
"  CP_SEM_WAIT_TIMER=0x%08X\n"	,	L_90
CARRIZO_GB_ADDR_CONFIG_GOLDEN	,	V_130
RASTER_CONFIG_RB_MAP_3	,	V_264
grbm_idx_mutex	,	V_261
rb_addr	,	V_380
"  CP_MEC_CNTL=0x%08X\n"	,	L_99
AMDGPU_RING_TYPE_COMPUTE	,	V_176
RASTER_CONFIG_RB_MAP_0	,	V_266
mmVGT_GS_VERTEX_REUSE	,	V_537
RASTER_CONFIG_RB_MAP_2	,	V_267
lower_32_bits	,	F_90
"  CP_STAT = 0x%08x\n"	,	L_44
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_314
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_277
REG_SET_FIELD	,	F_46
mec_feature_version	,	V_78
gfx_v8_0_create_bitmask	,	F_62
ao_cu_mask	,	V_704
mmCP_PFP_UCODE_ADDR	,	V_349
ADDR_SURF_TILE_SPLIT_512B	,	V_203
mmGRBM_STATUS	,	V_502
AMDGPU_FENCE_FLAG_INT	,	V_631
revision	,	V_129
PACKET3_SET_BASE	,	V_377
hpd_eop_obj	,	V_97
gfx_v8_0_print_status	,	F_107
gfx_partition_size	,	V_179
gfx_v8_0_ring_test_ring	,	F_5
QUEUE_SIZE	,	V_469
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_370
"  SX_DEBUG_1=0x%08X\n"	,	L_68
schedule_work	,	F_150
CP_INT_CNTL_RING0	,	V_318
"GRBM_SOFT_RESET=0x%08X\n"	,	L_118
sc_hiz_tile_fifo_size	,	V_124
mmRLC_GPM_UCODE_ADDR	,	V_333
iceland_mgcg_cgcg_init	,	V_5
RB_BLKSZ	,	V_387
"  GB_TILE_MODE%d=0x%08X\n"	,	L_54
ADDR_SURF_4_BANK	,	V_239
PA_SC_RASTER_CONFIG__PKR_MAP__SHIFT	,	V_265
stoney_golden_common_all	,	V_24
amdgpu_irq_src	,	V_663
ref_and_mask	,	V_603
mmSRBM_SOFT_RESET	,	V_577
ARRAY_1D_TILED_THICK	,	V_212
DOORBELL_OFFSET	,	V_404
amdgpu_bo_unref	,	F_38
ready	,	V_345
max_sh_per_se	,	V_116
oa_base	,	V_587
fiji_golden_common_all	,	V_12
TIME_STAMP_INT_ENABLE	,	V_657
gfx_v8_0_set_priv_reg_fault_state	,	F_144
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_466
SH_MEM_CONFIG	,	V_298
mem_base	,	V_594
ucode_size_bytes	,	V_89
mec2_hdr	,	V_417
"fiji"	,	L_14
mqd_obj	,	V_420
RB_BITMAP_WIDTH_PER_SH	,	V_262
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_274
