--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 74522 paths analyzed, 8292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.959ns.
--------------------------------------------------------------------------------
Slack:                  5.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.739 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.C1       net (fanout=1)        2.561   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X4Y16.C4       net (fanout=15)       2.306   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.B4       net (fanout=8)        2.115   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d71
                                                       mems_rom/f1_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.645ns (2.663ns logic, 6.982ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  5.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.739 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.C1       net (fanout=1)        2.561   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X4Y16.C4       net (fanout=15)       2.306   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.A4       net (fanout=8)        2.099   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d61
                                                       mems_rom/f1_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.629ns (2.663ns logic, 6.966ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  5.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.555ns (1.180 - 0.625)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AQ      Tcko                  0.525   fifo_manager/serial_tx_TDC/bit_ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y29.B2       net (fanout=16)       2.396   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y29.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X12Y18.C1      net (fanout=1)        2.171   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X12Y18.CMUX    Tilo                  0.430   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X13Y18.B2      net (fanout=1)        0.946   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X13Y18.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.986   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.150ns (2.651ns logic, 7.499ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  5.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.739 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y22.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y28.C1       net (fanout=1)        2.321   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta
    SLICE_X5Y28.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>2
    SLICE_X4Y16.C2       net (fanout=6)        2.323   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[5]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.B4       net (fanout=8)        2.115   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d71
                                                       mems_rom/f1_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.500ns (2.741ns logic, 6.759ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.484ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.739 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y22.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y28.C1       net (fanout=1)        2.321   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta
    SLICE_X5Y28.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>2
    SLICE_X4Y16.C2       net (fanout=6)        2.323   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[5]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.A4       net (fanout=8)        2.099   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d61
                                                       mems_rom/f1_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.484ns (2.741ns logic, 6.743ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  5.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.739 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y16.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y28.A1       net (fanout=1)        1.511   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta[1]
    SLICE_X5Y28.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>1
    SLICE_X5Y28.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[5]
    SLICE_X5Y28.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>2
    SLICE_X4Y16.C2       net (fanout=6)        2.323   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[5]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.B4       net (fanout=8)        2.115   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d71
                                                       mems_rom/f1_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.479ns (3.000ns logic, 6.479ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  5.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.739 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y16.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y28.A1       net (fanout=1)        1.511   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta[1]
    SLICE_X5Y28.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>1
    SLICE_X5Y28.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[5]
    SLICE_X5Y28.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>2
    SLICE_X4Y16.C2       net (fanout=6)        2.323   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[5]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.A4       net (fanout=8)        2.099   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d61
                                                       mems_rom/f1_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.463ns (3.000ns logic, 6.463ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.415ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.739 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.B1       net (fanout=1)        1.752   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[0]
    SLICE_X5Y26.B        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>1
    SLICE_X5Y26.C4       net (fanout=1)        0.320   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[2]
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X4Y16.C4       net (fanout=15)       2.306   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.B4       net (fanout=8)        2.115   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d71
                                                       mems_rom/f1_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (2.922ns logic, 6.493ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  5.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.743 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.C1       net (fanout=1)        2.561   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X13Y10.B2      net (fanout=15)       3.840   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X13Y10.B       Tilo                  0.259   mems_rom/f1_CH_D_q[10]
                                                       mems_rom/Mmux_f1_CH_D_d21
    SLICE_X13Y10.C4      net (fanout=1)        0.320   mems_rom/f1_CH_D_d[10]
    SLICE_X13Y10.CLK     Tas                   0.373   mems_rom/f1_CH_D_q[10]
                                                       mems_rom/f1_CH_D_q_10_dpot
                                                       mems_rom/f1_CH_D_q_10
    -------------------------------------------------  ---------------------------
    Total                                      9.412ns (2.691ns logic, 6.721ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  5.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.739 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.B1       net (fanout=1)        1.752   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[0]
    SLICE_X5Y26.B        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>1
    SLICE_X5Y26.C4       net (fanout=1)        0.320   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[2]
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X4Y16.C4       net (fanout=15)       2.306   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.A4       net (fanout=8)        2.099   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d61
                                                       mems_rom/f1_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.399ns (2.922ns logic, 6.477ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  5.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f3_CH_D_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.727 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f3_CH_D_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.C1       net (fanout=1)        2.561   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X8Y10.C5       net (fanout=15)       3.022   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X8Y10.C        Tilo                  0.255   mems_rom/f1_CH_D_q[12]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_xor<4>11
    SLICE_X4Y16.A4       net (fanout=4)        1.078   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_107_OUT[4]
    SLICE_X4Y16.CLK      Tas                   0.339   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Mmux_f3_CH_D_d41
                                                       mems_rom/f3_CH_D_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.314ns (2.653ns logic, 6.661ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  6.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_B_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.303ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.749 - 0.754)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_B_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X4Y26.B1       net (fanout=1)        2.075   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[0]
    SLICE_X4Y26.B        Tilo                  0.254   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>1
    SLICE_X4Y26.C4       net (fanout=1)        0.330   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[0]
    SLICE_X4Y26.C        Tilo                  0.255   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>2
    SLICE_X17Y3.D2       net (fanout=23)       4.216   mems_rom/ROM_DOUT[0]
    SLICE_X17Y3.CLK      Tas                   0.373   mems_rom/f1_CH_B_q[8]
                                                       mems_rom/f1_CH_B_q_8_dpot
                                                       mems_rom/f1_CH_B_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.303ns (2.682ns logic, 6.621ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  6.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f3_CH_D_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.278ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.727 - 0.754)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f3_CH_D_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X4Y26.B1       net (fanout=1)        2.075   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[0]
    SLICE_X4Y26.B        Tilo                  0.254   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>1
    SLICE_X4Y26.C4       net (fanout=1)        0.330   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[0]
    SLICE_X4Y26.C        Tilo                  0.255   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>2
    SLICE_X8Y10.C2       net (fanout=23)       2.892   mems_rom/ROM_DOUT[0]
    SLICE_X8Y10.C        Tilo                  0.255   mems_rom/f1_CH_D_q[12]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_xor<4>11
    SLICE_X4Y16.A4       net (fanout=4)        1.078   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_107_OUT[4]
    SLICE_X4Y16.CLK      Tas                   0.339   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Mmux_f3_CH_D_d41
                                                       mems_rom/f3_CH_D_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.278ns (2.903ns logic, 6.375ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  6.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.319ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.777 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_C_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.C1       net (fanout=1)        2.561   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X8Y10.C5       net (fanout=15)       3.022   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X8Y10.C        Tilo                  0.255   mems_rom/f1_CH_D_q[12]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_xor<4>11
    SLICE_X7Y9.C1        net (fanout=4)        1.049   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_107_OUT[4]
    SLICE_X7Y9.CLK       Tas                   0.373   mems_rom/f1_CH_C_q[13]
                                                       mems_rom/f1_CH_C_q_12_dpot
                                                       mems_rom/f1_CH_C_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (2.687ns logic, 6.632ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  6.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.283ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.777 - 0.754)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_C_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X4Y26.B1       net (fanout=1)        2.075   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[0]
    SLICE_X4Y26.B        Tilo                  0.254   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>1
    SLICE_X4Y26.C4       net (fanout=1)        0.330   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[0]
    SLICE_X4Y26.C        Tilo                  0.255   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>2
    SLICE_X8Y10.C2       net (fanout=23)       2.892   mems_rom/ROM_DOUT[0]
    SLICE_X8Y10.C        Tilo                  0.255   mems_rom/f1_CH_D_q[12]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_xor<4>11
    SLICE_X7Y9.C1        net (fanout=4)        1.049   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_107_OUT[4]
    SLICE_X7Y9.CLK       Tas                   0.373   mems_rom/f1_CH_C_q[13]
                                                       mems_rom/f1_CH_C_q_12_dpot
                                                       mems_rom/f1_CH_C_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.283ns (2.937ns logic, 6.346ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  6.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.739 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.A3       net (fanout=1)        1.554   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[1]
    SLICE_X5Y26.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>1
    SLICE_X5Y26.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[3]
    SLICE_X5Y26.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>2
    SLICE_X4Y16.C6       net (fanout=11)       2.019   mems_rom/ROM_DOUT[3]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.B4       net (fanout=8)        2.115   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d71
                                                       mems_rom/f1_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.218ns (3.000ns logic, 6.218ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  6.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.215ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.651 - 0.667)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y28.A3       net (fanout=1)        1.247   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta[1]
    SLICE_X5Y28.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>1
    SLICE_X5Y28.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[5]
    SLICE_X5Y28.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>2
    SLICE_X4Y16.C2       net (fanout=6)        2.323   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[5]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.B4       net (fanout=8)        2.115   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d71
                                                       mems_rom/f1_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.215ns (3.000ns logic, 6.215ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.739 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.A3       net (fanout=1)        1.554   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[1]
    SLICE_X5Y26.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>1
    SLICE_X5Y26.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[3]
    SLICE_X5Y26.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>2
    SLICE_X4Y16.C6       net (fanout=11)       2.019   mems_rom/ROM_DOUT[3]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.A4       net (fanout=8)        2.099   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d61
                                                       mems_rom/f1_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.202ns (3.000ns logic, 6.202ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  6.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f3_CH_D_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f3_CH_D_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.A3       net (fanout=1)        1.554   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[1]
    SLICE_X5Y26.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>1
    SLICE_X5Y26.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[3]
    SLICE_X5Y26.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>2
    SLICE_X8Y10.C3       net (fanout=11)       3.032   mems_rom/ROM_DOUT[3]
    SLICE_X8Y10.C        Tilo                  0.255   mems_rom/f1_CH_D_q[12]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_xor<4>11
    SLICE_X4Y16.A4       net (fanout=4)        1.078   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_107_OUT[4]
    SLICE_X4Y16.CLK      Tas                   0.339   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Mmux_f3_CH_D_d41
                                                       mems_rom/f3_CH_D_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.184ns (2.990ns logic, 6.194ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  6.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.199ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.651 - 0.667)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y28.A3       net (fanout=1)        1.247   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta[1]
    SLICE_X5Y28.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>1
    SLICE_X5Y28.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[5]
    SLICE_X5Y28.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[4]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<5>2
    SLICE_X4Y16.C2       net (fanout=6)        2.323   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[5]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.A4       net (fanout=8)        2.099   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d61
                                                       mems_rom/f1_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.199ns (3.000ns logic, 6.199ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  6.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.182ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.743 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.B1       net (fanout=1)        1.752   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[0]
    SLICE_X5Y26.B        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>1
    SLICE_X5Y26.C4       net (fanout=1)        0.320   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[2]
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X13Y10.B2      net (fanout=15)       3.840   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X13Y10.B       Tilo                  0.259   mems_rom/f1_CH_D_q[10]
                                                       mems_rom/Mmux_f1_CH_D_d21
    SLICE_X13Y10.C4      net (fanout=1)        0.320   mems_rom/f1_CH_D_d[10]
    SLICE_X13Y10.CLK     Tas                   0.373   mems_rom/f1_CH_D_q[10]
                                                       mems_rom/f1_CH_D_q_10_dpot
                                                       mems_rom/f1_CH_D_q_10
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (2.950ns logic, 6.232ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  6.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.555ns (1.180 - 0.625)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AMUX    Tshcko                0.576   fifo_manager/serial_tx_TDC/bit_ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X5Y29.B5       net (fanout=16)       1.940   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X5Y29.B        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X12Y18.C1      net (fanout=1)        2.171   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X12Y18.CMUX    Tilo                  0.430   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X13Y18.B2      net (fanout=1)        0.946   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X13Y18.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.986   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (2.702ns logic, 7.043ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_B_q_11 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.169ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.747 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_B_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.A3       net (fanout=1)        1.554   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[1]
    SLICE_X5Y26.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>1
    SLICE_X5Y26.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[3]
    SLICE_X5Y26.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>2
    SLICE_X16Y4.C3       net (fanout=11)       4.350   mems_rom/ROM_DOUT[3]
    SLICE_X16Y4.CLK      Tas                   0.339   mems_rom/f1_CH_B_q[12]
                                                       mems_rom/f1_CH_B_q_11_dpot
                                                       mems_rom/f1_CH_B_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (2.735ns logic, 6.434ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  6.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.189ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.777 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_C_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO1   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.A3       net (fanout=1)        1.554   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[1]
    SLICE_X5Y26.A        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>1
    SLICE_X5Y26.C2       net (fanout=1)        0.530   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[3]
    SLICE_X5Y26.CMUX     Tilo                  0.337   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<3>2
    SLICE_X8Y10.C3       net (fanout=11)       3.032   mems_rom/ROM_DOUT[3]
    SLICE_X8Y10.C        Tilo                  0.255   mems_rom/f1_CH_D_q[12]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_xor<4>11
    SLICE_X7Y9.C1        net (fanout=4)        1.049   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_107_OUT[4]
    SLICE_X7Y9.CLK       Tas                   0.373   mems_rom/f1_CH_C_q[13]
                                                       mems_rom/f1_CH_C_q_12_dpot
                                                       mems_rom/f1_CH_C_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.189ns (3.024ns logic, 6.165ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  6.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_B_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.134ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.747 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_B_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.C1       net (fanout=1)        2.561   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X16Y4.B3       net (fanout=15)       4.175   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X16Y4.CLK      Tas                   0.339   mems_rom/f1_CH_B_q[12]
                                                       mems_rom/f1_CH_B_q_10_dpot
                                                       mems_rom/f1_CH_B_q_10
    -------------------------------------------------  ---------------------------
    Total                                      9.134ns (2.398ns logic, 6.736ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  6.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.014ns (0.775 - 0.761)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y23.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.C1       net (fanout=1)        2.561   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X4Y16.C4       net (fanout=15)       2.306   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X7Y7.B4        net (fanout=8)        1.589   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X7Y7.CLK       Tas                   0.373   mems_rom/f1_CH_C_q[15]
                                                       mems_rom/Mmux_f1_CH_C_d71
                                                       mems_rom/f1_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.143ns (2.687ns logic, 6.456ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f3_CH_D_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.084ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f3_CH_D_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y17.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.B1       net (fanout=1)        1.752   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta[0]
    SLICE_X5Y26.B        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>1
    SLICE_X5Y26.C4       net (fanout=1)        0.320   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[2]
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X8Y10.C5       net (fanout=15)       3.022   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X8Y10.C        Tilo                  0.255   mems_rom/f1_CH_D_q[12]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_xor<4>11
    SLICE_X4Y16.A4       net (fanout=4)        1.078   mems_rom/PWR_18_o_ROM_DOUT[7]_sub_107_OUT[4]
    SLICE_X4Y16.CLK      Tas                   0.339   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Mmux_f3_CH_D_d41
                                                       mems_rom/f3_CH_D_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.084ns (2.912ns logic, 6.172ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  6.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.651 - 0.658)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y12.DOADO2   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.B2       net (fanout=1)        1.431   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta[2]
    SLICE_X5Y26.B        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>1
    SLICE_X5Y26.C4       net (fanout=1)        0.320   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[2]
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X4Y16.C4       net (fanout=15)       2.306   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.B4       net (fanout=8)        2.115   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d71
                                                       mems_rom/f1_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.094ns (2.922ns logic, 6.172ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  6.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.651 - 0.658)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y12.DOADO2   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X5Y26.B2       net (fanout=1)        1.431   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta[2]
    SLICE_X5Y26.B        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>1
    SLICE_X5Y26.C4       net (fanout=1)        0.320   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[2]
    SLICE_X5Y26.C        Tilo                  0.259   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<2>2
    SLICE_X4Y16.C4       net (fanout=15)       2.306   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_lut[2]
    SLICE_X4Y16.C        Tilo                  0.255   mems_rom/f3_CH_D_q[14]
                                                       mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy<5>11
    SLICE_X14Y8.A4       net (fanout=8)        2.099   mems_rom/Msub_PWR_18_o_ROM_DOUT[7]_sub_107_OUT_cy[5]
    SLICE_X14Y8.CLK      Tas                   0.349   mems_rom/f1_CH_D_q[15]
                                                       mems_rom/Mmux_f1_CH_D_d61
                                                       mems_rom/f1_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.078ns (2.922ns logic, 6.156ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  6.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Destination:          mems_rom/f1_CH_D_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.743 - 0.754)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram to mems_rom/f1_CH_D_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOADO0   Trcko_DOA             1.800   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    SLICE_X4Y26.B1       net (fanout=1)        2.075   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta[0]
    SLICE_X4Y26.B        Tilo                  0.254   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>1
    SLICE_X4Y26.C4       net (fanout=1)        0.330   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i[0]
    SLICE_X4Y26.C        Tilo                  0.255   mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
                                                       mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i<0>2
    SLICE_X13Y10.B4      net (fanout=23)       3.407   mems_rom/ROM_DOUT[0]
    SLICE_X13Y10.B       Tilo                  0.259   mems_rom/f1_CH_D_q[10]
                                                       mems_rom/Mmux_f1_CH_D_d21
    SLICE_X13Y10.C4      net (fanout=1)        0.320   mems_rom/f1_CH_D_d[10]
    SLICE_X13Y10.CLK     Tas                   0.373   mems_rom/f1_CH_D_q[10]
                                                       mems_rom/f1_CH_D_q_10_dpot
                                                       mems_rom/f1_CH_D_q_10
    -------------------------------------------------  ---------------------------
    Total                                      9.073ns (2.941ns logic, 6.132ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y12.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y8.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y21.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y23.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.759ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: main_control/serial_rx2/rx_q/CLK0
  Logical resource: main_control/serial_rx2/rx_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/DP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/DP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem15/SP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[15]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem16/SP/CLK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem3/DP/CLK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/DP/CLK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem3/SP/CLK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[3]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/SP/CLK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[17]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem18/SP/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     12.748ns|            0|            0|            0|        74522|
| TS_new_clk_clkfx              |     15.625ns|      9.959ns|          N/A|            0|            0|        74522|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.959|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 74522 paths, 0 nets, and 12681 connections

Design statistics:
   Minimum period:   9.959ns{1}   (Maximum frequency: 100.412MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 27 12:41:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



