// Seed: 2745234431
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output logic [7:0] id_11;
  inout uwire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11#(
      .id_2 (-1'h0),
      .id_10(-1 <-> 1 == -1),
      .id_2 (1)
  ) [1'd0] = id_10;
  wire id_13;
  assign id_10 = 1;
endprogram
module module_1 #(
    parameter id_1 = 32'd18
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_11,
      id_8,
      id_6,
      id_5,
      id_6
  );
  output wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  assign id_3 = id_5[id_1];
endmodule
