# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1870 0.000128 1024 470 1430 137216 11.0965 6.84851 236.546 209.818 464.444 464.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1990 0.001024 512 500 1120 17280 0.368768 0.362592 8.77542 22.9927 32.5727 32.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 3.2e-05 2048 90 1640 529408 102.522 56.0134 2222.57 1676.62 4057.89 4058.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 6.4e-05 4096 220 5450 284032 46.2914 55.6073 6673.13 1676.76 8451.87 8451.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1860 0.000256 512 100 300 75904 1.45008 1.86362 10.7602 101.517 115.663 115.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1870 0.000128 2048 120 880 151616 14.379 247.367 419.328 681.118 681.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 0.000256 1024 140 2010 64512 4.59648 3.4096 152.421 104.661 265.191 265.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 920 0.000512 2048 90 2860 35328 3.49594 177.482 105.021 286.042 286.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000512 1024 110 620 36800 1.66714 20.4148 52.506 74.6307 74.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.001024 512 390 290 13056 0.618272 0.364544 2.19139 13.2468 16.5212 16.6149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1870 0.000128 1024 470 1430 137088 11.1032 7.33261 273.855 209.591 502.016 502.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1990 0.001024 512 500 1120 17136 0.36864 0.364064 10.5609 22.7902 34.1542 34.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 3.2e-05 2048 90 1640 528768 102.836 56.119 2527.75 1674.72 4361.59 4361.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 6.4e-05 4096 220 5450 284112 46.4335 55.7247 7703.45 1675.66 9481.35 9481.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1860 0.000256 512 100 300 76032 1.45821 1.70672 12.319 101.436 116.993 117.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1870 0.000128 2048 120 880 151632 14.3893 280.617 419.093 714.143 714.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.000256 1024 140 2010 64800 4.62122 3.42221 180.213 104.897 293.252 293.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 920 0.000512 2048 90 2860 35280 3.47174 212.867 104.747 321.13 321.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000512 1024 110 620 36792 1.66413 23.7835 52.462 77.9492 78.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.001024 512 390 290 12960 0.615712 0.364288 2.58061 13.1382 16.7937 16.8858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1870 0.000128 1024 470 1430 136960 11.1132 6.8608 284.933 209.724 512.769 512.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1990 0.001024 512 500 1120 17120 0.368448 0.360832 11.0121 22.6958 34.5078 34.5833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 3.2e-05 2048 90 1640 528640 102.556 56.0968 2641.94 1675.9 4476.65 4476.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 6.4e-05 4096 220 5450 284000 46.2909 55.6708 7989.75 1676.84 9768.65 9768.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1860 0.000256 512 100 300 75840 1.45011 1.83894 12.8879 101.47 117.718 117.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1870 0.000128 2048 120 880 151600 14.3852 294.953 419.138 728.519 728.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.000256 1024 140 2010 64320 4.5888 3.40787 185.969 104.537 298.6 298.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 920 0.000512 2048 90 2860 35280 3.47546 222.662 104.789 330.969 331.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000512 1024 110 620 36800 1.66819 24.8781 52.4921 79.0813 79.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.001024 512 390 290 12800 0.612192 0.362496 2.63574 13.0779 16.788 16.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1870 0.000128 1024 470 1430 136704 11.0777 6.85056 265.383 209.543 492.995 493.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1990 0.001024 512 500 1120 17088 0.368928 0.363456 10.2135 22.8234 33.8402 33.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 3.2e-05 2048 90 1640 528384 102.324 55.9396 2466.78 1674.12 4299.34 4299.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 6.4e-05 4096 220 5450 284160 46.2237 55.5913 7454.02 1677.6 9233.52 9233.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1860 0.000256 512 100 300 75840 1.45213 1.88483 12.0131 102.224 117.647 117.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1870 0.000128 2048 120 880 151584 14.4023 274.996 419.411 708.856 708.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.000256 1024 140 2010 64512 4.59981 3.41011 174.041 104.975 287.131 287.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 920 0.000512 2048 90 2860 35232 3.47837 206.29 104.769 314.585 314.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000512 1024 110 620 36768 1.67187 23.1076 52.5036 77.329 77.3857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.001024 512 390 290 12672 0.614208 0.361856 2.42019 13.0984 16.5958 16.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1870 0.000128 1024 470 1430 136800 11.1602 6.85786 268.247 209.529 495.935 496.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1990 0.001024 512 500 1120 17200 0.370688 0.364 10.4775 21.7472 33.0294 33.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 3.2e-05 2048 90 1640 528000 102.837 56.1331 2492 1674.03 4325.16 4325.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 6.4e-05 4096 220 5450 284200 46.5114 55.7298 7534.19 1676.41 9312.92 9313.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1860 0.000256 512 100 300 75800 1.46022 1.71213 12.1631 101.338 116.746 116.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1870 0.000128 2048 120 880 151600 14.4041 278.094 419.078 711.622 711.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.000256 1024 140 2010 64800 4.63338 3.42106 176.811 104.892 289.862 289.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 920 0.000512 2048 90 2860 35300 3.4881 210.348 104.888 318.769 318.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000512 1024 110 620 36700 1.66752 23.4762 52.3888 77.5782 77.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.001024 512 390 290 12800 0.616832 0.36448 2.51251 13.0928 16.6863 16.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1870 0.000128 1024 470 1430 137088 11.0616 6.84464 276.826 209.367 504.236 504.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1990 0.001024 512 500 1120 17024 0.366592 0.360448 10.7016 22.5321 34.033 34.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 3.2e-05 2048 90 1640 526848 102.614 56.1234 2552.72 1672.6 4384.21 4384.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 6.4e-05 4096 220 5450 284032 46.2844 55.6578 7689.81 1675.36 9467.2 9467.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1860 0.000256 512 100 300 75936 1.45046 1.70688 12.5888 100.671 116.489 116.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1870 0.000128 2048 120 880 151536 14.3933 284.331 418.917 717.683 717.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.000256 1024 140 2010 64512 4.60534 3.41606 180.917 104.814 293.852 293.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 920 0.000512 2048 90 2860 35280 3.48829 215.208 104.841 323.582 323.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000512 1024 110 620 36736 1.66672 24.2246 52.4354 78.3705 78.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.001024 512 390 290 12992 0.613856 0.364 2.62131 13.1379 16.8364 16.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1870 0.000128 1024 470 1430 136320 11.0788 7.13757 275.35 209.04 502.743 502.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1990 0.001024 512 500 1120 16800 0.367328 0.362496 10.5864 22.455 33.8432 33.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 3.2e-05 2048 90 1640 528000 102.798 56.3048 2568.34 1675.06 4402.67 4402.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 6.4e-05 4096 220 5450 283920 46.41 55.7138 7750.81 1676.66 9529.68 9529.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1860 0.000256 512 100 300 75840 1.45859 1.76355 12.6102 101.589 117.496 117.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1870 0.000128 2048 120 880 151560 14.4299 285.493 423.546 723.511 723.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.000256 1024 140 2010 64320 4.608 3.41258 180.988 104.659 293.772 293.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 920 0.000512 2048 90 2860 35280 3.49088 215.915 104.985 324.435 324.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000512 1024 110 620 36720 1.66915 24.2773 52.4718 78.4624 78.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.001024 512 390 290 12960 0.613216 0.362592 2.62976 13.112 16.8169 16.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1870 0.000128 1024 470 1430 136192 11.0835 6.84282 266.419 209.199 493.682 493.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1990 0.001024 512 500 1120 16896 0.366304 0.360832 10.323 22.518 33.6396 33.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 3.2e-05 2048 90 1640 528384 102.443 55.9796 2487.02 1676.62 4322.23 4322.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 6.4e-05 4096 220 5450 283904 46.2375 55.5903 7491.21 1677.75 9270.87 9270.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1860 0.000256 512 100 300 75776 1.44998 1.86118 12.3047 101.478 117.167 117.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1870 0.000128 2048 120 880 151552 14.422 276.696 419.337 710.499 710.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.000256 1024 140 2010 64512 4.5937 3.40822 174.784 104.739 287.628 287.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 920 0.000512 2048 90 2860 35200 3.47411 208.328 104.743 316.588 316.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000512 1024 110 620 36736 1.66906 23.5205 52.4965 77.7268 77.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.001024 512 390 290 12288 0.60944 0.358656 2.37987 12.9444 16.3885 16.4762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1870 0.000128 1024 470 1430 135168 11.1005 6.84192 266.932 208.498 493.506 493.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1990 0.001024 512 500 1120 16896 0.366592 0.360448 10.3689 22.359 33.529 33.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 3.2e-05 2048 90 1640 528384 102.313 55.9029 2506.07 1673.22 4337.66 4337.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 6.4e-05 4096 220 5450 283776 46.2275 55.5971 7570.41 1675.77 9348.09 9348.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1860 0.000256 512 100 300 75264 1.44598 1.83296 12.316 101.318 116.985 117.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1870 0.000128 2048 120 880 151488 14.3724 278.11 421.145 713.672 713.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.000256 1024 140 2010 63744 4.59728 3.40326 174.864 104.435 287.402 287.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 920 0.000512 2048 90 2860 35136 3.47546 210.012 104.694 318.226 318.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000512 1024 110 620 36672 1.66707 23.6876 52.4768 77.8745 77.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.001024 512 390 290 12288 0.618368 0.361216 2.4143 13.1533 16.649 16.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1870 0.000128 1024 470 1430 136000 11.0734 6.85773 289.371 208.702 516.138 516.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1990 0.001024 512 500 1120 16800 0.368512 0.362464 11.1738 22.307 34.2844 34.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 3.2e-05 2048 90 1640 528000 102.768 56.101 2665.12 1675.16 4499.31 4499.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 6.4e-05 4096 220 5450 283600 46.4 55.7036 8089.23 1675.67 9867.09 9867.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1860 0.000256 512 100 300 75200 1.45203 1.70803 13.0803 101.281 117.593 117.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1870 0.000128 2048 120 880 151400 14.3831 295.926 419.111 729.465 729.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.000256 1024 140 2010 64000 4.61392 3.41536 188.576 104.534 301.24 301.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 920 0.000512 2048 90 2860 35200 3.49386 225.693 105.029 334.26 334.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000512 1024 110 620 36600 1.66326 25.3911 52.4116 79.5079 79.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.001024 512 390 290 12800 0.621088 0.36352 2.69389 13.1651 16.9406 17.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1870 0.000128 1024 470 1430 135168 11.171 6.84451 334.639 209.39 562.188 562.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1990 0.001024 512 500 1120 16384 0.366144 0.3584 12.6631 21.2373 34.6977 34.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 3.2e-05 2048 90 1640 524288 102.513 56.1766 3110.13 1671.62 4940.62 4940.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 6.4e-05 4096 220 5450 283136 46.2079 55.5909 9386.57 1676.44 11164.9 11165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1860 0.000256 512 100 300 75776 1.45107 1.70707 15.5955 100.92 119.744 119.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1870 0.000128 2048 120 880 151296 14.4114 348.536 419.006 781.996 782.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.000256 1024 140 2010 64512 4.60371 3.41382 221.044 104.921 334.091 334.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 920 0.000512 2048 90 2860 35072 3.4816 261.937 104.76 370.223 370.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000512 1024 110 620 36608 1.67523 29.7761 52.5005 83.9954 84.0501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.001024 512 390 290 11264 0.607616 0.348864 2.80141 12.691 16.5461 16.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1870 0.000128 1024 470 1425 137216 11.0898 6.84838 232.704 209.627 460.409 460.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1990 0.001024 512 500 1125 17280 0.36864 0.364384 8.95242 22.9887 32.7441 32.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 3.2e-05 2048 90 1635 529408 102.443 55.9869 2168.2 1675.32 4002.11 4002.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 6.4e-05 4096 220 5445 284288 46.2436 55.5827 6582.09 1676.07 8360.06 8360.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1860 0.000256 512 100 300 76096 1.45085 1.7695 10.3194 101.548 115.16 115.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1870 0.000128 2048 120 885 151680 14.3942 242.209 423.008 679.656 679.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 0.000256 1024 140 2010 64768 4.5999 3.41811 153.297 104.882 266.3 266.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 920 0.000512 2048 90 2865 35360 3.48979 182.348 104.874 290.754 290.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1290 0.000512 1024 110 630 36800 1.66941 20.2553 52.4699 74.4382 74.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1090 0.001024 512 390 300 13312 0.615808 0.370688 2.66035 13.2198 16.9647 17.0572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1870 0.000128 1024 470 1425 137280 11.1312 6.85875 236.321 209.785 464.23 464.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1990 0.001024 512 500 1125 17200 0.369984 0.362432 9.05501 22.9653 32.825 32.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 3.2e-05 2048 90 1635 529280 102.847 56.0908 2192.46 1676.52 4028.08 4028.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 6.4e-05 4096 220 5445 284240 46.5201 55.7015 6626.66 1677.02 8405.98 8406.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1860 0.000256 512 100 300 76080 1.45827 1.75923 10.4283 101.584 115.301 115.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1870 0.000128 2048 120 885 151640 14.4185 245.457 428.047 687.969 688.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 0.000256 1024 140 2010 64800 4.61965 3.4281 155.227 106.616 269.993 270.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 920 0.000512 2048 90 2865 35320 3.47526 184.889 104.857 293.265 293.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 0.000512 1024 110 630 36800 1.66723 20.5533 52.5237 74.786 74.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1090 0.001024 512 390 300 13120 0.616096 0.366848 2.38211 13.165 16.6333 16.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1870 0.000128 1024 470 1425 136704 11.0986 6.85088 233.216 209.331 460.634 460.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1990 0.001024 512 500 1125 17184 0.36752 0.362496 9.0248 22.9512 32.7786 32.8503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 3.2e-05 2048 90 1635 529152 102.695 56.1603 2174.49 1674.89 4008.4 4008.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 6.4e-05 4096 220 5445 284256 46.3076 55.6544 6598.19 1676.02 8376.25 8376.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1860 0.000256 512 100 300 76032 1.45242 1.88531 10.506 101.541 115.457 115.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1870 0.000128 2048 120 885 151632 14.4077 243.626 419.105 677.18 677.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 0.000256 1024 140 2010 64704 4.59805 3.4127 153.609 104.75 266.468 266.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 920 0.000512 2048 90 2865 35328 3.49238 183.544 104.841 291.924 291.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000512 1024 110 630 36768 1.66614 20.4287 52.4523 74.5885 74.6435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1090 0.001024 512 390 300 13248 0.613824 0.361856 2.35216 13.183 16.6084 16.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1870 0.000128 1024 470 1425 136640 11.1508 6.8553 238.908 209.436 466.499 466.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1990 0.001024 512 500 1125 17136 0.36864 0.362496 9.25322 22.7659 32.8223 32.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 3.2e-05 2048 90 1635 529536 102.839 56.193 2233.98 1676.01 4069.2 4069.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 6.4e-05 4096 220 5445 284144 46.4364 55.7137 6726.72 1676.73 8505.68 8505.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1860 0.000256 512 100 300 76048 1.45843 1.884 10.7211 101.585 115.721 115.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1870 0.000128 2048 120 885 151648 14.3976 249.76 419.418 683.62 683.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 0.000256 1024 140 2010 64736 4.61661 3.41808 157.829 107.944 273.908 274.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 920 0.000512 2048 90 2865 35336 3.49206 188.189 104.93 296.657 296.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000512 1024 110 630 36792 1.66707 21.0631 52.5225 75.2955 75.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.001024 512 390 300 12992 0.613888 0.36208 2.3145 13.1145 16.5031 16.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1870 0.000128 1024 470 1425 137216 11.0961 6.84496 243.063 209.845 470.988 471.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1990 0.001024 512 500 1125 17280 0.3704 0.362848 9.15706 21.6813 31.6417 31.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 3.2e-05 2048 90 1635 529408 102.467 55.9944 2288.38 1675.39 4122.4 4122.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 6.4e-05 4096 220 5445 284160 46.289 55.6086 6828.14 1676.37 8606.48 8606.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1860 0.000256 512 100 300 75904 1.44851 1.79549 11.0247 101.488 115.826 115.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1870 0.000128 2048 120 885 151616 14.4404 255.705 419.095 689.283 689.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.000256 1024 140 2010 64512 4.59469 3.40931 156.768 104.588 269.458 269.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 920 0.000512 2048 90 2865 35328 3.49184 182.817 104.866 291.219 291.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000512 1024 110 630 36736 1.66278 21.4224 54.5776 77.7068 77.7646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.001024 512 390 300 13312 0.617888 0.367936 2.4391 13.2397 16.763 16.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1870 0.000128 1024 470 1425 137088 11.1216 6.85869 278.244 209.793 506.158 506.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1990 0.001024 512 500 1125 17136 0.370688 0.363104 10.9045 22.5794 34.2927 34.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 3.2e-05 2048 90 1635 528768 102.766 56.1033 2581 1676.3 4416.34 4416.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 6.4e-05 4096 220 5445 284112 46.425 55.7156 7759.25 1677.89 9539.37 9539.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1860 0.000256 512 100 300 76032 1.46262 1.7152 12.5859 100.872 116.708 116.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1870 0.000128 2048 120 885 151632 14.4156 288.209 419.566 722.238 722.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.000256 1024 140 2010 64800 4.61917 3.4263 183.258 105.002 296.409 296.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 920 0.000512 2048 90 2865 35280 3.47699 217.398 104.858 325.777 325.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000512 1024 110 630 36720 1.66707 24.8866 52.4636 79.0618 79.1183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.001024 512 390 300 12960 0.615392 0.365056 2.70285 13.1465 16.9285 17.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1870 0.000128 1024 470 1425 136960 11.1209 6.85533 272.111 209.822 500.046 500.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1990 0.001024 512 500 1125 17120 0.36864 0.360544 10.6518 22.5743 34.0289 34.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 3.2e-05 2048 90 1635 528640 102.467 56.0538 2519.05 1676.49 4354.23 4354.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 6.4e-05 4096 220 5445 284160 46.2868 55.6667 7561.15 1676.67 9339.87 9339.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1860 0.000256 512 100 300 75840 1.45187 1.88454 12.339 101.51 117.259 117.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1870 0.000128 2048 120 885 151600 14.4311 281.87 431.37 727.716 727.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.000256 1024 140 2010 64320 4.58758 3.40749 177.588 104.591 290.273 290.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 920 0.000512 2048 90 2865 35280 3.4841 212.122 104.85 320.5 320.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000512 1024 110 630 36720 1.66115 24.2507 52.4575 78.4133 78.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.001024 512 390 300 12800 0.610304 0.36208 2.61635 13.0836 16.7716 16.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1870 0.000128 1024 470 1425 136704 11.0716 6.84432 289.593 209.362 517.013 517.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1990 0.001024 512 500 1125 17088 0.368032 0.362496 11.3498 22.4316 34.5835 34.6549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 3.2e-05 2048 90 1635 528384 102.17 56.0502 2683 1672.72 4514.12 4514.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 6.4e-05 4096 220 5445 284160 46.1625 55.5868 8041.4 1676.03 9819.27 9819.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1860 0.000256 512 100 300 75840 1.44806 1.88269 13.1995 101.5 118.105 118.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1870 0.000128 2048 120 885 151584 14.3992 300.075 419.105 733.623 733.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.000256 1024 140 2010 64512 4.59264 3.41082 189.604 104.802 302.509 302.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 920 0.000512 2048 90 2865 35232 3.4816 224.819 104.692 333.038 333.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000512 1024 110 630 36672 1.66512 25.8476 52.3787 79.9353 79.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.001024 512 390 300 13056 0.610112 0.360768 2.82342 13.0877 16.9814 17.0702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1870 0.000128 1024 470 1425 136800 11.1505 6.85917 287.137 209.699 514.98 515.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1990 0.001024 512 500 1125 17200 0.370688 0.362496 11.3591 21.4009 33.5613 33.6325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 3.2e-05 2048 90 1635 528000 102.729 56.0885 2656.55 1675.36 4490.9 4491.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 6.4e-05 4096 220 5445 284200 46.4753 55.734 7987.22 1678.45 9767.97 9768.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1860 0.000256 512 100 300 76000 1.45757 1.71421 13.0783 100.277 116.599 116.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1870 0.000128 2048 120 885 151600 14.4221 298.12 427.283 739.869 739.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.000256 1024 140 2010 64400 4.6383 3.42016 188.181 104.967 301.307 301.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 920 0.000512 2048 90 2865 35200 3.47136 224.127 104.72 332.361 332.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000512 1024 110 630 36700 1.66381 25.7742 52.4718 79.9534 80.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.001024 512 390 300 12800 0.613728 0.360448 2.7776 13.1023 16.9536 17.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1870 0.000128 1024 470 1425 136192 11.1292 6.84864 287.636 209.563 515.312 515.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1990 0.001024 512 500 1125 17024 0.366592 0.362048 11.2656 21.3132 33.3792 33.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 3.2e-05 2048 90 1635 528640 102.338 56.0408 2685.38 1674.18 4518.1 4518.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 6.4e-05 4096 220 5445 284032 46.2492 55.661 8058.83 1677.46 9838.28 9838.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1860 0.000256 512 100 300 75936 1.44928 1.70992 13.2404 101.402 117.87 117.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1870 0.000128 2048 120 885 151536 14.3893 300.825 419.422 734.68 734.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.000256 1024 140 2010 64512 4.60323 3.4177 189.412 104.919 302.453 302.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 920 0.000512 2048 90 2865 35280 3.48778 225.448 104.95 333.931 333.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000512 1024 110 630 36736 1.66861 25.877 52.5311 80.1205 80.1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.001024 512 390 300 12992 0.612896 0.360448 2.83389 13.1497 17.0576 17.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1870 0.000128 1024 470 1425 136320 11.0876 6.85501 281.959 208.917 508.959 509.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1990 0.001024 512 500 1125 16800 0.368672 0.360448 10.9515 22.2666 34.0186 34.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 3.2e-05 2048 90 1635 528000 102.762 56.0654 2634.25 1674.27 4467.52 4467.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 6.4e-05 4096 220 5445 283920 46.4011 55.7097 7954.84 1675.67 9732.71 9732.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1860 0.000256 512 100 300 75840 1.45882 1.7097 12.9292 100.447 116.62 116.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1870 0.000128 2048 120 885 151560 14.4026 296.061 419.162 729.671 729.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.000256 1024 140 2010 64320 4.60458 3.4128 186.372 104.589 299.082 299.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 920 0.000512 2048 90 2865 35160 3.46838 221.95 104.585 330.048 330.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000512 1024 110 630 36720 1.67117 25.4345 52.4841 79.6325 79.6877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.001024 512 390 300 12960 0.615712 0.360448 2.73014 13.1071 16.9088 17.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1870 0.000128 1024 470 1425 136192 11.0763 6.84595 270.019 209.064 497.142 497.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1990 0.001024 512 500 1125 16896 0.365984 0.358688 10.5305 22.3375 33.6651 33.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 3.2e-05 2048 90 1635 528384 102.382 56.0272 2526.89 1675.56 4361.02 4361.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 6.4e-05 4096 220 5445 284160 46.2509 55.6011 7631.59 1676.01 9409.53 9409.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1860 0.000256 512 100 300 75776 1.45053 1.7048 12.4772 100.573 116.279 116.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1870 0.000128 2048 120 885 151552 14.416 282.816 419.139 716.415 716.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.000256 1024 140 2010 64512 4.58954 3.41043 178.502 104.671 291.274 291.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 920 0.000512 2048 90 2865 35200 3.4775 212.928 104.694 321.143 321.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000512 1024 110 630 36608 1.65846 24.3075 52.3363 78.3456 78.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.001024 512 390 300 12800 0.6056 0.354976 2.6423 12.934 16.634 16.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1870 0.000128 1024 470 1425 135168 11.0862 6.83725 315.353 208.661 542.079 542.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1990 0.001024 512 500 1125 16896 0.368032 0.362816 12.4751 22.2676 35.5445 35.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 3.2e-05 2048 90 1635 528384 102.275 55.9421 2945.81 1674.54 4778.74 4778.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 6.4e-05 4096 220 5445 283776 46.243 55.6005 8808.59 1677.23 10587.7 10587.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1860 0.000256 512 100 300 75264 1.44726 1.87773 14.4676 101.355 119.221 119.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1870 0.000128 2048 120 885 151488 14.3853 329.551 419.564 763.546 763.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.000256 1024 140 2010 63744 4.60272 3.40694 205.862 104.51 318.485 318.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 920 0.000512 2048 90 2865 35136 3.4816 247.214 104.796 355.535 355.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000512 1024 110 630 36480 1.65814 28.3507 52.2995 82.3517 82.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.001024 512 390 300 13056 0.611968 0.36064 3.20717 13.1636 17.4427 17.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1870 0.000128 1024 470 1425 136000 11.0751 6.8567 319.128 208.564 545.763 545.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1990 0.001024 512 500 1125 16800 0.36864 0.364544 12.4487 22.2581 35.5128 35.5881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 3.2e-05 2048 90 1635 528000 102.695 56.0793 2942.64 1674.05 4775.64 4775.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 6.4e-05 4096 220 5445 283600 46.3613 55.7003 8924.94 1674.63 10701.7 10701.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1860 0.000256 512 100 300 75600 1.45546 1.70573 14.6084 100.999 118.84 118.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1870 0.000128 2048 120 885 151400 14.4067 328.698 418.951 762.1 762.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.000256 1024 140 2010 64000 4.6105 3.41402 208.083 104.47 320.683 320.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 920 0.000512 2048 90 2865 35000 3.46112 247.522 104.35 355.379 355.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000512 1024 110 630 36600 1.66461 28.5962 52.4224 82.7245 82.7813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.001024 512 390 300 12800 0.61696 0.360448 3.16646 13.1626 17.4057 17.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1870 0.000128 1024 470 1425 135168 11.1664 7.55184 287.114 209.38 515.354 515.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1990 0.001024 512 500 1125 16384 0.36544 0.356512 10.9718 22.2177 33.9848 34.0562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 3.2e-05 2048 90 1635 524288 102.547 55.918 2680.35 1671.51 4510.49 4510.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 6.4e-05 4096 220 5445 283648 46.2228 55.5898 8112.37 1674.92 9889.18 9889.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1860 0.000256 512 100 300 75776 1.44998 1.70538 13.5121 101.105 117.846 117.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1870 0.000128 2048 120 885 151296 14.4118 302.142 419.088 735.687 735.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.000256 1024 140 2010 64512 4.59661 3.4111 190.391 104.91 303.416 303.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 920 0.000512 2048 90 2865 35072 3.47546 226.608 104.769 334.896 334.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000512 1024 110 630 36352 1.64659 25.938 52.2011 79.8288 79.8866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.001024 512 390 300 12288 0.597056 0.350784 2.78374 12.6892 16.5199 16.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1870 0.000128 1024 470 1440 136960 11.1099 6.84963 222.623 209.775 450.505 450.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1990 0.001024 512 500 1120 17280 0.368736 0.362688 8.46592 21.9913 31.2611 31.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 3.2e-05 2048 90 1640 527872 102.624 56.1651 2051.19 1676.54 3886.69 3886.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 6.4e-05 4096 220 5460 284160 46.2111 55.5995 6207.57 1677.27 7986.74 7986.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1860 0.000256 512 100 300 76032 1.45187 1.82762 9.88189 101.584 114.815 114.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1870 0.000128 2048 120 880 151680 14.3919 227.781 419.431 661.649 661.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 840 0.000256 1024 140 2020 64768 4.60813 3.41414 145.635 104.96 258.727 258.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 920 0.000512 2048 90 2860 35360 3.49184 172.079 104.923 280.538 280.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1290 0.000512 1024 110 620 36832 1.66842 18.9322 52.5061 73.1498 73.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1090 0.001024 512 390 300 13184 0.614752 0.362848 2.20544 13.2263 16.5106 16.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1870 0.000128 1024 470 1440 136960 11.1532 6.85539 250.198 209.632 477.98 478.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1990 0.001024 512 500 1120 17200 0.368768 0.362688 9.58288 22.9029 33.2909 33.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 3.2e-05 2048 90 1640 528000 102.911 56.0927 2306.77 1675.29 4141.23 4141.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 6.4e-05 4096 220 5460 284080 46.4664 55.7037 6966.52 1677.15 8745.94 8746.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1860 0.000256 512 100 300 76000 1.45686 1.83296 11.1616 101.554 116.077 116.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1870 0.000128 2048 120 880 151680 14.3829 257.117 419.125 690.671 690.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 0.000256 1024 140 2020 64800 4.62378 3.42506 164.359 104.895 277.404 277.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 920 0.000512 2048 90 2860 35360 3.49306 194.156 104.871 302.562 302.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000512 1024 110 620 36840 1.66934 21.5237 52.4862 75.724 75.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1090 0.001024 512 390 300 12960 0.618784 0.368128 2.50202 13.1562 16.7464 16.8387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1870 0.000128 1024 470 1440 136704 11.0923 6.85491 232.811 209.302 460.204 460.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1990 0.001024 512 500 1120 17184 0.368992 0.362496 8.92528 23.0422 32.7728 32.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 3.2e-05 2048 90 1640 527616 102.743 56.0227 2150.44 1674.63 3984.02 3984.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 6.4e-05 4096 220 5460 284064 46.3005 55.6641 6484.65 1675.75 8262.46 8262.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1860 0.000256 512 100 300 76032 1.45408 1.88842 10.4664 101.537 115.418 115.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1870 0.000128 2048 120 880 151680 14.3885 239.404 419.2 673.038 673.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 0.000256 1024 140 2020 64704 4.59987 3.41949 152.455 104.731 265.312 265.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 920 0.000512 2048 90 2860 35328 3.48022 180.92 104.806 289.254 289.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000512 1024 110 620 36816 1.66707 20.0496 52.4621 74.2229 74.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.001024 512 390 300 13056 0.61328 0.36448 2.2103 13.1826 16.4749 16.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1870 0.000128 1024 470 1440 136640 11.1456 6.8529 236.754 209.266 464.161 464.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1990 0.001024 512 500 1120 17136 0.368736 0.36208 9.14835 22.7581 32.7108 32.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 3.2e-05 2048 90 1640 527744 102.909 56.3409 2177.33 1674.57 4011.33 4011.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 6.4e-05 4096 220 5460 284032 46.4467 55.7159 6572.53 1675.28 8350.05 8350.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1860 0.000256 512 100 300 76048 1.45955 1.7504 10.7308 105.911 119.923 119.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1870 0.000128 2048 120 880 151648 14.389 242.323 419.017 675.775 675.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.000256 1024 140 2020 64512 4.62019 3.4216 154.552 104.721 267.417 267.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 920 0.000512 2048 90 2860 35336 3.49392 183.698 104.823 292.06 292.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000512 1024 110 620 36792 1.668 20.5414 52.5212 74.7769 74.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.001024 512 390 300 12992 0.612736 0.360384 2.30301 13.1009 16.4763 16.5693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1870 0.000128 1024 470 1440 136704 11.138 6.85021 235.576 209.852 463.557 463.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1990 0.001024 512 500 1120 17280 0.370688 0.364 8.84646 21.8363 31.4877 31.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 3.2e-05 2048 90 1640 527360 102.714 55.9999 2210.58 1676.89 4046.36 4046.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 6.4e-05 4096 220 5460 284032 46.2543 55.5995 6622.5 1677.04 8401.49 8401.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1860 0.000256 512 100 300 75904 1.45203 1.80838 10.7991 101.527 115.658 115.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1870 0.000128 2048 120 880 151616 14.3823 246.659 419.42 680.508 680.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.000256 1024 140 2020 64512 4.59424 3.40582 152.198 104.678 264.983 265.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 920 0.000512 2048 90 2860 35328 3.48829 175.457 104.946 283.939 283.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000512 1024 110 620 36800 1.66867 20.5332 52.5107 74.7556 74.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.001024 512 390 300 13056 0.616512 0.36288 2.29507 13.2492 16.6246 16.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1870 0.000128 1024 470 1440 136512 11.1516 6.86618 294.597 209.786 522.542 522.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1990 0.001024 512 500 1120 17136 0.372416 0.364096 11.4598 22.6166 34.8851 34.9616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 3.2e-05 2048 90 1640 527616 102.732 56.15 2706.18 1676.29 4541.53 4541.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 6.4e-05 4096 220 5460 283968 46.3964 55.7495 8135.97 1677.23 9915.43 9915.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1860 0.000256 512 100 300 76032 1.45898 1.72477 13.4549 101.598 118.31 118.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1870 0.000128 2048 120 880 151632 14.4636 300.657 419.52 734.686 734.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.000256 1024 140 2020 64800 4.6168 3.42458 193.007 104.994 306.147 306.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 920 0.000512 2048 90 2860 35280 3.47757 227.5 104.843 335.865 335.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000512 1024 110 620 36792 1.66854 25.8009 52.513 80.0256 80.0829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.001024 512 390 300 12960 0.617248 0.36224 2.83251 13.1473 17.0552 17.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1870 0.000128 1024 470 1440 135936 11.0887 6.84877 205.068 209.067 432.21 432.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1990 0.001024 512 500 1120 16992 0.367072 0.363648 8.0488 22.5935 31.4458 31.5172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 3.2e-05 2048 90 1640 527616 102.535 56.0435 1880.84 1676.14 3715.73 3715.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1440 6.4e-05 4096 220 5460 283680 46.2336 55.6629 5638.49 1677.14 7417.61 7417.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1860 0.000256 512 100 300 75744 1.4545 1.70618 9.38586 98.0739 110.693 110.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1870 0.000128 2048 120 880 151488 14.3832 209.299 419.146 642.874 642.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.000256 1024 140 2020 64512 4.59315 3.41258 134.321 104.685 247.116 247.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 920 0.000512 2048 90 2860 35136 3.47136 157.992 104.63 266.138 266.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000512 1024 110 620 36720 1.67184 18.047 52.5005 72.2622 72.3211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.001024 512 390 300 12672 0.610848 0.358304 2.03555 13.0068 16.111 16.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1870 0.000128 1024 470 1440 136960 11.1038 6.86003 283.329 209.88 511.311 511.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1990 0.001024 512 500 1120 17120 0.369376 0.360448 10.978 22.5944 34.3749 34.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 3.2e-05 2048 90 1640 527360 102.648 56.1466 2614.14 1675.4 4448.51 4448.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 6.4e-05 4096 220 5460 284000 46.2458 55.6713 7885.95 1675.59 9663.54 9663.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1860 0.000256 512 100 300 75840 1.45235 1.70746 12.8724 100.688 116.791 116.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1870 0.000128 2048 120 880 151600 14.3849 290.494 419.059 723.983 724.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.000256 1024 140 2020 64320 4.58957 3.41197 184.965 104.625 297.694 297.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 920 0.000512 2048 90 2860 35280 3.47168 219.174 104.761 327.452 327.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000512 1024 110 620 36800 1.66832 24.8686 52.4841 79.0638 79.1224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.001024 512 390 300 12800 0.61472 0.360832 2.70704 13.0775 16.8602 16.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1870 0.000128 1024 470 1440 135680 11.0044 6.83578 197.147 208.083 423.205 423.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1990 0.001024 512 500 1120 16960 0.36768 0.360544 7.75578 21.367 29.9229 29.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 3.2e-05 2048 90 1640 527360 102.368 55.9695 1822.55 1675.64 3656.7 3656.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 6.4e-05 4096 220 5460 283840 46.1466 55.5865 5488 1676.18 7265.99 7266.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1860 0.000256 512 100 300 75520 1.45008 1.70221 9.09814 98.1283 110.451 110.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1870 0.000128 2048 120 880 151520 14.3776 203.272 419.031 636.723 636.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.000256 1024 140 2020 64000 4.57082 3.396 128.936 104.2 241.205 241.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 920 0.000512 2048 90 2860 35200 3.47539 153.084 104.762 261.367 261.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000512 1024 110 620 36640 1.66502 17.3995 52.3777 71.4842 71.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.001024 512 390 300 12800 0.617472 0.36176 1.97059 13.132 16.1804 16.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1870 0.000128 1024 470 1440 136704 11.0713 6.84442 265.173 209.334 492.56 492.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1990 0.001024 512 500 1120 17088 0.368576 0.360448 10.2145 22.6425 33.6579 33.7315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 3.2e-05 2048 90 1640 526848 102.368 55.9202 2441.3 1672.66 4272.41 4272.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 6.4e-05 4096 220 5460 283968 46.1698 55.5868 7408.2 1675.79 9185.82 9185.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1860 0.000256 512 100 300 75840 1.44794 1.70442 12.0238 100.063 115.313 115.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1870 0.000128 2048 120 880 151584 14.4284 272.301 424.022 710.798 710.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.000256 1024 140 2020 64512 4.59488 3.41066 174.078 104.782 286.968 287.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 920 0.000512 2048 90 2860 35232 3.47955 205.4 104.662 313.586 313.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000512 1024 110 620 36768 1.66992 23.2052 60.3663 85.2858 85.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.001024 512 390 300 12672 0.612512 0.361088 2.52144 13.0834 16.6772 16.7682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1870 0.000128 1024 470 1440 135168 11.094 6.83878 188.59 208.499 415.16 415.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1990 0.001024 512 500 1120 16896 0.368096 0.359552 7.35824 21.4359 29.5895 29.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 3.2e-05 2048 90 1640 525312 102.643 55.9253 1738.84 1673.24 3570.82 3570.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1440 6.4e-05 4096 220 5460 283776 46.2336 55.5852 5265.94 1675.79 7043.64 7043.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1860 0.000256 512 100 300 75264 1.44912 1.70189 8.64742 99.0338 110.902 110.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1870 0.000128 2048 120 880 151488 14.3762 194.85 419.106 628.378 628.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.000256 1024 140 2020 63744 4.59347 3.40378 123.364 104.431 235.893 235.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 920 0.000512 2048 90 2860 35136 3.47958 146.284 104.692 254.499 254.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000512 1024 110 620 36672 1.67155 16.6935 52.4711 70.8783 70.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.001024 512 390 300 12288 0.62128 0.361024 1.86717 13.1524 16.1023 16.1963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1870 0.000128 1024 470 1440 136800 11.1508 6.8617 277.33 209.49 504.971 505.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1990 0.001024 512 500 1120 17200 0.370176 0.362656 10.8242 22.612 34.2417 34.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 3.2e-05 2048 90 1640 526400 103.041 56.2083 2545.78 1673.7 4378.89 4379.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 6.4e-05 4096 220 5460 284000 46.4644 55.7421 7686.83 1676.09 9465.22 9465.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1860 0.000256 512 100 300 75800 1.46134 1.71363 12.6239 100.81 116.681 116.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1870 0.000128 2048 120 880 151600 14.4206 284.402 419.086 717.955 718.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.000256 1024 140 2020 64400 4.64061 3.42016 180.9 104.864 293.927 294.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 920 0.000512 2048 90 2860 35300 3.49571 214.718 104.875 323.133 323.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000512 1024 110 620 36700 1.66458 24.3036 52.372 78.3842 78.4384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.001024 512 390 300 12800 0.6144 0.360448 2.64966 13.0923 16.816 16.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1870 0.000128 1024 470 1440 136000 11.086 6.85802 195.078 208.761 421.926 422.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1990 0.001024 512 500 1120 16800 0.368832 0.362752 7.57488 22.5014 30.8765 30.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 3.2e-05 2048 90 1640 524800 103.112 56.0743 1789.28 1675.63 3624.27 3624.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 6.4e-05 4096 220 5460 283600 46.379 55.7074 5387.99 1676.14 7166.29 7166.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1860 0.000256 512 100 300 75200 1.45744 1.70915 8.88544 101.087 113.206 113.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1870 0.000128 2048 120 880 151400 14.3885 200.164 423.453 638.048 638.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.000256 1024 140 2020 64000 4.60973 3.41635 126.948 104.567 239.641 239.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 920 0.000512 2048 90 2860 35200 3.49366 151.111 104.975 259.624 259.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000512 1024 110 620 36600 1.67117 17.1673 52.4298 71.3136 71.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.001024 512 390 300 12800 0.61888 0.364064 1.99069 13.1687 16.2441 16.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1870 0.000128 1024 470 1440 136192 11.1201 6.8497 353.619 209.583 581.311 581.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1990 0.001024 512 500 1120 17024 0.36432 0.359168 13.7585 21.4712 36.0248 36.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 3.2e-05 2048 90 1640 526848 102.494 56.1861 3246.76 1674.34 5079.95 5080.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 6.4e-05 4096 220 5460 283808 46.2512 55.6678 9743.6 1677.12 11522.7 11522.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1860 0.000256 512 100 300 75936 1.45174 1.71075 16.1259 101.394 120.754 120.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1870 0.000128 2048 120 880 151536 14.3864 360.733 423.999 799.166 799.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.000256 1024 140 2020 64512 4.5984 3.41507 230.322 104.92 343.356 343.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 920 0.000512 2048 90 2860 35280 3.49405 272.824 104.948 381.313 381.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000512 1024 110 620 36736 1.66723 30.9311 52.49 85.1299 85.1886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.001024 512 390 300 12992 0.610688 0.361056 3.45818 13.1512 17.6791 17.7705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1870 0.000128 1024 470 1440 136192 11.1169 6.84646 230.129 209.567 457.798 457.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1990 0.001024 512 500 1120 17024 0.369888 0.362496 9.17344 22.662 32.6353 32.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 3.2e-05 2048 90 1640 526848 102.292 55.9108 2122.96 1673.31 3954.64 3954.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1440 6.4e-05 4096 220 5460 283584 46.1517 55.5924 6443.63 1677 8222.46 8222.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1860 0.000256 512 100 300 75264 1.44438 1.70106 10.6755 100.107 114.001 114.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1870 0.000128 2048 120 880 151424 14.4121 237.496 421.386 673.339 673.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.000256 1024 140 2020 63616 4.54643 3.38291 149.455 103.782 261.267 261.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 920 0.000512 2048 90 2860 35168 3.49133 178.924 104.865 287.324 287.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000512 1024 110 620 36512 1.65818 20.2976 52.2954 74.2944 74.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.001024 512 390 300 12544 0.606656 0.361984 2.30704 12.9204 16.2951 16.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1870 0.000128 1024 470 1440 136320 11.0627 6.85859 338.396 209.035 565.487 565.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1990 0.001024 512 500 1120 16800 0.367936 0.360064 13.0863 21.3565 35.2395 35.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 3.2e-05 2048 90 1640 526080 102.897 56.107 3106.47 1675.23 4940.87 4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 6.4e-05 4096 220 5460 283920 46.3735 55.7007 9389.78 1676.72 11168.7 11168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1860 0.000256 512 100 300 75840 1.45754 1.71171 15.519 101.372 120.131 120.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1870 0.000128 2048 120 880 151560 14.4036 347.144 419.326 780.916 780.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.000256 1024 140 2020 64320 4.60416 3.41402 220.168 104.65 332.934 333.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 920 0.000512 2048 90 2860 35280 3.48774 262.089 104.95 370.572 370.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000512 1024 110 620 36720 1.67094 29.682 52.4661 83.863 83.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.001024 512 390 300 12480 0.616544 0.361184 3.16419 13.1111 17.3494 17.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1870 0.000128 1024 470 1440 136320 11.0883 6.86013 229.558 209.221 456.86 456.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1990 0.001024 512 500 1120 16800 0.368288 0.362752 8.93328 22.5899 32.3269 32.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 3.2e-05 2048 90 1640 522240 102.779 55.9677 2088.99 1670.39 3918.3 3918.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 6.4e-05 4096 220 5460 283680 46.2346 55.6512 6349.23 1676.89 8128.09 8128.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1860 0.000256 512 100 300 75360 1.45094 1.71213 10.5289 101.218 114.983 115.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1870 0.000128 2048 120 880 151440 14.377 234.886 419.374 668.681 668.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.000256 1024 140 2020 64320 4.60294 3.41606 149.432 104.824 262.375 262.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 920 0.000512 2048 90 2860 35040 3.46726 176.671 104.637 284.822 284.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000512 1024 110 620 36480 1.65562 20.1114 52.3123 74.122 74.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.001024 512 390 300 12480 0.619904 0.362496 2.17638 13.1968 16.4579 16.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1870 0.000128 1024 470 1440 136192 11.0897 6.84954 326.891 209.246 554.21 554.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1990 0.001024 512 500 1120 16896 0.364704 0.358816 12.7203 22.4512 35.9679 36.0407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 3.2e-05 2048 90 1640 526336 102.617 56.1459 3018.9 1676.95 4854.77 4854.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1440 6.4e-05 4096 220 5460 283904 46.2213 55.5848 9167.07 1677.36 10946.3 10946.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1860 0.000256 512 100 300 75776 1.45168 1.88019 15.2698 101.484 120.157 120.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1870 0.000128 2048 120 880 151552 14.4855 337.473 419.512 771.524 771.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.000256 1024 140 2020 64512 4.58768 3.40787 214.484 104.853 327.433 327.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 920 0.000512 2048 90 2860 35200 3.47987 254.194 104.762 362.482 362.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000512 1024 110 620 36736 1.66739 28.7939 52.5079 83.0113 83.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.001024 512 390 300 12288 0.613408 0.355808 3.11078 12.9488 17.1275 17.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1870 0.000128 1024 470 1440 135168 11.1637 6.84954 219.402 209.392 446.946 447.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1990 0.001024 512 500 1120 16384 0.364768 0.3584 8.32371 22.4827 31.6001 31.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 3.2e-05 2048 90 1640 524288 102.483 55.842 2020.68 1671.61 3850.79 3850.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1440 6.4e-05 4096 220 5460 283136 46.2463 55.5827 6123.53 1675.74 7901.19 7901.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1860 0.000256 512 100 300 75776 1.45286 1.70774 10.2609 101.151 114.649 114.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1870 0.000128 2048 120 880 151296 14.3827 226.15 418.928 659.507 659.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.000256 1024 140 2020 64512 4.60845 3.4137 144.363 104.923 257.41 257.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 920 0.000512 2048 90 2860 35072 3.47862 170.377 104.754 278.654 278.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000512 1024 110 620 36608 1.67117 19.4786 52.5024 73.6941 73.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.001024 512 390 300 11264 0.607392 0.351456 1.92938 12.69 15.676 15.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1870 0.000128 1024 470 1440 135168 11.0944 6.83418 283.117 208.496 509.682 509.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1990 0.001024 512 500 1120 16896 0.367456 0.360512 11.0379 22.4296 34.2642 34.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 3.2e-05 2048 90 1640 525312 102.623 56.0595 2638.32 1673.22 4470.4 4470.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1440 6.4e-05 4096 220 5460 283776 46.226 55.5952 8013.89 1676.58 9792.38 9792.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1860 0.000256 512 100 300 75264 1.4489 1.71011 13.126 101.316 117.673 117.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1870 0.000128 2048 120 880 151488 14.4142 294.681 419.222 728.365 728.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.000256 1024 140 2020 63744 4.59802 3.40582 184.214 104.427 296.745 296.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 920 0.000512 2048 90 2860 35136 3.47789 221.945 104.694 330.17 330.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000512 1024 110 620 36672 1.66902 25.171 52.4682 79.352 79.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.001024 512 390 300 12288 0.622016 0.360448 2.74963 13.1556 16.9826 17.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1870 0.000128 1024 470 1440 132096 11.0691 6.89997 195.959 206.832 420.904 421.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1990 0.001024 512 500 1120 16128 0.3592 0.350784 7.40602 20.8684 29.0553 29.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 3.2e-05 2048 90 1640 522240 102.197 55.7636 1839.48 1666.65 3664.26 3664.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1440 6.4e-05 4096 220 5460 283392 46.2067 55.5909 5565.34 1675.9 7343.12 7343.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1860 0.000256 512 100 300 75264 1.4503 1.87622 9.33101 101.479 114.209 114.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1870 0.000128 2048 120 880 151296 14.3967 206.684 419.317 640.443 640.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.000256 1024 140 2020 62976 4.56019 3.37149 129.212 103.722 240.967 241.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 920 0.000512 2048 90 2860 34944 3.47824 154.933 104.771 263.224 263.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000512 1024 110 620 36480 1.66739 17.7894 52.5077 72.0068 72.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.001024 512 390 300 10752 0.615776 0.354304 1.95139 12.7764 15.7955 15.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1870 0.000128 1024 470 1440 136000 11.0853 6.85466 298.903 208.55 525.539 525.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1990 0.001024 512 500 1120 16800 0.370688 0.362496 11.5749 21.3599 33.7431 33.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 3.2e-05 2048 90 1640 524800 103.111 56.0828 2715.66 1673.92 4548.94 4549.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 6.4e-05 4096 220 5460 283600 46.3796 55.6937 8224.46 1675.02 10001.6 10001.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1860 0.000256 512 100 300 75200 1.45408 1.88355 13.5019 101.335 118.248 118.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1870 0.000128 2048 120 880 151400 14.3852 302.688 418.837 735.955 736.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.000256 1024 140 2020 64000 4.61325 3.41238 193.749 104.458 306.331 306.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 920 0.000512 2048 90 2860 35200 3.48966 230.692 105.304 339.531 339.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000512 1024 110 620 36600 1.66435 26.1622 52.371 80.2381 80.2941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.001024 512 390 300 12800 0.617536 0.362432 2.94758 13.1558 17.1815 17.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1870 0.000128 1024 470 1440 134400 10.95 6.83827 212.471 206.647 437.043 437.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1990 0.001024 512 500 1120 16000 0.360736 0.35248 7.75594 20.8384 29.3812 29.4543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 3.2e-05 2048 90 1640 518400 103.013 55.7855 1906.78 1665.7 3731.44 3731.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 6.4e-05 4096 220 5460 283200 46.247 55.6745 5943.34 1675.33 7720.68 7720.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1860 0.000256 512 100 300 75200 1.45389 1.78893 9.66346 101.466 114.445 114.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1870 0.000128 2048 120 880 151200 14.3726 214.326 418.744 647.487 647.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 0.000256 1024 140 2020 62400 4.58221 3.37987 136.318 103.648 248.029 248.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 920 0.000512 2048 90 2860 34800 3.46387 163.703 104.323 271.535 271.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000512 1024 110 620 36400 1.66512 18.6696 52.3667 72.747 72.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.001024 512 390 300 11200 0.580736 0.339616 2.10096 12.216 15.3382 15.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1870 0.000128 1024 470 1440 136960 11.0949 6.85443 219.412 211.682 449.182 449.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1990 0.001024 512 500 1128 17280 0.369728 0.360704 8.45568 22.1078 31.3654 31.4413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 3.2e-05 2048 90 1656 527360 102.716 56.0065 2043.02 1691.72 3893.64 3893.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 6.4e-05 4096 220 5448 284288 46.2152 55.5917 6125.52 1692.47 7919.88 7919.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1860 0.000256 512 100 312 75904 1.44877 1.7063 10.2318 101.194 114.653 114.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1870 0.000128 2048 120 888 151648 14.4172 227.241 423.225 664.938 665.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 840 0.000256 1024 140 2016 64640 4.60134 3.41811 143.803 105.911 257.837 257.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 920 0.000512 2048 90 2856 35360 3.49594 170.541 105.864 279.95 280.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1290 0.000512 1024 110 624 36832 1.67037 18.8834 53.0365 73.6314 73.6891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1090 0.001024 512 390 288 12672 0.617568 0.36448 2.06438 13.345 16.489 16.5823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1870 0.000128 1024 470 1440 136960 11.1521 6.8567 232.515 209.636 460.296 460.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1990 0.001024 512 500 1128 17200 0.36912 0.363552 8.95802 22.9195 32.6846 32.7578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 3.2e-05 2048 90 1656 527360 103.011 56.1003 2163.25 1675.3 3997.83 3997.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 6.4e-05 4096 220 5448 284240 46.4678 55.701 6448.24 1675.81 8226.3 8226.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1860 0.000256 512 100 312 75920 1.46275 1.86621 10.8829 101.547 115.831 115.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1870 0.000128 2048 120 888 151640 14.4315 240.404 419.178 674.062 674.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 0.000256 1024 140 2016 64640 4.62525 3.42611 152.286 104.999 265.439 265.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 920 0.000512 2048 90 2856 35360 3.48979 180.481 104.857 288.873 288.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000512 1024 110 624 36840 1.66912 20.1489 52.5093 74.3701 74.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1090 0.001024 512 390 288 12480 0.622912 0.366592 2.21898 13.1553 16.4662 16.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1870 0.000128 1024 470 1440 136704 11.0837 6.85274 229.645 209.496 457.214 457.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1990 0.001024 512 500 1128 17184 0.36864 0.36192 8.9703 22.8841 32.6564 32.7307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 3.2e-05 2048 90 1656 526848 102.795 56.1074 2129.41 1676.24 3964.72 3964.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 6.4e-05 4096 220 5448 284160 46.3004 55.6624 6349.02 1677.98 8129.04 8129.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1860 0.000256 512 100 312 75840 1.45248 1.70598 10.8153 100.419 114.463 114.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1870 0.000128 2048 120 888 151632 14.3788 237.08 419.543 671.045 671.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 0.000256 1024 140 2016 64512 4.6039 3.41197 149.964 104.831 262.912 263.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 920 0.000512 2048 90 2856 35328 3.4751 178.016 104.892 286.427 286.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000512 1024 110 624 36816 1.66707 20.0993 52.5304 74.3404 74.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.001024 512 390 288 12480 0.619968 0.364544 2.07178 13.1992 16.3525 16.4405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1870 0.000128 1024 470 1440 136704 11.0715 6.84646 148.377 209.353 375.785 375.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1990 0.001024 512 500 1128 17088 0.37008 0.373536 5.88739 21.9642 28.6736 28.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 3.2e-05 2048 90 1656 525312 102.678 55.9157 1370.22 1672.63 3201.62 3201.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 6.4e-05 4096 220 5448 284160 46.1493 55.5848 4101.23 1675.97 5879.01 5879.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1860 0.000256 512 100 312 75648 1.44794 1.8391 7.06512 101.505 111.93 112.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1870 0.000128 2048 120 888 151584 14.3933 153.235 419.042 586.714 586.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 0.000256 1024 140 2016 64512 4.5991 3.41197 96.9305 107.264 212.309 212.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 920 0.000512 2048 90 2856 35232 3.47555 114.179 104.658 222.358 222.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000512 1024 110 624 36768 1.66867 13.0758 52.478 67.266 67.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1090 0.001024 512 390 288 12288 0.617664 0.36128 1.53034 13.0866 15.695 15.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1870 0.000128 1024 470 1440 136640 11.1137 6.85869 263.189 209.508 490.802 490.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1990 0.001024 512 500 1128 17136 0.369184 0.361056 10.3789 22.6313 33.8126 33.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 3.2e-05 2048 90 1656 526848 102.886 56.0905 2450.93 1676.59 4286.66 4286.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 6.4e-05 4096 220 5448 284144 46.3978 55.6997 7374.21 1678 9154.38 9154.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1860 0.000256 512 100 312 75936 1.46064 1.7351 12.6512 101.593 117.513 117.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1870 0.000128 2048 120 888 151592 14.383 276.174 423.191 713.792 713.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.000256 1024 140 2016 64512 4.61274 3.41811 173.151 104.842 286.128 286.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 920 0.000512 2048 90 2856 35336 3.49165 205.323 104.931 313.791 313.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000512 1024 110 624 36792 1.66707 23.2802 61.038 86.0303 86.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.001024 512 390 288 12320 0.620096 0.360448 2.4064 13.1216 16.6091 16.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1870 0.000128 1024 470 1440 136192 11.1244 6.85232 167.115 209.59 394.817 394.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1990 0.001024 512 500 1128 17024 0.366592 0.360608 6.61885 22.6079 30.0261 30.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 3.2e-05 2048 90 1656 525056 102.806 56.0042 1551.44 1674.36 3384.78 3384.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 6.4e-05 4096 220 5448 284032 46.2308 55.6566 4632.57 1677.05 6411.59 6411.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1860 0.000256 512 100 312 75712 1.45203 1.70595 8.08669 101.072 112.392 112.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1870 0.000128 2048 120 888 151536 14.3863 173.299 422.845 610.573 610.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 0.000256 1024 140 2016 64512 4.60432 3.41373 109.946 104.929 222.995 223.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 920 0.000512 2048 90 2856 35280 3.48736 129.706 104.935 238.173 238.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000512 1024 110 624 36736 1.66502 14.8325 52.5079 69.0487 69.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.001024 512 390 288 12096 0.622272 0.36224 1.58093 13.155 15.817 15.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1870 0.000128 1024 470 1440 136704 11.125 6.84653 251.615 209.67 479.397 479.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1990 0.001024 512 500 1128 17280 0.36896 0.364544 9.63434 22.7204 33.1601 33.2311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 3.2e-05 2048 90 1656 527360 102.533 56.0128 2393.42 1675.39 4227.52 4227.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 6.4e-05 4096 220 5448 284160 46.2552 55.595 7074.37 1675.73 8852.05 8852.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1860 0.000256 512 100 312 75776 1.44842 1.8208 12.2782 101.479 117.101 117.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1870 0.000128 2048 120 888 151616 14.3928 266.783 419.192 700.413 700.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.000256 1024 140 2016 64256 4.59725 3.40579 162.508 104.584 275.195 275.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 920 0.000512 2048 90 2856 35328 3.48739 188.417 104.837 296.788 296.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000512 1024 110 624 36800 1.66902 22.4584 52.4813 76.6524 76.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.001024 512 390 288 12544 0.6216 0.366368 2.3239 13.2406 16.6537 16.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1870 0.000128 1024 470 1440 136192 11.0778 7.27494 166.068 209.065 393.622 393.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1990 0.001024 512 500 1128 16896 0.367232 0.36144 6.24941 22.5196 29.5714 29.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 3.2e-05 2048 90 1656 526336 102.605 56.1008 1580.15 1675.52 3414.55 3414.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1440 6.4e-05 4096 220 5448 284160 46.2112 55.5889 4634.26 1675.84 6411.98 6412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1860 0.000256 512 100 312 75520 1.44858 1.7047 8.2767 100.084 111.588 111.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1870 0.000128 2048 120 888 151552 14.3925 177.301 419.291 611.027 611.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 0.000256 1024 140 2016 64000 4.59776 3.40771 106.323 104.68 219.107 219.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 920 0.000512 2048 90 2856 35200 3.47232 120.324 104.657 228.497 228.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000512 1024 110 624 36736 1.66736 14.785 52.482 68.9777 69.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.001024 512 390 288 11776 0.616832 0.355616 1.57456 12.9362 15.5812 15.6713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1870 0.000128 1024 470 1440 136512 11.1478 6.85962 280.973 209.766 508.883 508.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1990 0.001024 512 500 1128 17136 0.370528 0.36304 11.0099 22.6208 34.4388 34.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 3.2e-05 2048 90 1656 526464 102.904 56.1213 2608.32 1676.11 4443.62 4443.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 6.4e-05 4096 220 5448 284112 46.3755 55.7138 7807.06 1677.05 9586.3 9586.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1860 0.000256 512 100 312 75888 1.45744 1.81658 13.4634 101.597 118.407 118.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1870 0.000128 2048 120 888 151560 14.3688 290.499 431.339 736.25 736.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.000256 1024 140 2016 64512 4.62368 3.42784 184.112 104.98 297.246 297.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 920 0.000512 2048 90 2856 35280 3.47462 217.385 104.816 325.721 325.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000512 1024 110 624 36792 1.66864 24.982 52.5235 79.2164 79.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.001024 512 390 288 12384 0.620672 0.364032 2.56989 13.1467 16.802 16.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1870 0.000128 1024 470 1440 135936 11.0786 6.85056 196.591 208.951 423.61 423.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1990 0.001024 512 500 1128 16992 0.367808 0.360736 7.7759 22.5961 31.1727 31.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 3.2e-05 2048 90 1656 525312 102.825 56.1091 1822.24 1675.15 3656.49 3656.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1440 6.4e-05 4096 220 5448 283968 46.2234 55.6605 5458.14 1675.51 7235.61 7235.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1860 0.000256 512 100 312 75456 1.44957 1.70598 9.39629 99.87 112.492 112.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1870 0.000128 2048 120 888 151488 14.3749 204.091 421.836 640.346 640.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.000256 1024 140 2016 63936 4.60634 3.4096 128.768 104.623 241.506 241.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 920 0.000512 2048 90 2856 35136 3.46938 152.483 104.55 260.548 260.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000512 1024 110 624 36720 1.66752 17.494 53.5265 72.7338 72.7904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.001024 512 390 288 12096 0.612352 0.358048 1.83248 12.9904 15.894 15.9813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1870 0.000128 1024 470 1440 136960 11.1082 6.85875 266.739 209.72 494.562 494.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1990 0.001024 512 500 1128 17120 0.36928 0.360608 10.3862 22.6441 33.8295 33.9006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 3.2e-05 2048 90 1656 527360 102.584 56.037 2486.43 1675.66 4320.87 4321.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 6.4e-05 4096 220 5448 284160 46.2838 55.6832 7442.56 1676.59 9221.2 9221.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1860 0.000256 512 100 312 75680 1.45677 1.88086 12.736 101.477 117.62 117.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1870 0.000128 2048 120 888 151600 14.42 276.392 419.247 710.105 710.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.000256 1024 140 2016 64320 4.58582 3.40608 174.351 104.66 287.104 287.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 920 0.000512 2048 90 2856 35280 3.48013 206.729 104.765 315.019 315.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000512 1024 110 624 36800 1.6719 23.5868 52.5067 77.8095 77.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.001024 512 390 288 12160 0.621152 0.360448 2.41574 13.0769 16.5747 16.6621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1870 0.000128 1024 470 1440 135680 11.0062 6.83542 191.084 208.258 417.319 417.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1990 0.001024 512 500 1128 16960 0.366592 0.362496 7.50922 22.4403 30.7512 30.8259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 3.2e-05 2048 90 1656 527360 102.352 56.1336 1780.77 1677.04 3616.46 3616.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 6.4e-05 4096 220 5448 284160 46.1517 55.5908 5293.46 1678.09 7073.38 7073.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1860 0.000256 512 100 312 75520 1.44666 1.7039 9.17622 101.048 113.449 113.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1870 0.000128 2048 120 888 151520 14.3933 198.619 424.267 637.327 637.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.000256 1024 140 2016 64000 4.56909 3.3936 125.016 104.288 237.366 237.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 920 0.000512 2048 90 2856 35200 3.47904 147.954 104.843 256.318 256.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000512 1024 110 624 36640 1.66298 16.9103 52.4388 71.0547 71.1121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.001024 512 390 288 12160 0.622432 0.36064 1.8487 13.1385 16.0707 16.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1870 0.000128 1024 470 1440 136704 11.0803 6.84646 345.273 209.367 572.705 572.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1990 0.001024 512 500 1128 17088 0.36864 0.362496 13.4338 21.5348 35.7722 35.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 3.2e-05 2048 90 1656 525312 102.533 55.9543 3170.46 1672.75 5001.86 5002.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 6.4e-05 4096 220 5448 284160 46.1489 55.579 9418.47 1676.35 11196.6 11196.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1860 0.000256 512 100 312 75648 1.44794 1.70403 16.2448 101.088 120.558 120.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1870 0.000128 2048 120 888 151584 14.4135 353.639 423.891 791.99 792.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.000256 1024 140 2016 64512 4.59706 3.41194 223.847 104.803 336.76 336.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 920 0.000512 2048 90 2856 35232 3.47955 263.844 104.671 372.038 372.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000512 1024 110 624 36768 1.6673 30.2151 52.4854 84.4106 84.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.001024 512 390 288 12288 0.615072 0.361888 3.04048 13.0867 17.2019 17.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1870 0.000128 1024 470 1440 135168 11.1017 6.84224 217.363 208.658 444.105 444.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1990 0.001024 512 500 1128 16896 0.368512 0.36096 8.71014 22.4922 32.002 32.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 3.2e-05 2048 90 1656 525312 102.639 55.9195 2035.34 1674.54 3868.59 3868.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1440 6.4e-05 4096 220 5448 283776 46.2148 55.5971 6129.23 1677.69 7908.81 7908.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1860 0.000256 512 100 312 75264 1.44637 1.85571 10.6259 101.354 115.353 115.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1870 0.000128 2048 120 888 151488 14.3847 228.145 419.461 662.035 662.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.000256 1024 140 2016 63744 4.5968 3.40582 142.849 104.522 255.475 255.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 920 0.000512 2048 90 2856 35136 3.46909 168.804 104.761 277.078 277.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000512 1024 110 624 36672 1.67501 19.5156 52.5296 73.764 73.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.001024 512 390 288 12288 0.621568 0.364544 2.02144 13.1639 16.2666 16.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1870 0.000128 1024 470 1440 136800 11.1644 6.8576 338.217 209.678 566.052 566.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1990 0.001024 512 500 1128 17200 0.372064 0.362496 13.4039 22.6042 36.8116 36.8866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 3.2e-05 2048 90 1656 526400 102.965 56.1307 3121.73 1675.17 4956.15 4956.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 6.4e-05 4096 220 5448 284200 46.4699 55.7453 9315.34 1677.67 11095.3 11095.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1860 0.000256 512 100 312 75800 1.46218 1.77258 16.1331 101.579 121.015 121.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1870 0.000128 2048 120 888 151600 14.393 348.347 419.556 782.341 782.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.000256 1024 140 2016 64400 4.63626 3.42176 220.011 104.958 333.13 333.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 920 0.000512 2048 90 2856 35300 3.4935 260.551 104.946 369.035 369.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000512 1024 110 624 36700 1.66467 29.6889 52.4452 83.8422 83.8987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.001024 512 390 288 12400 0.620288 0.361664 3.04499 13.0998 17.2237 17.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1870 0.000128 1024 470 1440 136000 11.0775 6.85648 228.023 208.56 454.655 454.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1990 0.001024 512 500 1128 16800 0.369664 0.362528 8.96016 21.4269 31.1909 31.2648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 3.2e-05 2048 90 1656 524800 103.122 56.1213 2110.12 1674.02 3943.54 3943.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 6.4e-05 4096 220 5448 283600 46.3669 55.7307 6300.88 1674.52 8077.58 8077.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1860 0.000256 512 100 312 75200 1.45168 1.7072 10.8695 100.764 114.862 114.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1870 0.000128 2048 120 888 151400 14.3913 236.109 418.915 669.46 669.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.000256 1024 140 2016 64000 4.6103 3.4153 148.364 104.465 260.954 261.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 920 0.000512 2048 90 2856 35200 3.48979 176.487 104.856 284.877 284.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000512 1024 110 624 36600 1.66093 20.1856 52.3957 74.2852 74.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.001024 512 390 288 12000 0.6264 0.362496 2.04416 13.1551 16.283 16.3738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1870 0.000128 1024 470 1440 136192 11.1369 7.0897 329.235 209.412 557.01 557.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1990 0.001024 512 500 1128 17024 0.368224 0.360896 12.9622 22.5132 36.2745 36.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 3.2e-05 2048 90 1656 525056 102.752 56.077 3064.67 1673 4896.66 4896.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 6.4e-05 4096 220 5448 284032 46.248 55.6515 9149.45 1675.77 10927.2 10927.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1860 0.000256 512 100 312 75712 1.45213 1.70774 15.7249 101.033 119.992 120.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1870 0.000128 2048 120 888 151536 14.4138 342.444 419.11 776.013 776.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.000256 1024 140 2016 64512 4.60595 3.41197 215.793 104.834 328.751 328.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 920 0.000512 2048 90 2856 35280 3.4887 255.909 107.005 366.447 366.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000512 1024 110 624 36736 1.66618 29.1727 52.4632 83.3439 83.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.001024 512 390 288 12096 0.624224 0.360352 3.03491 13.1434 17.2613 17.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1870 0.000128 1024 470 1440 136192 11.1265 6.85821 218.824 209.534 446.481 446.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1990 0.001024 512 500 1128 17024 0.370688 0.364128 8.62253 22.6507 32.0804 32.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 3.2e-05 2048 90 1656 523264 102.839 56.0189 2013.66 1673.05 3845.74 3845.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1440 6.4e-05 4096 220 5448 284032 46.1537 55.598 6024.78 1676.73 7803.35 7803.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1860 0.000256 512 100 312 75264 1.44384 1.704 10.4702 99.8215 113.513 113.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1870 0.000128 2048 120 888 151424 14.4398 225.933 419.064 659.483 659.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.000256 1024 140 2016 63616 4.55139 3.38154 141.285 103.765 253.09 253.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 920 0.000512 2048 90 2856 35168 3.4967 168.634 104.835 277.011 277.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000512 1024 110 624 36512 1.66112 19.3083 52.3084 73.3223 73.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.001024 512 390 288 11648 0.615744 0.356736 1.97334 12.9159 15.9637 16.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1870 0.000128 1024 470 1440 136320 11.0768 6.8567 321.595 209.055 548.721 548.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1990 0.001024 512 500 1128 16800 0.36864 0.360448 12.4461 22.4114 35.6567 35.7321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 3.2e-05 2048 90 1656 526080 102.9 56.2074 2967.68 1675.38 4802.33 4802.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 6.4e-05 4096 220 5448 283920 46.3898 55.7027 8817.68 1677.95 10597.8 10597.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1860 0.000256 512 100 312 75840 1.46022 1.71213 15.3483 101.419 120.012 120.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1870 0.000128 2048 120 888 151560 14.4241 330.92 419.624 765.014 765.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.000256 1024 140 2016 64320 4.60621 3.41418 209.386 104.764 322.27 322.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 920 0.000512 2048 90 2856 35280 3.49478 247.124 104.946 355.61 355.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000512 1024 110 624 36720 1.66534 28.3283 52.4902 82.5277 82.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.001024 512 390 288 12000 0.621056 0.361152 2.79917 13.1144 16.9945 17.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1870 0.000128 1024 470 1440 136320 11.0725 6.85466 208.594 209.049 435.71 435.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1990 0.001024 512 500 1128 16800 0.368608 0.363808 8.18634 22.5773 31.5649 31.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 3.2e-05 2048 90 1656 522240 102.752 55.9819 1901.36 1669 3729.26 3729.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 6.4e-05 4096 220 5448 283680 46.2279 55.662 5678.59 1675.42 7455.98 7456.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1860 0.000256 512 100 312 75360 1.45024 1.7095 10.0516 100.906 114.191 114.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1870 0.000128 2048 120 888 151440 14.3875 213.239 419.08 646.75 646.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.000256 1024 140 2016 64320 4.60342 3.41402 135.634 104.731 248.485 248.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 920 0.000512 2048 90 2856 35040 3.46912 158.706 104.54 266.759 266.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000512 1024 110 624 36480 1.65536 18.3358 52.2945 72.3285 72.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.001024 512 390 288 11520 0.630176 0.360704 1.90045 13.1785 16.169 16.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1870 0.000128 1024 470 1440 136192 11.0774 6.84752 307.232 209.095 534.385 534.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1990 0.001024 512 500 1128 16896 0.366592 0.359008 11.9347 22.4425 35.1747 35.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 3.2e-05 2048 90 1656 526336 102.607 55.9965 2842.13 1675.79 4676.68 4676.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1440 6.4e-05 4096 220 5448 284160 46.2575 55.5941 8441.99 1676.11 10220 10220.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1860 0.000256 512 100 312 75520 1.44906 1.78675 14.6161 101.445 119.369 119.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1870 0.000128 2048 120 888 151552 14.3947 316.518 419.331 750.287 750.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.000256 1024 140 2016 64000 4.60394 3.41491 198.773 104.684 311.58 311.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 920 0.000512 2048 90 2856 35200 3.47616 236.182 106.752 346.455 346.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000512 1024 110 624 36736 1.67034 27.0499 52.4894 81.2532 81.3105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.001024 512 390 288 11776 0.616992 0.355872 2.72266 12.9442 16.7399 16.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1870 0.000128 1024 470 1440 135168 11.1858 6.84442 204.468 209.241 431.885 432.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1990 0.001024 512 500 1128 16384 0.366144 0.359072 7.99872 22.4735 31.272 31.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 3.2e-05 2048 90 1656 524288 102.573 55.9004 1908.88 1670.43 3737.95 3738.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1440 6.4e-05 4096 220 5448 283648 46.2174 55.6139 5737.34 1674.53 7513.79 7513.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1860 0.000256 512 100 312 75264 1.44998 1.70598 10.0382 99.785 113.053 113.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1870 0.000128 2048 120 888 151296 14.3933 214.38 418.797 647.615 647.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.000256 1024 140 2016 63488 4.61395 3.41347 133.951 104.843 246.922 247.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 920 0.000512 2048 90 2856 35072 3.47773 159.505 104.667 267.693 267.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000512 1024 110 624 36608 1.66912 18.2993 52.4835 72.4958 72.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.001024 512 390 288 11264 0.60928 0.35088 1.83539 12.6816 15.5743 15.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1870 0.000128 1024 470 1425 136704 11.1075 6.85024 245.819 209.624 473.538 473.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1990 0.001024 512 500 1125 17216 0.372736 0.361856 9.59779 22.7965 33.2012 33.2761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 3.2e-05 2048 90 1650 528384 102.426 56.1048 2306.12 1675.5 4140.31 4140.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 6.4e-05 4096 220 5450 284288 46.2254 55.593 6910.61 1677.49 8690 8690.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1860 0.000256 512 100 300 75968 1.45395 1.72237 11.334 101.546 116.127 116.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1870 0.000128 2048 120 900 151584 14.3898 260.741 419.064 694.239 694.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 840 0.000256 1024 140 2025 64640 4.6025 3.41834 164.094 104.883 277.101 277.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 920 0.000512 2048 90 2875 35328 3.47939 194.152 104.815 302.492 302.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1290 0.000512 1024 110 625 36832 1.67117 21.5862 52.4902 75.7899 75.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1090 0.001024 512 390 300 13312 0.614304 0.36272 2.51562 13.216 16.8077 16.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1870 0.000128 1024 470 1425 136640 11.1856 6.89651 221.713 209.668 449.601 449.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1990 0.001024 512 500 1125 17200 0.369344 0.362528 8.61206 22.782 32.1971 32.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 3.2e-05 2048 90 1650 528640 102.888 56.1926 2075.02 1675.58 3909.85 3909.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 6.4e-05 4096 220 5450 284240 46.4606 55.7117 6202.15 1677.37 7981.77 7981.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1860 0.000256 512 100 300 76000 1.45818 1.71027 10.0355 100.496 113.772 113.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1870 0.000128 2048 120 900 151560 14.3892 234.353 419.156 667.944 668.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 0.000256 1024 140 2025 64640 4.63523 3.42624 147.003 104.913 260.083 260.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 920 0.000512 2048 90 2875 35320 3.48752 174.397 104.835 282.763 282.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000512 1024 110 625 36800 1.66707 19.3733 52.4652 73.5498 73.6055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1090 0.001024 512 390 300 13280 0.613792 0.3624 2.236 13.1577 16.4685 16.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1870 0.000128 1024 470 1425 136320 11.1529 6.85613 143.161 209.86 371.17 371.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1990 0.001024 512 500 1125 17120 0.369568 0.362496 5.70022 22.7752 29.2786 29.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 3.2e-05 2048 90 1650 528640 102.638 56.1026 1340.26 1676.81 3175.98 3176.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 6.4e-05 4096 220 5450 284160 46.2787 55.6722 3998.21 1676.99 5777.24 5777.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1860 0.000256 512 100 300 75840 1.45203 1.70726 6.62176 100.977 110.83 110.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1870 0.000128 2048 120 900 151520 14.4021 151.276 419.453 585.174 585.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 840 0.000256 1024 140 2025 64320 4.58794 3.40982 94.7803 104.606 207.487 207.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 920 0.000512 2048 90 2875 35280 3.47443 112.63 104.903 221.051 221.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1290 0.000512 1024 110 625 36720 1.66493 12.7234 52.4439 66.877 66.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1090 0.001024 512 390 300 13120 0.61184 0.360736 1.57418 13.0872 15.7355 15.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1870 0.000128 1024 470 1425 136320 11.1261 6.85062 234.929 209.492 462.538 462.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1990 0.001024 512 500 1125 17184 0.366624 0.363744 9.24816 22.6547 32.7036 32.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 3.2e-05 2048 90 1650 528384 102.608 56.0443 2204.18 1676.24 4039.24 4039.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 6.4e-05 4096 220 5450 284160 46.2827 55.6432 6611.26 1677.35 8390.61 8390.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1860 0.000256 512 100 300 75936 1.45242 1.79274 10.7728 101.582 115.674 115.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1870 0.000128 2048 120 900 151584 14.4159 249.942 419.564 683.967 684.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 0.000256 1024 140 2025 64512 4.60186 3.4159 156.189 104.833 269.144 269.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 920 0.000512 2048 90 2875 35328 3.49578 185.016 104.958 293.513 293.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000512 1024 110 625 36816 1.6687 20.7565 52.537 75.0047 75.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.001024 512 390 300 13248 0.613984 0.36304 2.3617 13.1986 16.6361 16.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1870 0.000128 1024 470 1425 135936 11.1276 6.84442 151.799 209.396 379.308 379.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1990 0.001024 512 500 1125 17088 0.369088 0.36352 6.03558 13.2076 20.0467 20.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 3.2e-05 2048 90 1650 526848 102.394 55.9308 1420.62 1672.98 3252.08 3252.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 6.4e-05 4096 220 5450 284160 46.1651 55.5848 4281.18 1676.29 6059.29 6059.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1860 0.000256 512 100 300 75840 1.4496 1.70803 7.06598 100.721 111.016 111.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1870 0.000128 2048 120 900 151488 14.4156 161.745 419.048 595.255 595.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 0.000256 1024 140 2025 64512 4.60173 3.40992 101.596 104.815 214.522 214.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 920 0.000512 2048 90 2875 35232 3.47766 119.933 104.745 228.201 228.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000512 1024 110 625 36768 1.66938 13.5553 52.4936 67.7611 67.8174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1090 0.001024 512 390 300 13056 0.6104 0.360224 1.65376 13.0882 15.812 15.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1870 0.000128 1024 470 1425 136640 11.1162 6.8583 251.85 209.345 479.306 479.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1990 0.001024 512 500 1125 17136 0.368736 0.36256 10.0166 22.4414 33.2624 33.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 3.2e-05 2048 90 1650 527744 102.724 56.1233 2367.83 1675.27 4202.11 4202.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 6.4e-05 4096 220 5450 284144 46.4159 55.7064 7086.77 1676 8864.98 8865.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1860 0.000256 512 100 300 75936 1.45782 1.72608 11.756 101.556 116.567 116.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1870 0.000128 2048 120 900 151536 14.41 265.779 419.183 699.417 699.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.000256 1024 140 2025 64512 4.61824 3.41859 166.66 104.76 279.561 279.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 920 0.000512 2048 90 2875 35280 3.47581 198.838 104.765 307.122 307.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000512 1024 110 625 36792 1.66669 22.3519 52.4794 76.5415 76.5975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.001024 512 390 300 12992 0.613888 0.361216 2.49907 13.1033 16.6766 16.7728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1870 0.000128 1024 470 1425 136192 11.1259 6.85478 159.501 209.538 387.164 387.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1990 0.001024 512 500 1125 17024 0.366592 0.36224 6.35702 13.135 20.2928 20.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 3.2e-05 2048 90 1650 526848 102.519 56.0046 1488.37 1673.99 3321.05 3321.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 6.4e-05 4096 220 5450 284032 46.2501 55.6625 4463.97 1676.66 6242.63 6242.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1860 0.000256 512 100 300 75712 1.4521 1.80954 7.53046 101.551 112.416 112.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1870 0.000128 2048 120 900 151424 14.3902 168.961 419.213 602.609 602.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 0.000256 1024 140 2025 64512 4.60698 3.41229 106.206 104.896 219.224 219.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 920 0.000512 2048 90 2875 35168 3.4728 125.144 104.684 233.345 233.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000512 1024 110 625 36736 1.66371 14.282 52.5028 68.4917 68.5525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.001024 512 390 300 12992 0.6144 0.361184 1.6512 13.1521 15.8777 15.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1870 0.000128 1024 470 1425 136704 11.1156 6.84227 262.174 209.664 489.929 490.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1990 0.001024 512 500 1125 17152 0.368992 0.361952 9.98269 22.5063 33.2934 33.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 3.2e-05 2048 90 1650 528384 102.422 56.0315 2459.55 1675.5 4293.68 4293.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 6.4e-05 4096 220 5450 284160 46.2209 55.5924 7309.2 1675.51 9086.6 9086.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1860 0.000256 512 100 300 75776 1.44794 1.73056 12.1487 101.474 116.876 116.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1870 0.000128 2048 120 900 151552 14.3749 278.349 423.516 716.287 716.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.000256 1024 140 2025 64256 4.59533 3.40598 171.014 104.584 283.701 283.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 920 0.000512 2048 90 2875 35264 3.47936 199.362 104.732 307.616 307.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000512 1024 110 625 36800 1.66784 23.455 52.4849 77.6504 77.7071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.001024 512 390 300 13312 0.618304 0.363488 2.67008 13.2392 16.9884 17.0782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1870 0.000128 1024 470 1425 136192 11.0916 6.84195 171.001 209.103 398.208 398.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1990 0.001024 512 500 1125 16896 0.366816 0.360736 6.47325 22.3446 29.6173 29.6919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 3.2e-05 2048 90 1650 528384 102.337 56.1023 1631.34 1675.81 3465.75 3465.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1440 6.4e-05 4096 220 5450 284160 46.2033 55.5974 4812.96 1676.14 6590.98 6591.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1860 0.000256 512 100 300 75520 1.45018 1.70426 8.26979 101.211 112.71 112.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1870 0.000128 2048 120 900 151424 14.3929 185.384 432.076 631.898 631.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 0.000256 1024 140 2025 64000 4.60621 3.40982 110.793 104.685 223.596 223.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 920 0.000512 2048 90 2875 35200 3.47955 126.058 104.75 234.333 234.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000512 1024 110 625 36736 1.66784 15.5372 52.4945 69.741 69.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.001024 512 390 300 12800 0.606688 0.358016 1.77376 12.9395 15.7792 15.8706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1870 0.000128 1024 470 1425 136512 11.1552 6.8608 278.776 209.766 506.695 506.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1990 0.001024 512 500 1125 17136 0.372736 0.360448 10.9887 22.4678 34.261 34.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 3.2e-05 2048 90 1650 527616 102.807 56.2557 2594.28 1676.11 4429.62 4429.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 6.4e-05 4096 220 5450 284112 46.392 55.7214 7829.79 1677.05 9609.04 9609.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1860 0.000256 512 100 300 75888 1.45725 1.88979 12.87 101.599 117.888 117.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1870 0.000128 2048 120 900 151560 14.3916 293.854 419.54 727.829 727.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.000256 1024 140 2025 64512 4.62672 3.42835 185.748 104.981 298.884 298.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 920 0.000512 2048 90 2875 35280 3.47933 219.208 104.884 327.614 327.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000512 1024 110 625 36792 1.67117 24.9712 52.5377 79.2238 79.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.001024 512 390 300 12960 0.615392 0.365152 2.68909 13.1458 16.9133 17.0064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1870 0.000128 1024 470 1425 135936 11.1014 6.8537 200.494 209.091 427.691 427.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1990 0.001024 512 500 1125 16992 0.371584 0.363008 8.00365 22.4434 31.2549 31.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 3.2e-05 2048 90 1650 527616 102.521 56.0707 1860.96 1676.31 3696.02 3696.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1440 6.4e-05 4096 220 5450 283968 46.2168 55.6591 5587.41 1676.66 7366.04 7366.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1860 0.000256 512 100 300 75456 1.45085 1.70598 9.2617 99.9497 112.442 112.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1870 0.000128 2048 120 900 151488 14.3831 211.318 419.513 645.259 645.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.000256 1024 140 2025 63936 4.60822 3.41363 132.263 104.698 245.087 245.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 920 0.000512 2048 90 2875 35136 3.47357 157.085 104.686 265.289 265.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000512 1024 110 625 36720 1.66934 17.92 52.5292 72.1628 72.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.001024 512 390 300 12672 0.608352 0.358112 1.98358 13.001 16.05 16.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1870 0.000128 1024 470 1425 136320 11.1419 6.85683 270.515 209.69 498.343 498.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1990 0.001024 512 500 1125 17120 0.367488 0.361504 10.6614 23.5028 34.9636 35.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 3.2e-05 2048 90 1650 528640 102.409 56.0825 2530.98 1675.42 4365.06 4365.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 6.4e-05 4096 220 5450 284160 46.2516 55.6741 7573.89 1676.47 9352.37 9352.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1860 0.000256 512 100 300 75840 1.45123 1.70685 12.6416 100.445 116.314 116.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1870 0.000128 2048 120 900 151520 14.5058 285.89 419.021 719.463 719.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.000256 1024 140 2025 64320 4.5913 3.40886 179.155 104.518 291.782 291.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 920 0.000512 2048 90 2875 35280 3.48003 212.697 104.813 321.036 321.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000512 1024 110 625 36720 1.66586 24.0951 52.4011 78.2063 78.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.001024 512 390 300 13120 0.60912 0.359168 2.63386 13.081 16.7879 16.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1870 0.000128 1024 470 1425 134400 11.0983 6.82672 188.48 208.034 414.577 414.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1990 0.001024 512 500 1125 16960 0.367648 0.360512 7.54688 22.2545 30.6011 30.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 3.2e-05 2048 90 1650 527360 102.363 55.9783 1778.71 1675.29 3612.5 3612.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 6.4e-05 4096 220 5450 284160 46.174 55.5889 5304.28 1676.39 7082.51 7082.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1860 0.000256 512 100 300 75520 1.44995 1.86778 8.90669 101.405 113.703 113.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1870 0.000128 2048 120 900 151360 14.3831 201.782 418.712 634.924 634.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.000256 1024 140 2025 64000 4.57107 3.39558 125.778 104.174 238.016 238.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 920 0.000512 2048 90 2875 35200 3.48131 149.457 104.79 257.773 257.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000512 1024 110 625 36640 1.66502 17.0783 52.3882 71.1726 71.2283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.001024 512 390 300 12800 0.614176 0.362432 1.96979 13.1284 16.172 16.2627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1870 0.000128 1024 470 1425 135936 11.1166 6.84144 330.133 209.516 557.738 557.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1990 0.001024 512 500 1125 17088 0.368416 0.361856 13.1431 22.4459 36.387 36.4629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 3.2e-05 2048 90 1650 526848 102.297 55.9227 3073.16 1673.9 4905.44 4905.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 6.4e-05 4096 220 5450 284160 46.1644 55.581 9207.24 1677.32 10986.4 10986.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1860 0.000256 512 100 300 75840 1.45165 1.88566 15.4719 101.543 120.421 120.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1870 0.000128 2048 120 900 151488 14.3814 348.276 419.414 782.118 782.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.000256 1024 140 2025 64512 4.5999 3.40861 218.836 104.874 331.829 331.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 920 0.000512 2048 90 2875 35232 3.47936 258.165 104.805 366.494 366.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000512 1024 110 625 36768 1.66829 29.4584 52.5199 83.692 83.7484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.001024 512 390 300 13056 0.60992 0.359776 3.25187 13.1041 17.4189 17.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1870 0.000128 1024 470 1425 135168 11.1 6.84659 219.73 208.64 446.455 446.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1990 0.001024 512 500 1125 16896 0.367072 0.362496 8.78806 22.3357 31.9207 31.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 3.2e-05 2048 90 1650 525312 102.675 55.9519 2058.85 1674.36 3892 3892.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1440 6.4e-05 4096 220 5450 283776 46.2209 55.6207 6190.74 1677.62 7970.28 7970.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1860 0.000256 512 100 300 75264 1.44675 1.7015 10.2745 98.8384 112.335 112.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1870 0.000128 2048 120 900 151296 14.377 234.619 419.128 668.17 668.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.000256 1024 140 2025 63744 4.59594 3.40182 145.534 104.496 258.129 258.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 920 0.000512 2048 90 2875 35136 3.47834 173.328 104.815 281.666 281.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000512 1024 110 625 36672 1.66915 19.8226 52.5279 74.0667 74.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.001024 512 390 300 13056 0.61664 0.362496 2.1889 13.163 16.4296 16.5192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1870 0.000128 1024 470 1425 136000 11.1974 6.85875 329.06 209.495 556.748 556.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1990 0.001024 512 500 1125 17200 0.370976 0.364384 13.296 22.4454 36.5486 36.6227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 3.2e-05 2048 90 1650 528000 102.708 56.0861 3082.86 1673.74 4915.57 4915.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 6.4e-05 4096 220 5450 284200 46.496 55.7461 9272.78 1677.17 11052.3 11052.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1860 0.000256 512 100 300 75800 1.45952 1.88762 15.5505 101.536 120.505 120.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1870 0.000128 2048 120 900 151500 14.3968 349.265 419.155 782.861 782.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.000256 1024 140 2025 64400 4.62906 3.41811 218.299 104.869 331.313 331.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 920 0.000512 2048 90 2875 35200 3.47344 258.769 104.65 366.936 366.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000512 1024 110 625 36700 1.66912 29.4175 52.3995 83.5283 83.5841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.001024 512 390 300 12800 0.617632 0.362496 3.22752 13.0871 17.3932 17.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1870 0.000128 1024 470 1425 134400 11.1923 6.85875 219.375 208.56 446.13 446.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1990 0.001024 512 500 1125 16800 0.36864 0.364128 8.77795 22.3355 31.9189 31.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 3.2e-05 2048 90 1650 528000 102.669 56.0976 2067.62 1674.02 3900.57 3900.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 6.4e-05 4096 220 5450 283600 46.3749 55.6941 6189.64 1674.53 7966.32 7966.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1860 0.000256 512 100 300 75200 1.45427 1.70432 10.2999 97.6503 111.182 111.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1870 0.000128 2048 120 900 151400 14.3913 233.598 419.093 667.127 667.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.000256 1024 140 2025 64000 4.60714 3.41197 145.634 104.465 258.221 258.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 920 0.000512 2048 90 2875 35000 3.46522 172.448 104.386 280.343 280.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000512 1024 110 625 36600 1.66467 19.7995 52.4002 73.9081 73.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.001024 512 390 300 12800 0.618496 0.362496 2.22694 13.1563 16.4642 16.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1870 0.000128 1024 470 1425 136192 11.1226 6.8441 319.839 209.388 547.331 547.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1990 0.001024 512 500 1125 17024 0.366592 0.359008 12.6914 21.3044 34.7914 34.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 3.2e-05 2048 90 1650 526848 102.52 55.9839 2990.13 1672.76 4821.56 4821.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 6.4e-05 4096 220 5450 284032 46.2445 55.6564 8913.91 1676.52 10692.4 10692.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1860 0.000256 512 100 300 75712 1.45171 1.70803 14.9638 99.3097 117.506 117.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1870 0.000128 2048 120 900 151424 14.3727 338.473 422.131 775.022 775.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.000256 1024 140 2025 64512 4.59814 3.41238 213.279 104.829 326.218 326.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 920 0.000512 2048 90 2875 35168 3.47341 250.551 104.597 358.665 358.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000512 1024 110 625 36736 1.66374 28.588 52.4696 82.7635 82.8201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.001024 512 390 300 12992 0.612352 0.361472 3.20662 13.1424 17.4216 17.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1870 0.000128 1024 470 1425 136192 11.1324 6.84326 211.719 209.716 439.548 439.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1990 0.001024 512 500 1125 17024 0.369664 0.362496 8.39254 22.5155 31.7115 31.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 3.2e-05 2048 90 1650 526848 102.328 56.1305 1957.29 1674.48 3790.39 3790.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1440 6.4e-05 4096 220 5450 284032 46.1638 55.5913 5825.27 1677.45 7604.55 7604.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1860 0.000256 512 100 300 75264 1.44573 1.70253 9.78467 99.9016 112.908 112.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1870 0.000128 2048 120 900 151200 14.3872 221.327 418.984 654.74 654.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.000256 1024 140 2025 63616 4.55139 3.38291 137.574 103.856 249.464 249.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 920 0.000512 2048 90 2875 34944 3.46525 163.323 104.388 271.219 271.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000512 1024 110 625 36512 1.66691 18.6243 52.3569 72.6907 72.7471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.001024 512 390 300 12544 0.606944 0.35696 2.0401 12.9282 16.0315 16.1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1870 0.000128 1024 470 1425 135360 11.1467 6.86019 309.731 209.077 536.957 537.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1990 0.001024 512 500 1125 16800 0.366688 0.360448 12.1959 22.2512 35.2445 35.3202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 3.2e-05 2048 90 1650 528000 102.704 56.085 2896.39 1675.38 4730.73 4730.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 6.4e-05 4096 220 5450 283920 46.3836 55.7101 8617.41 1676.98 10396.6 10396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1860 0.000256 512 100 300 75840 1.45808 1.8903 14.4671 101.599 119.485 119.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1870 0.000128 2048 120 900 151440 14.3854 327.295 419.436 761.161 761.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.000256 1024 140 2025 64320 4.60413 3.42016 205.06 104.672 317.859 317.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 920 0.000512 2048 90 2875 35160 3.47955 242.565 104.704 350.794 350.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000512 1024 110 625 36720 1.6656 27.774 52.5015 81.9855 82.0429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.001024 512 390 300 12960 0.6144 0.362016 3.19248 13.1164 17.3822 17.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1870 0.000128 1024 470 1425 134400 11.2024 6.8544 203.454 209.172 430.817 430.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1990 0.001024 512 500 1125 16800 0.366592 0.36384 8.21594 22.4501 31.4682 31.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 3.2e-05 2048 90 1650 526080 102.314 55.9048 1918.41 1670.07 3746.87 3747.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 6.4e-05 4096 220 5450 283680 46.2448 55.6965 5748.8 1675.84 7526.66 7526.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1860 0.000256 512 100 300 75360 1.44998 1.70781 9.71162 100.971 113.914 113.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1870 0.000128 2048 120 900 151200 14.422 218.537 418.93 651.933 651.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.000256 1024 140 2025 64320 4.60112 3.41782 137.378 104.798 250.295 250.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 920 0.000512 2048 90 2875 35040 3.47779 161.155 104.667 269.343 269.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000512 1024 110 625 36480 1.65926 18.3644 52.3227 72.3902 72.4459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.001024 512 390 300 12480 0.625984 0.364288 2.13123 13.1932 16.4119 16.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1870 0.000128 1024 470 1425 136192 11.079 6.84701 297.868 209.063 524.995 525.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1990 0.001024 512 500 1125 16896 0.366976 0.361504 11.689 21.2357 33.7255 33.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 3.2e-05 2048 90 1650 528384 102.344 56.0451 2768.65 1675.52 4602.73 4602.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1440 6.4e-05 4096 220 5450 284160 46.2336 55.5967 8273.43 1676.56 10051.9 10052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1860 0.000256 512 100 300 75520 1.45152 1.88211 13.8923 101.443 118.74 118.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1870 0.000128 2048 120 900 151424 14.4302 312.741 421.035 748.25 748.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.000256 1024 140 2025 64000 4.6081 3.40797 194.873 104.809 307.798 307.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 920 0.000512 2048 90 2875 35200 3.47987 232.022 104.727 340.275 340.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000512 1024 110 625 36736 1.66864 26.4475 52.4837 80.6416 80.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.001024 512 390 300 12800 0.60464 0.356352 2.94618 12.9376 16.9426 17.0371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1870 0.000128 1024 470 1425 135168 11.1807 6.84646 206.965 209.455 434.581 434.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1990 0.001024 512 500 1125 16384 0.364032 0.3584 8.09421 21.2344 30.1229 30.1957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 3.2e-05 2048 90 1650 524288 102.532 55.9841 1948.03 1671.58 3778.28 3778.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1440 6.4e-05 4096 220 5450 283648 46.2213 55.6044 5906.06 1675.63 7683.6 7683.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1860 0.000256 512 100 300 75264 1.45194 1.70598 9.86032 99.8655 112.953 113.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1870 0.000128 2048 120 900 151296 14.3791 222.197 419.271 655.89 655.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.000256 1024 140 2025 63488 4.61654 3.41197 137.075 104.914 250.117 250.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 920 0.000512 2048 90 2875 35072 3.47648 164.665 104.807 272.991 273.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000512 1024 110 625 36608 1.66912 18.7516 52.5209 72.9852 73.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.001024 512 390 300 12288 0.597088 0.349696 2.132 12.69 15.8704 15.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1870 0.000128 1024 470 1440 136960 11.1014 6.84826 218.114 209.624 445.826 445.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1990 0.001024 512 500 1120 17216 0.369856 0.364896 8.37638 22.9943 32.1753 32.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 3.2e-05 2048 90 1664 527360 102.64 56.1444 2029.76 1675.29 3863.99 3864.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1440 6.4e-05 4096 220 5472 284224 46.2045 55.6032 6062.14 1676.04 7840.06 7840.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1860 0.000256 512 100 320 75840 1.45382 1.88256 10.6652 101.549 115.626 115.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1870 0.000128 2048 120 896 151616 14.4223 227.465 419.219 661.151 661.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 840 0.000256 1024 140 2016 64768 4.59184 3.41402 142.837 104.884 255.831 255.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 920 0.000512 2048 90 2880 35328 3.49133 170.022 104.837 278.395 278.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1290 0.000512 1024 110 640 36768 1.66995 19.303 52.4738 73.4912 73.5496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1090 0.001024 512 390 288 12672 0.621632 0.364096 2.07728 13.2148 16.38 16.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1870 0.000128 1024 470 1440 136704 11.1207 6.8463 140.628 209.669 368.394 368.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1990 0.001024 512 500 1120 17152 0.370976 0.36624 5.52099 23.011 29.3377 29.4115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 3.2e-05 2048 90 1664 527360 102.691 56.0109 1306.85 1675.39 3141.11 3141.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1440 6.4e-05 4096 220 5472 284032 46.2597 55.6037 3897.24 1675.52 5674.7 5674.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1860 0.000256 512 100 320 75648 1.45245 1.70394 6.93958 100.193 110.362 110.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1870 0.000128 2048 120 896 151552 14.4005 146.665 419.084 580.194 580.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 840 0.000256 1024 140 2016 64512 4.59507 3.40387 92.0378 104.586 204.724 204.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 920 0.000512 2048 90 2880 35264 3.47341 109.401 104.747 217.666 217.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1290 0.000512 1024 110 640 36736 1.66656 12.6629 52.4696 66.8422 66.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1090 0.001024 512 390 288 12544 0.621568 0.36432 3.29485 13.2375 17.6194 17.7075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1870 0.000128 1024 470 1440 136960 11.1524 6.85626 222.965 209.834 450.947 451.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1990 0.001024 512 500 1120 17200 0.368896 0.362432 8.63654 24.0342 33.4732 33.5461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 3.2e-05 2048 90 1664 527360 102.96 56.1355 2071.88 1676.91 3908.06 3908.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1440 6.4e-05 4096 220 5472 284160 46.4484 55.714 6206.32 1677.41 7985.98 7986.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1860 0.000256 512 100 320 75840 1.45782 1.84765 10.8149 101.597 115.787 115.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1870 0.000128 2048 120 896 151600 14.3893 232.553 421.739 668.728 668.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 0.000256 1024 140 2016 64800 4.61933 3.4304 146.91 104.996 260.061 260.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 920 0.000512 2048 90 2880 35320 3.48589 174.135 104.929 282.594 282.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000512 1024 110 640 36760 1.66598 19.8508 52.5235 74.0814 74.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1090 0.001024 512 390 288 12480 0.619072 0.36432 2.09603 13.1745 16.3544 16.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1870 0.000128 1024 470 1440 136960 11.1204 6.85651 143.036 209.838 370.987 371.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1990 0.001024 512 500 1120 17120 0.369824 0.361952 5.66822 22.7662 29.2355 29.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 3.2e-05 2048 90 1664 527360 102.697 56.0435 1336.08 1676.65 3171.63 3171.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1440 6.4e-05 4096 220 5472 284000 46.2718 55.6745 3998.33 1677.68 5778.03 5778.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1860 0.000256 512 100 320 75680 1.45312 1.87382 7.08086 101.51 111.99 112.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1870 0.000128 2048 120 896 151520 14.3954 149.23 419.348 583.019 583.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 0.000256 1024 140 2016 64320 4.59075 3.40531 93.5636 104.596 206.257 206.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 920 0.000512 2048 90 2880 35280 3.4832 112.185 104.907 220.62 220.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 0.000512 1024 110 640 36720 1.6671 12.9746 52.5087 67.1943 67.2523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1090 0.001024 512 390 288 12160 0.620448 0.35936 1.5041 13.0852 15.6668 15.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1870 0.000128 1024 470 1440 136704 11.0886 6.85414 240.607 209.273 467.963 468.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1990 0.001024 512 500 1120 17184 0.369856 0.362592 9.50864 22.6866 33 33.0746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 3.2e-05 2048 90 1664 526848 102.774 56.1792 2247.41 1674.44 4080.97 4081.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1440 6.4e-05 4096 220 5472 284160 46.2663 55.679 6717.69 1675.57 8495.29 8495.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1860 0.000256 512 100 320 75744 1.45056 1.8904 11.8229 101.529 116.765 116.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1870 0.000128 2048 120 896 151584 14.3914 251.172 419.087 684.698 684.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 0.000256 1024 140 2016 64512 4.60106 3.41382 156.944 104.723 269.782 269.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 920 0.000512 2048 90 2880 35328 3.49002 188.392 104.859 296.786 296.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000512 1024 110 640 36768 1.67254 21.8234 52.4923 76.0324 76.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.001024 512 390 288 12480 0.619072 0.364032 2.20995 13.1894 16.4859 16.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1870 0.000128 1024 470 1440 136704 11.0685 6.84483 155.517 209.366 382.928 383.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1990 0.001024 512 500 1120 17088 0.36864 0.36384 6.18166 13.2075 20.1931 20.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 3.2e-05 2048 90 1664 525312 102.591 56.2811 1434.51 1672.7 3266.25 3266.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1440 6.4e-05 4096 220 5472 284160 46.172 55.5939 4276.62 1676.7 6055.17 6055.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1860 0.000256 512 100 320 75648 1.44941 1.70621 7.7375 100.132 111.095 111.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1870 0.000128 2048 120 896 151488 14.4077 161.548 418.929 594.932 594.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 0.000256 1024 140 2016 64512 4.59184 3.41181 101.942 104.799 214.848 214.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 920 0.000512 2048 90 2880 35232 3.47517 120.445 104.743 228.707 228.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000512 1024 110 640 36672 1.66707 14.121 52.4268 68.2574 68.3132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1090 0.001024 512 390 288 12288 0.618464 0.358464 1.58195 13.0896 15.7487 15.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1870 0.000128 1024 470 1440 136640 11.128 6.85875 238.578 209.309 466.01 466.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1990 0.001024 512 500 1120 17136 0.370368 0.36224 9.26381 21.5724 31.6423 31.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 3.2e-05 2048 90 1664 526848 102.956 56.0851 2207.73 1675.02 4041.96 4042.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1440 6.4e-05 4096 220 5472 284144 46.3995 55.7061 6574.97 1675.75 8352.9 8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1860 0.000256 512 100 320 75824 1.45856 1.82067 11.6778 101.553 116.581 116.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1870 0.000128 2048 120 896 151592 14.4282 247.527 420.235 682.236 682.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.000256 1024 140 2016 64512 4.61382 3.41216 155.702 104.856 268.685 268.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 920 0.000512 2048 90 2880 35280 3.47299 184.997 104.77 293.284 293.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000512 1024 110 640 36736 1.66912 21.4508 52.458 75.6192 75.6793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.001024 512 390 288 12320 0.621984 0.360256 2.17853 13.1048 16.3638 16.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1870 0.000128 1024 470 1440 136192 11.1249 6.85261 150.793 209.537 378.445 378.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1990 0.001024 512 500 1120 17024 0.36864 0.360448 6.01894 22.5797 29.3994 29.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 3.2e-05 2048 90 1664 525056 102.746 56.027 1406.63 1673.99 3239.56 3239.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1440 6.4e-05 4096 220 5472 284032 46.2531 55.6708 4216.31 1676.65 5994.97 5995.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1860 0.000256 512 100 320 75712 1.45267 1.7095 7.59101 100.888 111.713 111.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1870 0.000128 2048 120 896 151536 14.3898 158.656 419.479 592.569 592.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 0.000256 1024 140 2016 64512 4.60589 3.41606 99.6061 104.896 212.624 212.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 920 0.000512 2048 90 2880 35168 3.47136 118.157 104.692 226.366 226.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000512 1024 110 640 36624 1.6655 13.8651 52.519 68.0934 68.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.001024 512 390 288 12096 0.622208 0.362144 1.50995 13.1508 15.7435 15.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1870 0.000128 1024 470 1440 135744 11.204 6.91843 123.937 209.661 351.858 351.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1990 0.001024 512 500 1120 16800 0.36864 0.360448 4.88979 22.3234 28.0124 28.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 3.2e-05 2048 90 1664 524160 103.039 56.1521 1149.87 1674.52 2983.75 2983.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1440 6.4e-05 4096 220 5472 283920 46.3904 55.7138 3464.37 1676.75 5243.3 5243.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1860 0.000256 512 100 320 75600 1.46144 1.81248 6.40819 101.597 111.352 111.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1870 0.000128 2048 120 896 151368 14.3815 130.555 419.201 564.185 564.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 0.000256 1024 140 2016 64512 4.62445 3.42646 82.2597 104.995 195.404 195.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 920 0.000512 2048 90 2880 35112 3.47245 97.1554 104.717 205.386 205.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000512 1024 110 640 36624 1.66448 11.4379 52.5105 65.6551 65.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1090 0.001024 512 390 288 11424 0.61856 0.355808 1.27171 12.8898 15.235 15.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1870 0.000128 1024 470 1440 136704 11.1249 6.84845 238.873 209.649 466.634 466.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1990 0.001024 512 500 1120 17152 0.370688 0.362432 9.03856 22.7232 32.5664 32.6405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 3.2e-05 2048 90 1664 527360 102.612 56.0334 2247.62 1675.29 4081.72 4081.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1440 6.4e-05 4096 220 5472 284032 46.2416 55.5889 6637.66 1675.43 8415.01 8415.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1860 0.000256 512 100 320 75648 1.45203 1.8831 11.9828 101.479 116.873 116.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1870 0.000128 2048 120 896 151552 14.3826 252.197 430.987 697.61 697.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.000256 1024 140 2016 64512 4.59472 3.4072 154.426 104.581 267.112 267.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 920 0.000512 2048 90 2880 35264 3.47597 179.97 104.739 288.231 288.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000512 1024 110 640 36736 1.66502 21.5695 52.4694 75.7455 75.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.001024 512 390 288 12544 0.621856 0.364032 2.26518 13.2383 16.5897 16.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1870 0.000128 1024 470 1440 136192 11.1053 6.84621 171.758 209.062 398.906 399.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1990 0.001024 512 500 1120 16896 0.367552 0.358912 5.8193 22.3436 28.962 29.0344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 3.2e-05 2048 90 1664 526336 102.57 55.9759 1506.29 1675.58 3340.57 3340.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1440 6.4e-05 4096 220 5472 283904 46.2035 55.5889 4466.5 1675.83 6244.2 6244.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1860 0.000256 512 100 320 75520 1.4535 1.70394 8.20397 100.524 111.956 112.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1870 0.000128 2048 120 896 151424 14.4237 170.657 418.825 603.949 604.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.000256 1024 140 2016 64512 4.59712 3.41318 101.393 104.667 214.17 214.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 920 0.000512 2048 90 2880 35200 3.476 115.174 104.749 223.443 223.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000512 1024 110 640 36608 1.66259 14.594 52.3862 68.6858 68.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.001024 512 390 288 11776 0.61728 0.354624 1.61741 12.9372 15.6241 15.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1870 0.000128 1024 470 1440 135168 11.0956 6.85296 131.07 208.639 357.795 357.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1990 0.001024 512 500 1120 16896 0.36704 0.35904 4.97315 21.2686 27.038 27.1104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 3.2e-05 2048 90 1664 525312 102.653 55.9411 1250.14 1674.4 3083.3 3083.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1440 6.4e-05 4096 220 5472 283776 46.2339 55.5952 3670.84 1676.93 5449.69 5449.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1860 0.000256 512 100 320 75264 1.44794 1.70314 6.81421 99.3463 109.385 109.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1870 0.000128 2048 120 896 151296 14.389 141.416 419.031 574.878 574.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 0.000256 1024 140 2016 63744 4.59274 3.40118 84.1026 104.501 196.698 196.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 920 0.000512 2048 90 2880 35136 3.48038 96.2388 106.057 205.822 205.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000512 1024 110 640 36480 1.65965 12.0228 52.3387 66.0642 66.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.001024 512 390 288 12288 0.621504 0.361984 1.38278 13.1668 15.6333 15.7225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1870 0.000128 1024 470 1440 136512 11.1506 6.85738 345.715 209.769 573.633 573.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1990 0.001024 512 500 1120 17136 0.372384 0.362496 13.4035 22.6177 36.8267 36.9006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 3.2e-05 2048 90 1664 526464 102.891 56.2016 3184.67 1676.1 5020.04 5020.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1440 6.4e-05 4096 220 5472 284112 46.4039 55.7299 9461.67 1677.16 11241.1 11241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1860 0.000256 512 100 320 75744 1.45952 1.74688 16.8911 101.598 121.764 121.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1870 0.000128 2048 120 896 151560 14.3969 356.796 419.597 790.834 790.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.000256 1024 140 2016 64512 4.62506 3.42835 224.117 104.983 337.259 337.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 920 0.000512 2048 90 2880 35280 3.47942 266.944 104.897 375.365 375.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000512 1024 110 640 36720 1.66662 31.0215 52.5025 85.2352 85.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.001024 512 390 288 12384 0.619424 0.360448 3.04365 13.1494 17.2729 17.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1870 0.000128 1024 470 1440 135936 11.0774 6.85891 216.569 209.093 443.737 443.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1990 0.001024 512 500 1120 16992 0.369824 0.36112 8.77066 22.5997 32.1725 32.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 3.2e-05 2048 90 1664 525312 102.812 56.1767 2005.58 1676.34 3841.07 3841.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1440 6.4e-05 4096 220 5472 283968 46.2219 55.6421 6129.38 1677.78 7909.12 7909.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1860 0.000256 512 100 320 75456 1.44794 1.70422 10.9891 99.402 113.616 113.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1870 0.000128 2048 120 896 151488 14.4097 227.076 419.412 660.942 661.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.000256 1024 140 2016 63936 4.60662 3.41197 142.468 104.708 255.295 255.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 920 0.000512 2048 90 2880 35136 3.46746 169.525 104.705 277.741 277.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000512 1024 110 640 36576 1.66502 19.817 52.4061 73.9314 73.9888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.001024 512 390 288 12096 0.616448 0.357536 2.032 13.0028 16.1067 16.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1870 0.000128 1024 470 1440 134784 11.208 6.8551 177.926 209.185 405.313 405.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1990 0.001024 512 500 1120 16416 0.367008 0.3584 7.13328 22.4705 30.4027 30.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 3.2e-05 2048 90 1664 521856 102.962 55.9964 1643.76 1670.31 3473.18 3473.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1440 6.4e-05 4096 220 5472 283392 46.3544 55.7004 5011.73 1676.92 6790.8 6790.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1860 0.000256 512 100 320 75168 1.45875 1.70803 9.13376 100.382 112.755 112.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1870 0.000128 2048 120 896 151416 14.4507 187.673 419.468 621.636 621.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 0.000256 1024 140 2016 63936 4.62589 3.41587 118.667 104.788 231.599 231.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 920 0.000512 2048 90 2880 34992 3.46243 140.078 104.511 248.095 248.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000512 1024 110 640 36504 1.66157 16.4562 52.4062 70.5684 70.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.001024 512 390 288 12096 0.620192 0.360448 1.88154 13.0522 16.0143 16.1053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1870 0.000128 1024 470 1440 136960 11.0959 6.85466 321.646 209.636 549.367 549.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1990 0.001024 512 500 1120 17120 0.36672 0.362496 12.6467 22.5894 36.0376 36.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 3.2e-05 2048 90 1664 527360 102.579 56.1404 2975.7 1675.21 4809.79 4809.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1440 6.4e-05 4096 220 5472 284000 46.2239 55.6713 8908.68 1675.19 10685.9 10685.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1860 0.000256 512 100 320 75680 1.45395 1.88445 16.0229 101.459 120.894 120.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1870 0.000128 2048 120 896 151520 14.3811 334.119 419.072 767.616 767.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.000256 1024 140 2016 64320 4.58547 3.40682 208.826 104.499 321.424 321.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 920 0.000512 2048 90 2880 35280 3.48995 249.115 104.805 357.454 357.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000512 1024 110 640 36720 1.66678 28.9075 52.4629 83.0805 83.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.001024 512 390 288 12160 0.62032 0.360448 2.95654 13.0743 17.1074 17.1979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1870 0.000128 1024 470 1440 135680 10.9977 6.82694 214.704 208.276 440.941 441.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1990 0.001024 512 500 1120 16960 0.3672 0.360384 8.4889 22.4357 31.7232 31.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 3.2e-05 2048 90 1664 527360 102.359 56.0763 1999.66 1677.24 3835.5 3835.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1440 6.4e-05 4096 220 5472 283840 46.154 55.5918 5983.17 1677.64 7762.65 7762.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1860 0.000256 512 100 320 75520 1.44589 1.88125 10.7011 101.463 115.564 115.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1870 0.000128 2048 120 896 151360 14.3831 222.996 419.157 656.58 656.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.000256 1024 140 2016 64000 4.56864 3.3969 138.899 104.297 251.263 251.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 920 0.000512 2048 90 2880 35200 3.49053 167.025 104.931 275.492 275.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000512 1024 110 640 36640 1.66707 19.4512 52.5207 73.6798 73.7363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.001024 512 390 288 12160 0.62112 0.361344 2.05066 13.1426 16.2747 16.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1870 0.000128 1024 470 1440 136320 11.0829 6.85258 180.613 209.073 407.762 407.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1990 0.001024 512 500 1120 16800 0.368288 0.36064 7.16998 21.544 29.5153 29.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 3.2e-05 2048 90 1664 522240 102.735 55.892 1659.03 1669.23 3487.07 3487.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1440 6.4e-05 4096 220 5472 283680 46.2541 55.6812 5050.24 1675 6827.26 6827.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1860 0.000256 512 100 320 75360 1.45574 1.70438 9.09728 98.3043 110.635 110.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1870 0.000128 2048 120 896 151200 14.4329 187.655 421.625 623.758 623.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.000256 1024 140 2016 64320 4.60595 3.40966 117.908 104.753 230.778 230.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 920 0.000512 2048 90 2880 35040 3.46781 139.745 104.631 247.888 247.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000512 1024 110 640 36480 1.66227 16.2554 52.3718 70.3339 70.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.001024 512 390 288 11520 0.627968 0.362016 1.78563 13.1851 16.0625 16.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1870 0.000128 1024 470 1440 136704 11.0765 6.84646 305.753 209.366 533.18 533.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1990 0.001024 512 500 1120 17088 0.368864 0.3624 11.9806 21.5334 34.317 34.3913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 3.2e-05 2048 90 1664 525312 102.54 55.9583 2815.1 1672.71 4646.47 4646.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1440 6.4e-05 4096 220 5472 284160 46.1507 55.5843 8394.87 1676.03 10172.7 10172.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1860 0.000256 512 100 320 75648 1.45002 1.88048 15.0774 101.505 119.985 120.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1870 0.000128 2048 120 896 151488 14.3771 316.289 436.234 766.947 767.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.000256 1024 140 2016 64512 4.59789 3.41078 199.226 116.003 323.338 323.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 920 0.000512 2048 90 2880 35232 3.47747 235.889 104.745 344.154 344.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000512 1024 110 640 36672 1.67302 27.5378 52.4247 81.6784 81.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.001024 512 390 288 12288 0.616448 0.360032 2.74003 13.0929 16.9074 16.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1870 0.000128 1024 470 1440 135168 11.1043 6.84768 196.505 208.618 423.207 423.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1990 0.001024 512 500 1120 16896 0.366592 0.360832 7.84768 21.4389 30.0867 30.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 3.2e-05 2048 90 1664 525312 102.645 55.9784 1828.9 1674.4 3662.09 3662.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1440 6.4e-05 4096 220 5472 283776 46.2208 55.5959 5467.09 1676.76 7245.75 7245.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1860 0.000256 512 100 320 75264 1.44624 1.70752 9.85485 101.344 114.425 114.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1870 0.000128 2048 120 896 151296 14.3932 206.688 419.031 640.155 640.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.000256 1024 140 2016 63744 4.5991 3.40173 129.065 104.487 241.652 241.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 920 0.000512 2048 90 2880 35136 3.47824 153.46 104.821 261.801 261.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000512 1024 110 640 36480 1.65946 17.8217 52.335 71.8607 71.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.001024 512 390 288 12288 0.622208 0.361696 1.97008 14.9266 17.9791 18.0716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1870 0.000128 1024 470 1440 133632 11.0776 6.82394 169.25 207.756 395.045 395.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1990 0.001024 512 500 1120 16704 0.36816 0.361664 6.61869 21.3056 28.7209 28.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 3.2e-05 2048 90 1664 520704 102.829 55.8756 1573.8 1670.68 3403.35 3403.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1440 6.4e-05 4096 220 5472 283968 46.1435 55.5898 4723.94 1677.61 6503.36 6503.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1860 0.000256 512 100 320 75456 1.44794 1.70595 8.5032 101.442 113.171 113.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1870 0.000128 2048 120 896 151200 14.4239 178.461 419.117 612.046 612.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.000256 1024 140 2016 63360 4.58077 3.3872 110.655 104.124 222.851 222.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 920 0.000512 2048 90 2880 34848 3.45901 132.242 104.327 240.073 240.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000512 1024 110 640 36288 1.65392 15.5897 52.218 69.5029 69.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.001024 512 390 288 11520 0.608608 0.35136 1.61155 12.7143 15.3836 15.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1870 0.000128 1024 470 1440 136800 11.1545 6.86307 301.23 209.536 528.923 529.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1990 0.001024 512 500 1120 17200 0.371296 0.363936 11.9197 22.5984 35.3286 35.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 3.2e-05 2048 90 1664 526400 102.977 56.2019 2769.99 1674.02 4603.37 4603.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1440 6.4e-05 4096 220 5472 284000 46.4675 55.7466 8258.41 1676.61 10037.3 10037.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1860 0.000256 512 100 320 75600 1.46022 1.852 14.9027 101.545 119.831 119.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1870 0.000128 2048 120 896 151500 14.3851 310.63 419.227 744.287 744.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.000256 1024 140 2016 64400 4.63667 3.42077 195.108 105.015 308.286 308.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 920 0.000512 2048 90 2880 35200 3.47187 231.87 104.688 340.077 340.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000512 1024 110 640 36700 1.66733 27.0488 52.4796 81.2389 81.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.001024 512 390 288 12400 0.618848 0.360448 2.81942 13.0885 16.9871 17.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1870 0.000128 1024 470 1440 136000 11.084 6.85466 206.977 208.556 433.609 433.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1990 0.001024 512 500 1120 16800 0.36864 0.362048 8.23814 22.503 31.5487 31.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 3.2e-05 2048 90 1664 524800 103.124 56.0872 1928.11 1674.01 3761.49 3761.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1440 6.4e-05 4096 220 5472 283600 46.3797 55.7104 5835.54 1674.52 7612.24 7612.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1860 0.000256 512 100 320 75200 1.45488 1.80566 10.3865 101.332 115.049 115.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1870 0.000128 2048 120 896 151400 14.4609 218.699 419.031 652.235 652.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.000256 1024 140 2016 64000 4.61274 3.4151 135.668 104.467 248.262 248.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 920 0.000512 2048 90 2880 35000 3.46317 161.825 104.397 269.728 269.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000512 1024 110 640 36600 1.66739 18.8587 52.471 73.0404 73.0974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.001024 512 390 288 12000 0.628128 0.363584 1.95283 13.1564 16.1953 16.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1870 0.000128 1024 470 1440 134400 11.0033 6.84224 170.652 206.704 395.34 395.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1990 0.001024 512 500 1120 16800 0.372416 0.363296 6.82602 22.3625 29.9965 30.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 3.2e-05 2048 90 1664 523200 103.476 56.122 1592.71 1675.54 3428.01 3428.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1440 6.4e-05 4096 220 5472 283200 46.5 55.7523 4806.67 1676.96 6585.96 6586.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1860 0.000256 512 100 320 75000 1.46022 1.80429 8.57971 100.256 112.171 112.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1870 0.000128 2048 120 896 151200 14.4255 180.667 419.009 614.146 614.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 0.000256 1024 140 2016 62400 4.59946 3.3833 110.729 103.606 222.42 222.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 920 0.000512 2048 90 2880 34800 3.44659 133.391 104.216 241.095 241.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000512 1024 110 640 36300 1.64986 15.6856 52.2392 69.6189 69.6742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.001024 512 390 288 12000 0.630304 0.36416 1.76006 13.2334 16.0846 16.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1870 0.000128 1024 470 1440 136192 11.1296 6.85008 289.447 209.411 516.978 517.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1990 0.001024 512 500 1120 17024 0.366592 0.362176 11.4322 22.5126 34.7436 34.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 3.2e-05 2048 90 1664 525056 102.713 56.1074 2705.09 1672.98 4537.07 4537.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1440 6.4e-05 4096 220 5472 284032 46.2596 55.6561 8123.18 1675.66 9900.84 9900.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1860 0.000256 512 100 320 75712 1.45078 1.7079 14.5246 100.878 118.636 118.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1870 0.000128 2048 120 896 151536 14.4016 304.833 419.258 738.539 738.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.000256 1024 140 2016 64512 4.60403 3.41094 190.82 104.839 303.775 303.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 920 0.000512 2048 90 2880 35168 3.46522 226.945 104.628 335.08 335.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000512 1024 110 640 36624 1.66576 26.3461 52.3941 80.4497 80.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.001024 512 390 288 12096 0.622304 0.361568 2.72848 13.1405 16.9505 17.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1870 0.000128 1024 470 1440 136192 11.139 6.85072 201.339 209.552 429.027 429.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1990 0.001024 512 500 1120 17024 0.370176 0.362272 8.08902 22.6596 31.5527 31.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 3.2e-05 2048 90 1664 523264 102.874 56.108 1876.3 1673.34 3708.8 3708.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1440 6.4e-05 4096 220 5472 284032 46.1444 55.5972 5669.82 1676.13 7447.78 7447.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1860 0.000256 512 100 320 75264 1.44589 1.81485 10.1425 101.287 114.762 114.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1870 0.000128 2048 120 896 151424 14.403 213.614 419.13 647.192 647.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.000256 1024 140 2016 63616 4.54877 3.37715 132.091 103.774 243.891 243.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 920 0.000512 2048 90 2880 34944 3.46026 157.618 104.32 265.441 265.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000512 1024 110 640 36512 1.66502 18.3111 52.3869 72.4074 72.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.001024 512 390 288 11648 0.616448 0.356224 1.89619 12.9165 15.8844 15.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1870 0.000128 1024 470 1440 134400 11.2637 6.85875 165.488 209.652 393.402 393.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1990 0.001024 512 500 1120 16128 0.364576 0.357856 6.37338 21.4218 28.5892 28.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 3.2e-05 2048 90 1664 521472 103.371 56.2798 1536.24 1673.04 3369.1 3369.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1440 6.4e-05 4096 220 5472 283584 46.2007 55.6629 4639.85 1674.37 6416.17 6416.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1860 0.000256 512 100 320 74592 1.44378 1.78842 8.32928 100.156 111.789 111.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1870 0.000128 2048 120 896 151200 14.3792 174.198 418.807 607.43 607.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.000256 1024 140 2016 63168 4.53856 3.3673 108.189 103.297 219.498 219.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 920 0.000512 2048 90 2880 34944 3.47334 129.516 104.595 237.631 237.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000512 1024 110 640 36288 1.65478 15.0745 52.2233 68.9945 69.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.001024 512 390 288 10752 0.628192 0.356544 1.64 12.9869 15.709 15.8014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1870 0.000128 1024 470 1440 136320 11.08 6.85962 280.892 208.912 507.886 507.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1990 0.001024 512 500 1120 16800 0.36848 0.360448 11.116 21.3566 33.2724 33.3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 3.2e-05 2048 90 1664 526080 102.908 56.1828 2644.51 1674.05 4477.82 4477.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1440 6.4e-05 4096 220 5472 283920 46.3962 55.7036 7996.85 1675.63 9774.67 9774.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1860 0.000256 512 100 320 75600 1.4623 1.70931 14.3182 100.919 118.483 118.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1870 0.000128 2048 120 896 151440 14.4124 297.673 419.313 731.446 731.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.000256 1024 140 2016 64320 4.61414 3.41219 183.726 104.59 296.439 296.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 920 0.000512 2048 90 2880 35160 3.47354 221.763 104.635 329.914 329.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000512 1024 110 640 36600 1.66298 25.7723 52.3701 79.85 79.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.001024 512 390 288 12000 0.626432 0.360448 2.73629 13.105 16.9267 17.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1870 0.000128 1024 470 1440 136320 11.0818 6.85587 207.006 211.046 436.132 436.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1990 0.001024 512 500 1120 16800 0.370496 0.36064 8.07574 22.5185 31.3979 31.4757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 3.2e-05 2048 90 1664 522240 102.813 55.9075 1879.74 1685.02 3723.64 3723.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1440 6.4e-05 4096 220 5472 283680 46.2372 55.6591 5632.46 1690.87 7425.31 7425.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1860 0.000256 512 100 320 75360 1.45242 1.70598 10.2319 101.931 115.394 115.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1870 0.000128 2048 120 896 151200 14.3981 212.724 425.331 652.499 652.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.000256 1024 140 2016 64320 4.60512 3.41197 133.803 105.742 247.665 247.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 920 0.000512 2048 90 2880 35040 3.46502 158.437 105.618 267.565 267.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000512 1024 110 640 36480 1.66499 18.4443 52.865 73.02 73.0786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.001024 512 390 288 11520 0.631232 0.36144 2.0089 13.3084 16.4114 16.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1870 0.000128 1024 470 1440 135360 11.1898 6.85878 167.666 209.207 395.058 395.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1990 0.001024 512 500 1120 15840 0.365152 0.355552 6.34774 21.3375 28.4782 28.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 3.2e-05 2048 90 1664 524160 102.82 56.0898 1562.7 1669.34 3391.11 3391.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1440 6.4e-05 4096 220 5472 282960 46.379 55.7097 4728.39 1674.76 6505.32 6505.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1860 0.000256 512 100 320 74880 1.46064 1.71213 8.49933 100.44 112.184 112.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1870 0.000128 2048 120 896 151200 14.3992 176.675 418.951 610.068 610.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.000256 1024 140 2016 63360 4.64448 3.42426 110.016 104.903 223.087 223.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 920 0.000512 2048 90 2880 34920 3.46966 131.138 104.621 239.274 239.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000512 1024 110 640 36360 1.66026 15.2973 52.3641 69.3642 69.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.001024 512 390 288 11520 0.617408 0.354656 1.77773 12.9453 15.793 15.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1870 0.000128 1024 470 1440 136192 11.0719 6.85056 287.274 209.245 514.579 514.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1990 0.001024 512 500 1120 16896 0.366496 0.36 11.0603 22.453 34.3147 34.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 3.2e-05 2048 90 1664 526336 102.608 56.1895 2664.24 1676.96 4500.16 4500.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1440 6.4e-05 4096 220 5472 283904 46.2313 55.5974 7933.75 1677.45 9713.12 9713.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1860 0.000256 512 100 320 75520 1.44922 1.84349 14.198 101.485 119.044 119.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1870 0.000128 2048 120 896 151424 14.5101 299.379 419.393 733.327 733.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.000256 1024 140 2016 64512 4.59203 3.40672 187.934 104.758 300.789 300.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 920 0.000512 2048 90 2880 35200 3.47546 223.201 104.837 331.557 331.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000512 1024 110 640 36608 1.66531 25.9925 52.4262 80.125 80.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.001024 512 390 288 11776 0.616224 0.356192 2.70915 12.9471 16.7249 16.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1870 0.000128 1024 470 1440 135168 11.1679 6.84646 193.464 209.414 421.028 421.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1990 0.001024 512 500 1120 16384 0.368032 0.358432 7.29485 22.4815 30.5742 30.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 3.2e-05 2048 90 1664 524288 102.533 55.9329 1798.3 1671.82 3628.75 3628.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1440 6.4e-05 4096 220 5472 283136 46.2305 55.5932 5365.58 1676.27 7143.76 7143.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1860 0.000256 512 100 320 75264 1.44998 1.79466 9.76944 101.567 114.655 114.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1870 0.000128 2048 120 896 151296 14.4032 203.377 419.197 637.02 637.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.000256 1024 140 2016 64512 4.60128 3.40947 127.834 104.93 240.872 240.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 920 0.000512 2048 90 2880 35072 3.47955 151.114 104.83 259.468 259.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000512 1024 110 640 36352 1.6504 17.5157 52.258 71.4645 71.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.001024 512 390 288 11264 0.61088 0.348608 1.65891 12.6914 15.4092 15.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1870 0.000128 1024 470 1440 132096 11.0624 6.82883 168.707 206.854 393.591 393.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1990 0.001024 512 500 1120 16128 0.361632 0.352512 6.56166 21.9008 29.2474 29.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 3.2e-05 2048 90 1664 522240 102.164 55.7048 1618.49 1666.81 3443.34 3443.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1440 6.4e-05 4096 220 5472 283392 46.1829 55.5833 4932.15 1676.23 6710.23 6710.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1860 0.000256 512 100 320 75264 1.45126 1.80134 8.89606 101.484 113.701 113.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1870 0.000128 2048 120 896 150912 14.4524 184.716 418.605 617.817 617.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.000256 1024 140 2016 62976 4.55859 3.37424 112.755 103.742 224.531 224.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 920 0.000512 2048 90 2880 34944 3.47651 137.038 104.844 245.402 245.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000512 1024 110 640 36096 1.64432 15.8128 52.0889 69.5942 69.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.001024 512 390 288 10752 0.61728 0.353376 1.63267 14.8296 17.538 17.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1870 0.000128 1024 470 1440 136448 11.1253 6.87469 221.84 209.662 449.648 449.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1990 0.001024 512 500 1120 17280 0.368832 0.362944 8.60688 22.8332 32.2428 32.3138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 3.2e-05 2048 90 1640 527872 102.46 56.0518 2046.72 1675.55 3880.95 3881.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1440 6.4e-05 4096 220 5480 283968 46.1952 55.5848 6181.84 1676.3 7960.01 7960.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1860 0.000256 512 100 320 75712 1.45222 1.70566 10.9596 101.1 115.289 115.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1870 0.000128 2048 120 880 151680 14.4215 226.736 427.932 669.137 669.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 840 0.000256 1024 140 2040 64512 4.60694 3.41994 146.515 104.903 259.549 259.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 920 0.000512 2048 90 2880 35328 3.48979 172.722 104.851 281.106 281.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1290 0.000512 1024 110 640 36768 1.66557 19.7879 52.4789 73.9771 74.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1090 0.001024 512 390 320 12800 0.621056 0.362496 2.3665 13.2174 16.6668 16.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1870 0.000128 1024 470 1440 136192 11.1283 6.84995 141.827 209.838 369.779 369.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1990 0.001024 512 500 1120 17280 0.37264 0.362496 5.63574 22.8411 29.2799 29.3531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 3.2e-05 2048 90 1640 527360 102.604 56.0817 1316.24 1676.88 3151.97 3152.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1440 6.4e-05 4096 220 5480 283776 46.2398 55.5861 3972.91 1676.91 5751.72 5751.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1860 0.000256 512 100 320 75520 1.44851 1.77971 7.15766 101.526 111.984 112.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1870 0.000128 2048 120 880 151616 14.4366 145.881 419.321 579.682 579.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 840 0.000256 1024 140 2040 64256 4.59578 3.40582 94.1931 104.674 206.971 207.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 920 0.000512 2048 90 2880 35264 3.48099 110.939 104.832 219.296 219.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1290 0.000512 1024 110 640 36736 1.67142 12.9475 52.5161 67.1774 67.2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1090 0.001024 512 390 320 12800 0.621344 0.365216 1.66416 13.2506 15.9998 16.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1870 0.000128 1024 470 1440 136320 11.1831 6.85638 249.534 209.81 477.517 477.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1990 0.001024 512 500 1120 17200 0.370688 0.361472 9.78218 22.7083 33.2946 33.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 3.2e-05 2048 90 1640 527360 102.826 56.1091 2322.43 1676.73 4158.25 4158.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1440 6.4e-05 4096 220 5480 283920 46.3892 55.6933 7072.06 1677.23 8851.45 8851.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1860 0.000256 512 100 320 75760 1.45818 1.71002 12.5764 101.494 117.311 117.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1870 0.000128 2048 120 880 151680 14.3891 260.006 421.229 695.668 695.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 0.000256 1024 140 2040 64480 4.62595 3.42432 166.073 104.981 279.207 279.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 920 0.000512 2048 90 2880 35320 3.49258 196.84 104.92 305.294 305.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000512 1024 110 640 36760 1.66784 22.7533 52.5125 76.9754 77.0332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1090 0.001024 512 390 320 12640 0.61872 0.362496 2.64496 13.1685 16.8916 16.9844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1870 0.000128 1024 470 1440 136320 11.1581 6.85715 164.343 209.841 392.333 392.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1990 0.001024 512 500 1120 17120 0.36912 0.361184 6.39091 22.6827 29.8758 29.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 3.2e-05 2048 90 1640 527360 102.579 56.1663 1479.21 1676.65 3314.78 3314.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1440 6.4e-05 4096 220 5480 283840 46.2394 55.6819 4461.89 1677.51 6241.41 6241.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1860 0.000256 512 100 320 75520 1.45376 1.75923 8.13466 101.509 112.928 113.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1870 0.000128 2048 120 880 151600 14.3817 164.186 419.36 597.971 598.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 0.000256 1024 140 2040 64000 4.59642 3.40787 105.608 104.595 218.311 218.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 920 0.000512 2048 90 2880 35280 3.48445 125.007 105.101 233.636 233.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 0.000512 1024 110 640 36720 1.6664 14.566 52.5093 68.7839 68.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1090 0.001024 512 390 320 12480 0.61488 0.35872 1.83446 13.0841 15.9945 16.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1870 0.000128 1024 470 1440 135360 11.1394 6.85987 131.291 209.033 358.456 358.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1990 0.001024 512 500 1120 16800 0.368544 0.360832 5.20934 22.2742 28.282 28.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 3.2e-05 2048 90 1640 526080 102.886 56.0553 1205.04 1675.44 3039.58 3039.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1440 6.4e-05 4096 220 5480 283680 46.3732 55.7138 3638.28 1677.05 5417.5 5417.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1860 0.000256 512 100 320 75600 1.46227 1.71286 6.75773 99.7375 109.741 109.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1870 0.000128 2048 120 880 151560 14.4774 135.061 419.271 568.856 568.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 840 0.000256 1024 140 2040 63840 4.6248 3.4144 86.7026 104.649 199.492 199.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 920 0.000512 2048 90 2880 35160 3.46515 102.275 104.689 210.474 210.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1290 0.000512 1024 110 640 36600 1.66637 11.9649 52.4001 66.0736 66.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1090 0.001024 512 390 320 12480 0.621184 0.360448 1.64278 13.1136 15.8392 15.9311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1870 0.000128 1024 470 1440 135936 11.1404 6.85606 230.892 209.247 458.273 458.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1990 0.001024 512 500 1120 17184 0.368448 0.361696 8.98506 22.7266 32.5132 32.5858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 3.2e-05 2048 90 1640 527616 102.56 56.0558 2144.55 1674.24 3977.57 3977.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1440 6.4e-05 4096 220 5480 283872 46.268 55.6608 6473.3 1675.36 8250.67 8250.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1860 0.000256 512 100 320 75648 1.45408 1.88378 11.5486 101.526 116.487 116.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1870 0.000128 2048 120 880 151680 14.3811 237.295 419.086 670.805 670.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 0.000256 1024 140 2040 64320 4.60739 3.41402 152.968 107.491 268.581 268.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 920 0.000512 2048 90 2880 35328 3.48474 180.964 104.845 289.337 289.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000512 1024 110 640 36768 1.66986 20.9052 52.4832 75.0986 75.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.001024 512 390 320 12672 0.618016 0.362368 2.35053 13.1803 16.6101 16.6999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1870 0.000128 1024 470 1440 135936 11.1188 6.84646 152.001 209.559 379.663 379.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1990 0.001024 512 500 1120 17088 0.369088 0.364512 5.96966 13.2185 19.9947 20.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 3.2e-05 2048 90 1640 526848 102.378 56.037 1399.74 1674.3 3232.61 3232.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1440 6.4e-05 4096 220 5480 283776 46.1578 55.5848 4214.65 1677.62 5994.1 5994.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1860 0.000256 512 100 320 75456 1.44934 1.87597 7.59251 101.551 112.537 112.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1870 0.000128 2048 120 880 151584 14.4859 155.736 419.367 589.633 589.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 0.000256 1024 140 2040 64128 4.60403 3.40819 100.12 104.898 213.13 213.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 920 0.000512 2048 90 2880 35232 3.47782 118.338 104.846 226.706 226.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000512 1024 110 640 36672 1.66522 13.7368 52.4798 67.924 67.9819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.001024 512 390 320 12288 0.617088 0.361792 1.62474 13.0955 15.7982 15.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1870 0.000128 1024 470 1440 134784 11.1365 6.8567 123.819 209.05 351.002 351.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1990 0.001024 512 500 1120 16992 0.370336 0.362176 4.94675 22.3682 28.1188 28.1933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 3.2e-05 2048 90 1640 527616 102.536 56.0293 1153.51 1676 2988.25 2988.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1440 6.4e-05 4096 220 5480 283680 46.2251 55.6465 3467.01 1676.35 5245.31 5245.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1860 0.000256 512 100 320 75168 1.45331 1.70394 6.3217 100.639 110.188 110.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1870 0.000128 2048 120 880 151488 14.4138 128.852 419.116 562.427 562.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 0.000256 1024 140 2040 63936 4.60029 3.41069 82.8358 104.674 195.625 195.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 920 0.000512 2048 90 2880 35136 3.46973 97.5892 104.685 205.787 205.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000512 1024 110 640 36576 1.66576 11.3623 52.395 65.4661 65.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1090 0.001024 512 390 320 12096 0.616608 0.356768 1.39779 12.9997 15.4679 15.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1870 0.000128 1024 470 1440 136192 11.1578 6.85226 337.101 209.335 564.59 564.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1990 0.001024 512 500 1120 17136 0.367584 0.361216 12.8445 22.5493 36.1955 36.2705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 3.2e-05 2048 90 1640 527744 102.738 56.2328 3070.99 1675.21 4905.34 4905.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1440 6.4e-05 4096 220 5480 283808 46.3442 55.7097 9187.37 1676.04 10965.6 10965.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1860 0.000256 512 100 320 75712 1.46022 1.73651 16.4023 101.552 121.222 121.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1870 0.000128 2048 120 880 151648 14.4107 342.218 419.132 775.805 775.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.000256 1024 140 2040 64288 4.61693 3.42138 221.384 104.76 334.281 334.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 920 0.000512 2048 90 2880 35280 3.47142 259.311 104.777 367.601 367.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000512 1024 110 640 36736 1.66346 30.5464 52.4677 84.7211 84.7771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.001024 512 390 320 12544 0.617632 0.362528 3.33597 13.1019 17.5164 17.6049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1870 0.000128 1024 470 1440 136192 11.1412 6.84995 211.029 209.416 438.576 438.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1990 0.001024 512 500 1120 17024 0.367232 0.362496 8.31498 22.5962 31.7138 31.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 3.2e-05 2048 90 1640 526848 102.437 56.1603 1928.52 1672.99 3760.26 3760.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1440 6.4e-05 4096 220 5480 283584 46.2337 55.6509 5788.82 1676.33 7567.11 7567.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1860 0.000256 512 100 320 75488 1.45251 1.72938 10.554 101.512 115.321 115.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1870 0.000128 2048 120 880 151536 14.3992 214.447 419 647.889 647.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.000256 1024 140 2040 64064 4.61014 3.41261 138.3 104.831 251.255 251.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 920 0.000512 2048 90 2880 35168 3.46931 162.831 104.63 270.975 271.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000512 1024 110 640 36624 1.6656 18.9311 52.3909 73.0323 73.0911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.001024 512 390 320 12544 0.61728 0.361632 2.26714 13.1428 16.4877 16.5744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1870 0.000128 1024 470 1440 135744 11.2076 6.85744 170.807 209.662 398.665 398.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1990 0.001024 512 500 1120 16800 0.36864 0.360448 6.8001 21.5184 29.1187 29.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 3.2e-05 2048 90 1640 526848 102.653 56.0783 1567.76 1674.49 3401.14 3401.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1440 6.4e-05 4096 220 5480 283584 46.3661 55.7486 4716.52 1676.72 6495.43 6495.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1860 0.000256 512 100 320 75600 1.45987 1.72646 8.74822 101.594 113.6 113.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1870 0.000128 2048 120 880 151536 14.3867 175.239 419.421 609.09 609.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 0.000256 1024 140 2040 63840 4.6369 3.42835 112.788 105.005 225.962 226.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 920 0.000512 2048 90 2880 35112 3.46845 132.68 104.716 240.905 240.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000512 1024 110 640 36624 1.66502 15.6241 52.5093 69.842 69.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.001024 512 390 320 12096 0.610272 0.354432 1.85139 12.8907 15.8069 15.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1870 0.000128 1024 470 1440 136192 11.1458 6.85226 311.926 209.826 539.886 539.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1990 0.001024 512 500 1120 17280 0.37088 0.362496 12.1724 23.7045 36.6813 36.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 3.2e-05 2048 90 1640 527360 102.499 56.0924 2851.67 1676.64 4687.06 4687.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1440 6.4e-05 4096 220 5480 283776 46.2094 55.6076 8538.62 1676.78 10317.3 10317.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1860 0.000256 512 100 320 75520 1.45014 1.85952 15.4612 101.522 120.364 120.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1870 0.000128 2048 120 880 151616 14.3784 317.352 419.396 751.169 751.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.000256 1024 140 2040 64256 4.58736 3.41146 202.921 104.663 315.686 315.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 920 0.000512 2048 90 2880 35264 3.47136 238.359 104.825 346.698 346.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000512 1024 110 640 36736 1.66883 28.3321 52.51 82.5541 82.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.001024 512 390 320 12800 0.620096 0.363712 3.26941 13.246 17.5967 17.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1870 0.000128 1024 470 1440 135168 11.1385 6.84237 195.49 209.072 422.68 422.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1990 0.001024 512 500 1120 16896 0.366784 0.360544 7.46416 22.5246 30.7878 30.8627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 3.2e-05 2048 90 1640 526336 102.602 56.1234 1819.48 1675.61 3653.98 3654.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1440 6.4e-05 4096 220 5480 283648 46.2193 55.5868 5418.41 1675.92 7196.22 7196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1860 0.000256 512 100 320 75264 1.45181 1.70803 10.1365 98.5818 111.952 112.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1870 0.000128 2048 120 880 151552 14.3852 203.132 419.061 636.623 636.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.000256 1024 140 2040 64000 4.60211 3.41197 127.354 104.675 240.146 240.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 920 0.000512 2048 90 2880 35200 3.47546 145.017 104.748 253.283 253.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000512 1024 110 640 36608 1.66707 17.7309 52.3859 71.8241 71.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.001024 512 390 320 12288 0.613472 0.356 2.1641 12.9377 16.1693 16.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1870 0.000128 1024 470 1440 135168 11.0979 6.83827 159.041 208.646 385.757 385.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1990 0.001024 512 500 1120 16896 0.36864 0.362496 6.11232 19.8144 26.7295 26.8006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 3.2e-05 2048 90 1640 525312 102.577 55.98 1472.8 1674.41 3305.94 3306.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1440 6.4e-05 4096 220 5480 283392 46.2275 55.5984 4419.67 1677.7 6199.28 6199.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1860 0.000256 512 100 320 74880 1.44794 1.8297 8.07552 101.352 112.778 112.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1870 0.000128 2048 120 880 151488 14.3933 165.244 419.388 599.069 599.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.000256 1024 140 2040 63744 4.59981 3.4073 103.306 104.501 215.916 216.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 920 0.000512 2048 90 2880 35136 3.4759 119.846 104.833 228.2 228.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000512 1024 110 640 36480 1.66019 14.3774 52.3394 68.4181 68.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.001024 512 390 320 12288 0.620576 0.362304 1.81683 13.1637 16.062 16.1503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1870 0.000128 1024 470 1440 135936 11.1898 6.88512 319.604 209.792 547.607 547.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1990 0.001024 512 500 1120 17136 0.370464 0.362496 12.531 22.6099 35.9429 36.0165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 3.2e-05 2048 90 1640 527616 102.728 56.1726 2927.8 1676.28 4763.15 4763.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1440 6.4e-05 4096 220 5480 283824 46.3764 55.7117 8792.72 1677.22 10572.1 10572.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1860 0.000256 512 100 320 75600 1.45619 1.71008 15.9422 99.7899 118.971 119.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1870 0.000128 2048 120 880 151632 14.3851 325.189 419.508 759.128 759.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.000256 1024 140 2040 64512 4.62653 3.4241 211.188 104.995 324.336 324.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 920 0.000512 2048 90 2880 35280 3.47958 247.099 104.906 355.53 355.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000512 1024 110 640 36720 1.66861 28.786 52.506 83.0028 83.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.001024 512 390 320 12384 0.619008 0.3608 3.2495 13.1461 17.4779 17.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1870 0.000128 1024 470 1440 134784 11.1643 6.85514 206.455 209.072 433.687 433.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1990 0.001024 512 500 1120 16992 0.36976 0.36384 8.12022 23.651 32.5762 32.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 3.2e-05 2048 90 1640 527616 102.539 56.0475 1901.7 1676.13 3736.58 3736.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1440 6.4e-05 4096 220 5480 283680 46.2357 55.6472 5691.33 1676.49 7469.78 7469.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1860 0.000256 512 100 320 75168 1.44998 1.70573 10.2828 99.5976 113.106 113.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1870 0.000128 2048 120 880 151488 14.4227 210.684 419.201 644.352 644.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.000256 1024 140 2040 63936 4.61005 3.41203 135.709 104.684 248.516 248.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 920 0.000512 2048 90 2880 35136 3.47136 160.092 104.695 268.302 268.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000512 1024 110 640 36576 1.66339 18.6003 52.4089 72.7164 72.7736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.001024 512 390 320 12096 0.61952 0.357184 2.07939 12.9983 16.1514 16.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1870 0.000128 1024 470 1440 134784 11.2154 7.44294 181.123 209.045 408.967 409.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1990 0.001024 512 500 1120 16416 0.368128 0.358944 7.01459 23.5025 31.3162 31.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 3.2e-05 2048 90 1640 525312 102.599 55.9493 1668.46 1669.18 3496.35 3496.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1440 6.4e-05 4096 220 5480 283392 46.3656 55.7133 5034.88 1674.88 6811.92 6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1860 0.000256 512 100 320 75168 1.45613 1.7185 9.09581 101.458 113.801 113.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1870 0.000128 2048 120 880 151416 14.3918 186.074 418.97 619.479 619.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 0.000256 1024 140 2040 63936 4.62435 3.41594 120.152 104.72 233.009 233.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 920 0.000512 2048 90 2880 34992 3.45907 141.019 104.441 248.962 249.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000512 1024 110 640 36504 1.66291 16.4452 52.3715 70.5214 70.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.001024 512 390 320 12096 0.621472 0.3584 2.0073 13.0419 16.1241 16.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1870 0.000128 1024 470 1440 133632 11.0701 6.83571 160.428 207.565 386.032 386.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1990 0.001024 512 500 1120 16704 0.36864 0.359328 6.40589 13.0754 20.2818 20.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 3.2e-05 2048 90 1640 525312 102.191 55.9184 1481.91 1669.1 3309.28 3309.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1440 6.4e-05 4096 220 5480 283392 46.1737 55.5929 4514.81 1676.03 6292.69 6292.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1860 0.000256 512 100 320 74880 1.45066 1.73178 8.16406 101.502 112.92 112.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1870 0.000128 2048 120 880 151200 14.3902 165.8 418.439 598.674 598.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 0.000256 1024 140 2040 63360 4.57514 3.38755 106.753 104.027 218.843 218.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 920 0.000512 2048 90 2880 34848 3.4576 125.755 104.237 233.493 233.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000512 1024 110 640 36288 1.64659 14.7719 52.167 68.6272 68.6852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.001024 512 390 320 11520 0.606816 0.34816 1.70979 12.6999 15.4661 15.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1870 0.000128 1024 470 1440 136320 11.1436 6.8567 299.796 209.867 527.801 527.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1990 0.001024 512 500 1120 17120 0.369344 0.362496 11.7123 22.598 35.1116 35.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 3.2e-05 2048 90 1640 527360 102.58 56.0661 2741.08 1677.03 4576.93 4577.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1440 6.4e-05 4096 220 5480 283840 46.2428 55.6687 8238.77 1677.08 10017.8 10017.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1860 0.000256 512 100 320 75520 1.4488 1.76333 14.9089 101.518 119.71 119.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1870 0.000128 2048 120 880 151600 14.384 303.97 432.098 750.497 750.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.000256 1024 140 2040 64000 4.59283 3.40922 195.244 104.611 307.961 308.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 920 0.000512 2048 90 2880 35280 3.49155 231.582 104.917 340.033 340.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000512 1024 110 640 36720 1.66627 26.9864 52.5151 81.2093 81.2667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.001024 512 390 320 12480 0.616352 0.36 3.16909 13.087 17.3305 17.4207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1870 0.000128 1024 470 1440 134400 11.0853 6.83725 200.632 208.075 426.766 426.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1990 0.001024 512 500 1120 16960 0.367264 0.360448 8.08422 21.3753 30.2579 30.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 3.2e-05 2048 90 1640 527360 102.35 56.1406 1868.02 1675.6 3702.28 3702.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1440 6.4e-05 4096 220 5480 283840 46.1629 55.5971 5663.08 1676.86 7441.78 7441.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1860 0.000256 512 100 320 75200 1.44739 1.70662 10.3246 100.698 114.246 114.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1870 0.000128 2048 120 880 151520 14.3872 208.279 418.959 641.668 641.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.000256 1024 140 2040 63360 4.58352 3.39414 132.846 104.196 245.123 245.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 920 0.000512 2048 90 2880 35200 3.48979 157.613 104.827 265.975 266.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000512 1024 110 640 36640 1.66883 18.3831 52.4698 72.568 72.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.001024 512 390 320 12160 0.620544 0.36096 2.10646 13.1299 16.3183 16.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1870 0.000128 1024 470 1440 134400 11.1912 6.85162 168.822 209.189 396.191 396.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1990 0.001024 512 500 1120 16800 0.36864 0.3624 6.68509 22.6152 30.1048 30.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 3.2e-05 2048 90 1640 522240 102.689 56.0251 1551.28 1670.35 3380.52 3380.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1440 6.4e-05 4096 220 5480 283200 46.2476 55.6721 4729.08 1675.93 6507.01 6507.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1860 0.000256 512 100 320 75360 1.45584 1.71805 8.70195 101.506 113.453 113.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1870 0.000128 2048 120 880 151440 14.3913 174.508 419.265 608.207 608.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.000256 1024 140 2040 63360 4.61747 3.41197 111.634 104.818 224.585 224.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 920 0.000512 2048 90 2880 35040 3.4751 132.131 104.692 240.346 240.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000512 1024 110 640 36480 1.66474 15.421 52.3983 69.5267 69.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.001024 512 390 320 12480 0.62464 0.362848 2.12106 13.1909 16.3971 16.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1870 0.000128 1024 470 1440 133120 10.998 6.81338 161.159 206.576 385.688 385.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1990 0.001024 512 500 1120 16640 0.370688 0.36288 6.56582 19.7268 27.098 27.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 3.2e-05 2048 90 1640 527360 102.422 56.1975 1543.51 1676.07 3378.37 3378.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1440 6.4e-05 4096 220 5480 282880 46.2456 55.6058 4730.27 1674.26 6506.47 6506.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1860 0.000256 512 100 320 74880 1.45261 1.70381 8.52582 101.313 113.066 113.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1870 0.000128 2048 120 880 151360 14.4159 172.589 418.967 606.016 606.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 0.000256 1024 140 2040 62720 4.55939 3.3751 108.47 103.565 220.073 220.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 920 0.000512 2048 90 2880 34880 3.46317 130.876 104.4 238.784 238.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000512 1024 110 640 36480 1.66733 15.3108 52.4694 69.4906 69.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.001024 512 390 320 11520 0.630912 0.36368 1.81386 13.2397 16.1465 16.2398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1870 0.000128 1024 470 1440 135936 11.1234 6.85056 279.377 209.543 507.031 507.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1990 0.001024 512 500 1120 17088 0.36976 0.363616 10.9724 22.6251 34.4016 34.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 3.2e-05 2048 90 1640 526848 102.33 56.0346 2584.3 1674.11 4416.94 4417.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1440 6.4e-05 4096 220 5480 283776 46.1711 55.5848 7886.45 1677.43 9665.73 9665.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1860 0.000256 512 100 320 75456 1.44957 1.76227 14.1984 101.546 119.028 119.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1870 0.000128 2048 120 880 151584 14.3814 287.703 419.384 721.515 721.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.000256 1024 140 2040 64128 4.60246 3.41606 183.009 105.008 296.142 296.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 920 0.000512 2048 90 2880 35232 3.47792 217.762 104.832 326.117 326.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000512 1024 110 640 36672 1.66707 25.3256 52.4716 79.5074 79.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.001024 512 390 320 12288 0.619648 0.358464 2.88784 13.0949 17.0591 17.1486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1870 0.000128 1024 470 1440 135168 11.101 6.84646 198.723 208.493 425.311 425.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1990 0.001024 512 500 1120 16896 0.36864 0.361568 7.77843 22.4959 31.0753 31.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 3.2e-05 2048 90 1640 525312 109.699 55.9407 1835.66 1673.18 3674.64 3674.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1440 6.4e-05 4096 220 5480 283392 46.2197 55.5928 5550.24 1675.72 7327.86 7327.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1860 0.000256 512 100 320 74880 1.44646 1.70016 9.9065 100.553 113.68 113.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1870 0.000128 2048 120 880 151488 14.3789 205.404 419.083 638.911 638.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.000256 1024 140 2040 63744 4.59366 3.40518 131.014 104.424 243.54 243.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 920 0.000512 2048 90 2880 35136 3.47341 155.178 104.761 263.455 263.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000512 1024 110 640 36480 1.65888 18.0086 52.2997 72.0099 72.0672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.001024 512 390 320 12288 0.621152 0.361248 2.20285 13.1517 16.4376 16.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1870 0.000128 1024 470 1440 133632 11.058 6.83008 163.145 207.772 388.94 389.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1990 0.001024 512 500 1120 16704 0.36864 0.360864 6.42742 18.612 25.8392 25.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 3.2e-05 2048 90 1640 525312 102.199 55.8531 1511.49 1669.3 3339.01 3339.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1440 6.4e-05 4096 220 5480 283392 46.147 55.5787 4581.52 1676.23 6359.55 6359.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1860 0.000256 512 100 320 74880 1.44963 1.8369 8.25619 101.505 113.117 113.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1870 0.000128 2048 120 880 151200 14.3981 168.944 418.579 601.963 602.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.000256 1024 140 2040 63360 4.57734 3.38768 108.159 104.038 220.262 220.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 920 0.000512 2048 90 2880 34848 3.45955 127.287 104.241 235.032 235.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000512 1024 110 640 36288 1.64669 14.8963 52.1727 68.7579 68.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.001024 512 390 320 11520 0.607232 0.35024 1.74125 12.703 15.5005 15.5902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1870 0.000128 1024 470 1440 132096 11.0773 6.81574 152.241 206.855 377.13 377.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1990 0.001024 512 500 1120 16128 0.361216 0.350336 5.90928 20.85 27.5434 27.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 3.2e-05 2048 90 1640 522240 102.14 55.6759 1412.22 1666.82 3237.02 3237.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1440 6.4e-05 4096 220 5480 282624 46.2109 55.6154 4255.19 1676.07 6033.16 6033.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1860 0.000256 512 100 320 74496 1.45203 1.88416 7.8048 101.482 112.696 112.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1870 0.000128 2048 120 880 151296 14.4274 158.255 419.367 592.092 592.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.000256 1024 140 2040 62976 4.55664 3.3751 100.73 103.737 212.493 212.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 920 0.000512 2048 90 2880 34944 3.47734 120.023 104.846 228.388 228.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000512 1024 110 640 36096 1.64922 14.2316 52.0848 68.0094 68.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.001024 512 390 320 10752 0.619424 0.351616 1.77184 12.776 15.6168 15.7102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1870 0.000128 1024 470 1440 136000 11.2081 6.86154 291.64 209.498 519.347 519.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1990 0.001024 512 500 1120 17200 0.370688 0.36448 11.475 22.5998 34.8811 34.9534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 3.2e-05 2048 90 1640 526400 102.966 56.1174 2685.47 1673.76 4518.47 4518.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1440 6.4e-05 4096 220 5480 283800 46.5 55.7445 8086.89 1677.42 9866.64 9866.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1860 0.000256 512 100 320 75600 1.45958 1.88806 14.6446 101.539 119.601 119.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1870 0.000128 2048 120 880 151600 14.3872 298.727 419.159 732.316 732.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.000256 1024 140 2040 64400 4.6393 3.4224 193.073 104.872 306.104 306.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 920 0.000512 2048 90 2880 35200 3.47235 226.59 104.674 334.782 334.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000512 1024 110 640 36700 1.66925 26.5938 52.5409 80.8479 80.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.001024 512 390 320 12400 0.62096 0.362496 2.93728 13.0896 17.1084 17.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1870 0.000128 1024 470 1440 134400 11.1974 6.93302 197.552 208.507 424.326 424.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1990 0.001024 512 500 1120 16800 0.3688 0.362528 7.71475 21.4277 29.9444 30.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 3.2e-05 2048 90 1640 524800 103.107 56.1194 1819.05 1673.56 3652.01 3652.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1440 6.4e-05 4096 220 5480 283200 46.3778 55.7068 5479.54 1674.85 7256.56 7256.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1860 0.000256 512 100 320 75200 1.45229 1.82416 9.97603 101.321 114.645 114.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1870 0.000128 2048 120 880 151400 14.463 203.221 418.687 636.414 636.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.000256 1024 140 2040 64000 4.61168 3.41709 131.087 104.436 243.652 243.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 920 0.000512 2048 90 2880 35000 3.4591 153.522 104.37 261.397 261.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000512 1024 110 640 36600 1.66592 18.1345 52.4539 72.2978 72.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.001024 512 390 320 12000 0.627968 0.362272 2.20666 13.1522 16.4496 16.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1870 0.000128 1024 470 1440 132000 11.1214 6.83024 166.734 206.535 391.353 391.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1990 0.001024 512 500 1120 16800 0.375968 0.36288 6.9953 22.3619 30.1667 30.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 3.2e-05 2048 90 1640 523200 103.506 56.1285 1575.62 1674.2 3409.62 3409.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1440 6.4e-05 4096 220 5480 283200 46.4509 55.7391 4931.89 1674.97 6709.13 6709.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1860 0.000256 512 100 320 75000 1.45814 1.70454 8.74502 99.3816 111.359 111.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1870 0.000128 2048 120 880 151200 14.5036 177.122 418.46 610.127 610.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 0.000256 1024 140 2040 62400 4.60026 3.37958 111.3 103.524 222.908 223.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 920 0.000512 2048 90 2880 34800 3.44954 133.679 104.128 241.3 241.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000512 1024 110 640 36300 1.65453 15.6546 52.1979 69.5483 69.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.001024 512 390 320 12000 0.633728 0.363232 1.88634 13.2227 16.204 16.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1870 0.000128 1024 470 1440 131200 11.1566 6.82752 153.36 206.682 378.159 378.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1990 0.001024 512 500 1120 16000 0.360928 0.354304 6.01258 21.8915 28.6914 28.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 3.2e-05 2048 90 1640 518400 102.919 55.8795 1429.04 1666 3254 3254.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1440 6.4e-05 4096 220 5480 283200 46.2352 55.6867 4367.72 1675.8 6145.53 6145.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1860 0.000256 512 100 320 75200 1.45155 1.70838 8.33597 100.717 112.285 112.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1870 0.000128 2048 120 880 151200 14.398 162.252 418.757 595.453 595.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 0.000256 1024 140 2040 62400 4.57251 3.37715 102.487 103.661 214.2 214.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 920 0.000512 2048 90 2880 34800 3.46282 122.534 105.95 231.99 232.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000512 1024 110 640 36400 1.66912 14.5989 52.4799 68.7906 68.8474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.001024 512 390 320 9600 0.596704 0.33792 1.63949 12.2162 14.8925 14.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1870 0.000128 1024 470 1440 136448 11.1129 6.84646 241.087 209.797 468.982 469.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1990 0.001024 512 500 1152 17152 0.36944 0.363712 9.60531 22.6699 33.0773 33.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 3.2e-05 2048 90 1680 524800 102.868 55.9632 2251.95 1676.68 4087.63 4087.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1440 6.4e-05 4096 220 5472 284224 46.1899 55.6022 6655.93 1678.08 8435.88 8435.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1860 0.000256 512 100 336 75584 1.45405 1.88602 12.6093 101.591 117.613 117.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1870 0.000128 2048 120 912 151520 14.43 253.536 419.473 687.483 687.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 840 0.000256 1024 140 2016 64640 4.60141 3.42016 156.534 104.973 269.632 269.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 920 0.000512 2048 90 2880 35328 3.48602 187.481 104.915 295.925 295.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1290 0.000512 1024 110 624 36832 1.66707 21.1557 52.6458 75.5116 75.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1090 0.001024 512 390 288 12672 0.622208 0.362496 2.30669 13.2266 16.6163 16.7063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1870 0.000128 1024 470 1440 136192 11.1526 6.85046 154.977 209.865 382.985 383.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1990 0.001024 512 500 1152 17152 0.369312 0.364384 6.29155 13.2458 20.3418 20.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 3.2e-05 2048 90 1680 524288 103.023 55.9776 1445.29 1676.98 3281.43 3281.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1440 6.4e-05 4096 220 5472 284032 46.2237 55.6126 4243 1677.11 6022.03 6022.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1860 0.000256 512 100 336 75392 1.45203 1.70778 8.2248 100.578 112.035 112.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1870 0.000128 2048 120 912 151488 14.4394 163.691 419.469 597.645 597.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 840 0.000256 1024 140 2016 64256 4.59072 3.41002 101.618 104.687 214.407 214.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 920 0.000512 2048 90 2880 35264 3.47635 120.115 104.841 228.477 228.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1290 0.000512 1024 110 624 36800 1.66707 13.6868 52.5284 67.924 67.9818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1090 0.001024 512 390 288 12544 0.624288 0.363264 1.64432 13.2507 15.9789 16.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1870 0.000128 1024 470 1440 135936 11.115 6.84035 128.113 209.523 355.724 355.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1990 0.001024 512 500 1152 17088 0.370752 0.36208 5.18253 22.506 28.4882 28.5621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 3.2e-05 2048 90 1680 523776 102.693 56.0026 1196.04 1674.18 3029.08 3029.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1440 6.4e-05 4096 220 5472 284160 46.1407 55.5988 3514.51 1677.26 5293.58 5293.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1860 0.000256 512 100 336 75456 1.44682 1.7065 6.78781 100.628 110.641 110.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1870 0.000128 2048 120 912 151392 14.3929 134.959 419.211 568.603 568.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 840 0.000256 1024 140 2016 64512 4.59638 3.40797 83.9981 104.875 196.977 197.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 920 0.000512 2048 90 2880 35232 3.47354 99.1375 104.823 207.475 207.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1290 0.000512 1024 110 624 36768 1.66922 11.3722 52.5189 65.6039 65.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1090 0.001024 512 390 288 12288 0.615584 0.360448 3.62096 13.0961 17.7922 17.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1870 0.000128 1024 470 1440 136320 11.1885 6.85818 231.853 209.671 459.707 459.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1990 0.001024 512 500 1152 17120 0.372224 0.362688 9.29485 22.7676 32.8711 32.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 3.2e-05 2048 90 1680 524800 103.257 56.1357 2182.31 1675.58 4017.45 4017.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1440 6.4e-05 4096 220 5472 284160 46.4173 55.7224 6440.8 1676.09 8219.12 8219.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1860 0.000256 512 100 336 75520 1.45971 1.82259 12.0504 101.556 116.958 117.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1870 0.000128 2048 120 912 151520 14.3831 246.026 428.565 689.019 689.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 0.000256 1024 140 2016 64640 4.62246 3.42579 152.287 104.909 265.343 265.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 920 0.000512 2048 90 2880 35320 3.48835 180.57 104.848 288.953 289.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000512 1024 110 624 36840 1.67114 20.4288 52.51 74.6514 74.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1090 0.001024 512 390 288 12480 0.622016 0.36256 2.20749 13.1597 16.4507 16.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1870 0.000128 1024 470 1440 136320 11.1446 6.86131 152.583 209.859 380.585 380.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1990 0.001024 512 500 1152 16960 0.37184 0.36304 6.13178 22.6504 29.5903 29.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 3.2e-05 2048 90 1680 524800 103.067 56.037 1429.02 1676.84 3265.12 3265.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1440 6.4e-05 4096 220 5472 284000 46.2397 55.679 4194.25 1677.02 5973.27 5973.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1860 0.000256 512 100 336 75360 1.45203 1.76803 7.97856 101.511 112.781 112.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1870 0.000128 2048 120 912 151440 14.391 161.323 419.326 595.085 595.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 0.000256 1024 140 2016 64320 4.58698 3.40586 99.5455 104.608 212.247 212.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 920 0.000512 2048 90 2880 35280 3.48787 118.493 104.916 226.942 226.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000512 1024 110 624 36800 1.6713 13.4124 52.5449 67.6721 67.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1090 0.001024 512 390 288 12160 0.620544 0.360448 1.58624 13.087 15.7492 15.8413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1870 0.000128 1024 470 1440 135360 11.1474 6.86326 123.963 209.083 351.196 351.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1990 0.001024 512 500 1152 16800 0.372288 0.360448 5.11382 22.239 28.1549 28.2329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 3.2e-05 2048 90 1680 524160 103.197 56.079 1167.73 1675.37 3002.54 3002.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1440 6.4e-05 4096 220 5472 283920 46.3621 55.7129 3431.27 1676.96 5210.38 5210.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1860 0.000256 512 100 336 75360 1.46042 1.81862 6.708 101.595 111.654 111.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1870 0.000128 2048 120 912 151440 14.4026 132.764 419.487 566.699 566.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 0.000256 1024 140 2016 64320 4.61386 3.41866 82.2967 104.667 195.096 195.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 920 0.000512 2048 90 2880 35160 3.46726 96.9224 104.715 205.149 205.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 0.000512 1024 110 624 36720 1.6697 11.1109 52.4997 65.3231 65.3819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1090 0.001024 512 390 288 12000 0.624672 0.362496 1.31901 13.1137 15.5188 15.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1870 0.000128 1024 470 1440 135936 11.1257 6.85811 329.231 209.447 556.805 556.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1990 0.001024 512 500 1152 17088 0.367424 0.361088 12.8562 22.5581 36.2176 36.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 3.2e-05 2048 90 1680 524544 102.99 56.059 3048.8 1675.82 4883.85 4883.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1440 6.4e-05 4096 220 5472 284160 46.2347 55.653 8907.35 1677.06 10686.4 10686.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1860 0.000256 512 100 336 75552 1.45114 1.88579 16.9257 101.579 121.913 121.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1870 0.000128 2048 120 912 151488 14.4227 343.75 419.441 777.659 777.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 0.000256 1024 140 2016 64512 4.59571 3.41373 214.8 104.81 327.726 327.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 920 0.000512 2048 90 2880 35328 3.48128 252.154 104.944 360.624 360.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000512 1024 110 624 36816 1.66723 28.8752 52.5179 83.1036 83.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.001024 512 390 288 12480 0.621696 0.362688 2.86413 13.1899 17.1387 17.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1870 0.000128 1024 470 1440 135936 11.1238 6.84518 205.307 209.545 432.955 433.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1990 0.001024 512 500 1152 17088 0.368608 0.364128 8.31078 22.667 31.782 31.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 3.2e-05 2048 90 1680 523776 102.674 55.9093 1911.86 1674.13 3744.74 3744.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1440 6.4e-05 4096 220 5472 284160 46.1558 55.5947 5614.41 1678.13 7394.38 7394.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1860 0.000256 512 100 336 75456 1.44714 1.70442 10.8014 100.63 114.655 114.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1870 0.000128 2048 120 912 151392 14.4364 215.822 419.248 649.551 649.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 0.000256 1024 140 2016 64512 4.5984 3.4088 134.265 104.89 247.261 247.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 920 0.000512 2048 90 2880 35232 3.48221 158.28 104.835 266.641 266.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000512 1024 110 624 36768 1.66832 18.1843 52.5248 72.4206 72.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.001024 512 390 288 12288 0.618464 0.359968 1.89011 13.0996 16.066 16.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1870 0.000128 1024 470 1440 134784 11.1604 6.85206 164.172 209.071 391.397 391.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1990 0.001024 512 500 1152 16992 0.368608 0.36112 6.7952 21.5454 29.1419 29.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 3.2e-05 2048 90 1680 523008 103.13 56.0236 1538.15 1676.15 3373.62 3373.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1440 6.4e-05 4096 220 5472 283968 46.2117 55.6476 4540.18 1676.5 6318.62 6318.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1860 0.000256 512 100 336 75168 1.44794 1.70262 8.81744 100.677 112.716 112.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1870 0.000128 2048 120 912 151344 14.3954 175.053 419.256 608.748 608.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 0.000256 1024 140 2016 63936 4.60784 3.41136 108.372 104.683 221.174 221.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 920 0.000512 2048 90 2880 35136 3.4696 128.092 104.693 236.299 236.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000512 1024 110 624 36720 1.66304 14.6551 52.5198 68.8806 68.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1090 0.001024 512 390 288 12096 0.617408 0.356064 1.86163 13.0095 15.9423 16.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1870 0.000128 1024 470 1440 135168 11.105 6.84986 139.685 208.621 366.396 366.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1990 0.001024 512 500 1152 16896 0.36944 0.362496 5.77984 22.3911 28.975 29.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 3.2e-05 2048 90 1680 522240 103.072 55.9652 1300 1674.21 3133.42 3133.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1440 6.4e-05 4096 220 5472 283776 46.202 55.6122 3831.09 1676.75 5609.73 5609.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1860 0.000256 512 100 336 74880 1.44835 1.7071 7.5095 101.353 112.088 112.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1870 0.000128 2048 120 912 151296 14.3916 147.779 419.203 581.416 581.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 0.000256 1024 140 2016 63744 4.59648 3.40378 91.4669 104.494 204.061 204.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 920 0.000512 2048 90 2880 35136 3.47341 108.159 104.824 216.503 216.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 0.000512 1024 110 624 36672 1.66525 12.4469 52.5196 66.675 66.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1090 0.001024 512 390 288 12288 0.622944 0.36192 1.54326 13.16 15.7878 15.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1870 0.000128 1024 470 1440 136192 11.156 6.85421 304.888 209.281 532.319 532.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1990 0.001024 512 500 1152 17024 0.368864 0.362496 12.0182 22.5424 35.3628 35.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 3.2e-05 2048 90 1680 525056 103.159 56.0947 2818.3 1674.76 4652.48 4652.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1440 6.4e-05 4096 220 5472 284144 46.3788 55.7056 8221.76 1675.5 9999.43 9999.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1860 0.000256 512 100 336 75488 1.45821 1.89235 15.8607 101.548 120.834 120.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1870 0.000128 2048 120 912 151480 14.4018 317.85 419.138 751.435 751.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.000256 1024 140 2016 64512 4.61872 3.42138 198.456 104.735 311.338 311.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 920 0.000512 2048 90 2880 35280 3.47248 232.322 104.752 340.59 340.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000512 1024 110 624 36792 1.66912 26.721 52.4568 80.8922 80.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.001024 512 390 288 12320 0.619904 0.360448 2.79446 13.1096 16.9848 17.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1870 0.000128 1024 470 1440 136192 11.1281 6.84928 191.89 209.358 419.361 419.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1990 0.001024 512 500 1152 16800 0.367968 0.358464 7.804 22.5745 31.1783 31.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 3.2e-05 2048 90 1680 523264 102.944 56.0032 1775.06 1672.55 3606.72 3606.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1440 6.4e-05 4096 220 5472 284032 46.2383 55.6788 5213.82 1675.23 6991.04 6991.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1860 0.000256 512 100 336 75264 1.45277 1.70931 10.3301 100.551 114.114 114.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1870 0.000128 2048 120 912 151424 14.3958 201.173 418.961 634.576 634.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.000256 1024 140 2016 64512 4.60237 3.41722 125.647 104.806 238.573 238.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 920 0.000512 2048 90 2880 35168 3.46842 147.186 104.602 255.299 255.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000512 1024 110 624 36736 1.6728 16.8875 52.4513 71.0548 71.1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.001024 512 390 288 12096 0.620544 0.361728 1.80931 13.1392 16.0294 16.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1870 0.000128 1024 470 1440 135744 11.201 6.85491 156.735 209.61 384.538 384.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1990 0.001024 512 500 1152 16800 0.36864 0.36176 6.49046 13.1011 20.3942 20.4698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 3.2e-05 2048 90 1680 524160 103.01 56.0583 1459.36 1674.1 3292.7 3292.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1440 6.4e-05 4096 220 5472 283920 46.3946 55.7204 4286.46 1676.33 6064.99 6065.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1860 0.000256 512 100 336 75264 1.46221 1.8903 8.57827 101.585 113.587 113.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1870 0.000128 2048 120 912 151368 14.4731 165.435 419.381 599.332 599.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 0.000256 1024 140 2016 64512 4.63315 3.42685 103.093 104.97 216.224 216.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 920 0.000512 2048 90 2880 35112 3.46931 121.018 104.694 229.224 229.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000512 1024 110 624 36624 1.6655 13.8399 52.4208 67.9697 68.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.001024 512 390 288 11424 0.620896 0.354304 1.36851 12.8874 15.3344 15.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1870 0.000128 1024 470 1440 136192 11.1231 6.84646 141.99 209.521 369.616 369.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1990 0.001024 512 500 1152 16576 0.371456 0.365568 5.79238 21.5941 28.1948 28.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 3.2e-05 2048 90 1680 523264 102.782 55.9292 1311.85 1672.96 3143.68 3143.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1440 6.4e-05 4096 220 5472 284032 46.1596 55.5935 3879.04 1675.92 5656.8 5656.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1860 0.000256 512 100 336 74816 1.44794 1.70838 7.70691 101.292 112.228 112.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1870 0.000128 2048 120 912 151200 14.3838 149.424 418.685 582.537 582.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 0.000256 1024 140 2016 63616 4.54624 3.38534 92.1462 103.763 203.942 204.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 920 0.000512 2048 90 2880 34944 3.45888 108.968 104.309 216.781 216.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000512 1024 110 624 36512 1.65658 12.6935 52.3048 66.7006 66.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1090 0.001024 512 390 288 11648 0.61808 0.35504 1.53341 12.9123 15.5193 15.6109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1870 0.000128 1024 470 1440 136192 11.1502 6.84646 292.476 209.665 520.274 520.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1990 0.001024 512 500 1152 17152 0.37184 0.362496 11.6468 21.5879 34.0402 34.1139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 3.2e-05 2048 90 1680 524288 103.005 55.978 2733.24 1675.39 4567.77 4567.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1440 6.4e-05 4096 220 5472 284032 46.2094 55.596 7944.41 1676.44 9722.75 9722.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1860 0.000256 512 100 336 75392 1.4521 1.71187 15.5784 101.476 120.291 120.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1870 0.000128 2048 120 912 151488 14.4384 308.635 419.134 742.251 742.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.000256 1024 140 2016 64256 4.59606 3.40986 189.155 104.584 301.846 301.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 920 0.000512 2048 90 2880 35264 3.47949 218.696 105.823 328.043 328.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000512 1024 110 624 36800 1.6672 25.5554 52.4809 79.7499 79.8057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.001024 512 390 288 12544 0.623712 0.364544 2.7479 13.2387 17.0722 17.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1870 0.000128 1024 470 1440 135168 11.1478 6.86237 187.098 211.128 416.379 416.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1990 0.001024 512 500 1152 16896 0.366592 0.361952 7.44467 22.6202 30.8656 30.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 3.2e-05 2048 90 1680 524288 103.002 56.0189 1772.19 1692.01 3623.39 3623.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1440 6.4e-05 4096 220 5472 283904 46.2172 55.5969 5133.16 1692.96 6928.03 6928.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1860 0.000256 512 100 336 75264 1.44998 1.71376 10.0396 101.931 115.207 115.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1870 0.000128 2048 120 912 151424 14.3777 200.593 423.179 638.197 638.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.000256 1024 140 2016 64000 4.60438 3.40992 120.877 105.702 234.695 234.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 920 0.000512 2048 90 2880 35200 3.47677 139.013 105.771 248.3 248.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000512 1024 110 624 36736 1.66912 16.6263 52.9943 71.3312 71.3892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.001024 512 390 288 11776 0.618848 0.357632 1.8255 13.0622 15.9612 16.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1870 0.000128 1024 470 1440 135168 11.0881 6.89811 155.523 208.493 382.144 382.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1990 0.001024 512 500 1152 16896 0.371808 0.361312 6.12941 13.1414 20.0747 20.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 3.2e-05 2048 90 1680 522240 103.101 55.9025 1477.79 1673.19 3310.14 3310.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1440 6.4e-05 4096 220 5472 283776 46.2234 55.601 4289.42 1675.74 6067.06 6067.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1860 0.000256 512 100 336 74880 1.4472 1.70442 8.49843 101.313 113.033 113.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1870 0.000128 2048 120 912 151296 14.4247 167.762 418.941 601.171 601.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.000256 1024 140 2016 63744 4.5975 3.40627 99.7358 104.424 212.266 212.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 920 0.000512 2048 90 2880 35136 3.47818 114.055 104.761 222.34 222.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000512 1024 110 624 36672 1.66707 13.9162 52.4984 68.1244 68.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.001024 512 390 288 12288 0.622464 0.362272 1.53939 13.1523 15.7751 15.8646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1870 0.000128 1024 470 1440 135168 11.1644 6.95485 137.212 209.409 364.878 364.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1990 0.001024 512 500 1152 16384 0.364928 0.358016 5.28118 22.3556 28.4281 28.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 3.2e-05 2048 90 1680 520192 103.184 55.9517 1295.11 1671.8 3126.21 3126.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1440 6.4e-05 4096 220 5472 283136 46.217 55.5896 3770.37 1675.19 5547.44 5547.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1860 0.000256 512 100 336 75264 1.45203 1.70803 7.69024 99.3667 110.29 110.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1870 0.000128 2048 120 912 151296 14.4206 147.701 419.411 581.577 581.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 0.000256 1024 140 2016 63488 4.61741 3.41197 87.1985 104.93 200.257 200.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 920 0.000512 2048 90 2880 35072 3.48365 100.097 104.833 208.456 208.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000512 1024 110 624 36608 1.66874 12.3069 52.523 66.54 66.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.001024 512 390 288 11264 0.608832 0.350464 1.35472 12.6894 15.1031 15.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1870 0.000128 1024 470 1440 135936 11.1936 6.85619 284.075 209.729 512.006 512.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1990 0.001024 512 500 1152 17136 0.37216 0.364 11.7596 22.6079 35.1709 35.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 3.2e-05 2048 90 1680 524160 103.271 56.1034 2670.64 1675.78 4505.96 4506.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1440 6.4e-05 4096 220 5472 284112 46.3872 55.7114 7958.71 1676.72 9737.61 9737.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1860 0.000256 512 100 336 75456 1.45763 1.7113 15.3398 100.945 119.526 119.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1870 0.000128 2048 120 912 151488 14.3913 302.314 419.518 736.27 736.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.000256 1024 140 2016 64512 4.62886 3.42528 187.223 105.05 300.431 300.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 920 0.000512 2048 90 2880 35280 3.48138 221.549 104.913 329.988 330.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000512 1024 110 624 36792 1.67133 25.301 52.5148 79.53 79.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.001024 512 390 288 12384 0.622464 0.363488 2.78675 13.1423 17.0137 17.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1870 0.000128 1024 470 1440 134784 11.1548 6.85056 197.777 209.067 424.991 425.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1990 0.001024 512 500 1152 16992 0.370208 0.36432 8.12365 22.6091 31.537 31.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 3.2e-05 2048 90 1680 523008 103.196 56.064 1850.03 1676.13 3685.59 3685.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1440 6.4e-05 4096 220 5472 283968 46.211 55.6495 5468.95 1677.28 7248.18 7248.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1860 0.000256 512 100 336 75168 1.45203 1.80832 10.4831 101.448 115.261 115.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1870 0.000128 2048 120 912 151344 14.3855 208.807 419.196 642.435 642.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.000256 1024 140 2016 63936 4.60973 3.41094 129.518 104.684 242.323 242.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 920 0.000512 2048 90 2880 35136 3.46947 153.437 104.697 261.647 261.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000512 1024 110 624 36720 1.6711 17.5124 52.522 71.748 71.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.001024 512 390 288 12096 0.614432 0.357696 2.01197 13.0001 16.0825 16.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1870 0.000128 1024 470 1440 134784 11.2111 6.86298 167.262 209.038 394.51 394.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1990 0.001024 512 500 1152 16416 0.368096 0.359904 6.65024 22.4543 29.9018 29.9755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 3.2e-05 2048 90 1680 521856 102.934 55.9821 1563.26 1669.16 3391.5 3391.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1440 6.4e-05 4096 220 5472 283392 46.3721 55.7158 4632.85 1674.34 6409.37 6409.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1860 0.000256 512 100 336 75168 1.45693 1.88682 8.95626 101.46 113.834 113.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1870 0.000128 2048 120 912 151200 14.3729 177.124 418.755 610.294 610.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 0.000256 1024 140 2016 63936 4.63443 3.41478 110.11 104.725 222.986 223.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 920 0.000512 2048 90 2880 34992 3.46317 130.156 107.737 241.398 241.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000512 1024 110 624 36504 1.65757 15.0046 52.2916 68.9979 69.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.001024 512 390 288 12096 0.622144 0.360032 1.60125 13.0421 15.7262 15.8165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1870 0.000128 1024 470 1440 133632 11.077 6.82899 166.744 207.736 392.522 392.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1990 0.001024 512 500 1152 16704 0.368224 0.3592 6.9503 23.3924 31.1416 31.2137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 3.2e-05 2048 90 1680 520704 102.77 55.9448 1561.24 1670.49 3390.61 3390.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1440 6.4e-05 4096 220 5472 283968 46.1533 55.5832 4652.36 1677.42 6431.61 6431.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1860 0.000256 512 100 336 74880 1.45104 1.81706 8.86694 101.543 113.751 113.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1870 0.000128 2048 120 912 151200 14.4653 177.985 419.236 611.732 611.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.000256 1024 140 2016 63360 4.57997 3.41018 109.584 104.126 221.802 221.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 920 0.000512 2048 90 2880 34848 3.45907 130.265 104.319 238.087 238.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000512 1024 110 624 36576 1.66678 15.1757 52.5209 69.4085 69.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.001024 512 390 288 11520 0.608 0.350624 1.7567 12.7133 15.5247 15.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1870 0.000128 1024 470 1440 136320 11.1386 6.85875 281.453 209.686 509.277 509.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1990 0.001024 512 500 1152 16960 0.36864 0.362944 11.3501 21.5452 33.7023 33.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 3.2e-05 2048 90 1680 524800 102.995 56.0558 2647.06 1675.42 4481.7 4481.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1440 6.4e-05 4096 220 5472 284000 46.2561 55.684 7864.47 1675.6 9642.1 9642.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1860 0.000256 512 100 336 75360 1.45203 1.84118 14.9822 101.469 119.817 119.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1870 0.000128 2048 120 912 151440 14.4002 298.684 419.14 732.27 732.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.000256 1024 140 2016 64320 4.58794 3.40787 182.363 104.521 294.981 295.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 920 0.000512 2048 90 2880 35280 3.47824 218.851 104.831 327.206 327.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000512 1024 110 624 36800 1.67229 24.8959 52.5023 79.1135 79.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.001024 512 390 288 12160 0.619264 0.358816 2.70506 13.0764 16.8582 16.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1870 0.000128 1024 470 1440 134400 11.0868 6.83421 200.098 208.341 426.494 426.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1990 0.001024 512 500 1152 16640 0.366592 0.360544 8.09264 22.428 31.3225 31.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 3.2e-05 2048 90 1680 524800 102.8 55.989 1897.97 1676.89 3733.81 3733.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1440 6.4e-05 4096 220 5472 283840 46.1373 55.5837 5581.29 1677.27 7360.36 7360.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1860 0.000256 512 100 336 75200 1.44874 1.88173 10.7662 101.455 115.623 115.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1870 0.000128 2048 120 912 151360 14.388 214.548 419.346 648.326 648.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.000256 1024 140 2016 64000 4.56957 3.39222 131.76 104.275 244.097 244.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 920 0.000512 2048 90 2880 35200 3.48829 156.726 104.909 265.168 265.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000512 1024 110 624 36640 1.66624 17.8241 52.4308 71.9643 72.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.001024 512 390 288 12160 0.620672 0.361056 2.05965 13.1405 16.2813 16.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1870 0.000128 1024 470 1440 134400 11.2012 6.88221 166.218 209.044 393.479 393.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1990 0.001024 512 500 1152 16800 0.370176 0.361536 6.80698 22.5906 30.196 30.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 3.2e-05 2048 90 1680 522240 102.754 55.9674 1554.5 1668.96 3382.35 3382.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1440 6.4e-05 4096 220 5472 283680 46.2558 55.6578 4609.64 1674.72 6386.35 6386.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1860 0.000256 512 100 336 74880 1.45517 1.70803 9.05523 100.397 112.684 112.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1870 0.000128 2048 120 912 151200 14.3996 176.413 418.752 609.608 609.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.000256 1024 140 2016 64320 4.60627 3.4145 109.954 104.729 222.805 222.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 920 0.000512 2048 90 2880 35040 3.47194 129.238 104.618 237.373 237.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000512 1024 110 624 36480 1.6585 15.0081 52.2851 68.9933 69.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.001024 512 390 288 11520 0.629984 0.360448 1.75792 13.1824 16.0285 16.1202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1870 0.000128 1024 470 1440 133120 11.0074 6.81574 153.652 206.767 378.376 378.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1990 0.001024 512 500 1152 16640 0.370272 0.363232 6.47814 13.2419 20.5239 20.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 3.2e-05 2048 90 1680 522240 103.217 56.0028 1452.16 1677.67 3289.22 3289.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1440 6.4e-05 4096 220 5472 282880 46.2582 55.595 4246.47 1676.14 6024.55 6024.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1860 0.000256 512 100 336 74880 1.44941 1.70035 8.40064 102.411 114.034 114.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1870 0.000128 2048 120 912 151040 14.4072 163.926 418.947 597.324 597.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 0.000256 1024 140 2016 62720 4.5647 3.37475 99.8368 103.652 211.527 211.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 920 0.000512 2048 90 2880 34880 3.46317 119.914 104.501 227.92 227.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000512 1024 110 624 36480 1.66269 13.7114 52.4468 67.8641 67.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.001024 512 390 288 11520 0.633952 0.364352 1.77965 13.2535 16.1267 16.2161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1870 0.000128 1024 470 1450 135936 11.1311 6.84506 249.166 209.819 477.103 477.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1990 0.001024 512 500 1150 17152 0.36992 0.366592 10.0486 22.7959 33.6523 33.7232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 3.2e-05 2048 90 1650 527872 102.358 56.0775 2304.75 1676.86 4140.22 4140.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1440 6.4e-05 4096 220 5450 284096 46.1807 55.6093 6952.03 1677.61 8731.51 8731.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1860 0.000256 512 100 300 75776 1.45066 1.88493 11.951 101.594 116.954 117.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1870 0.000128 2048 120 900 151584 14.4116 263.634 419.637 697.728 697.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 840 0.000256 1024 140 2050 64640 4.60275 3.42013 165.894 104.983 279 279.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 920 0.000512 2048 90 2900 35296 3.4784 197.545 104.914 305.978 306.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1290 0.000512 1024 110 650 36736 1.67293 22.8208 52.521 77.0588 77.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1090 0.001024 512 390 300 12416 0.62464 0.363296 2.4568 13.2287 16.7722 16.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1870 0.000128 1024 470 1450 135680 11.1865 6.85027 160.735 209.863 388.773 388.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1990 0.001024 512 500 1150 17152 0.370336 0.363936 6.54666 13.2356 20.5878 20.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 3.2e-05 2048 90 1650 527360 102.524 55.9676 1475.88 1676.96 3311.49 3311.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1440 6.4e-05 4096 220 5450 283904 46.2298 55.6003 4408.41 1677.71 6188.04 6188.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1860 0.000256 512 100 300 75648 1.45248 1.70227 7.76896 99.0185 110.015 110.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1870 0.000128 2048 120 900 151552 14.4125 167.316 419.532 601.307 601.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 840 0.000256 1024 140 2050 64256 4.59677 3.40349 105.698 104.687 218.488 218.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 920 0.000512 2048 90 2900 35264 3.47946 125.035 104.913 233.471 233.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1290 0.000512 1024 110 650 36672 1.67322 14.7265 52.4816 68.922 68.9787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1090 0.001024 512 390 300 12288 0.625952 0.36256 1.70077 13.2499 16.0365 16.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1870 0.000128 1024 470 1450 135168 11.1769 6.84426 131.389 209.363 358.911 359.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1990 0.001024 512 500 1150 17088 0.369664 0.364192 5.45398 22.5913 28.8459 28.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 3.2e-05 2048 90 1650 526848 102.372 55.9445 1210.44 1672.71 3041.64 3041.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1440 6.4e-05 4096 220 5450 283968 46.1273 55.6024 3610.73 1676.01 5388.55 5388.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1860 0.000256 512 100 300 75648 1.45149 1.70573 6.44915 101.437 111.115 111.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1870 0.000128 2048 120 900 151488 14.4046 137.595 418.988 571.034 571.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 840 0.000256 1024 140 2050 64512 4.59494 3.40982 87.4714 104.799 200.375 200.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 920 0.000512 2048 90 2900 35232 3.4801 102.841 104.813 211.178 211.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1290 0.000512 1024 110 650 36672 1.66947 12.2147 52.4761 66.4053 66.4638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1090 0.001024 512 390 300 11904 0.621472 0.361792 3.65302 13.086 17.8188 17.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1870 0.000128 1024 470 1450 136000 11.2018 6.86563 234.645 209.792 462.644 462.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1990 0.001024 512 500 1150 17120 0.372672 0.363808 9.38326 22.8291 33.0202 33.0971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 3.2e-05 2048 90 1650 528000 102.76 56.1125 2163.47 1676.54 3999.06 3999.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1440 6.4e-05 4096 220 5450 284080 46.4138 55.7172 6452.99 1677.04 8232.24 8232.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1860 0.000256 512 100 300 75760 1.45987 1.8903 11.1227 101.595 116.14 116.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1870 0.000128 2048 120 900 151560 14.4154 243.992 419.426 677.877 677.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 0.000256 1024 140 2050 64640 4.61869 3.42346 154.77 104.977 267.893 267.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 920 0.000512 2048 90 2900 35280 3.48442 182.958 104.868 291.356 291.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000512 1024 110 650 36720 1.67107 21.3135 52.507 75.5347 75.5917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1090 0.001024 512 390 300 12320 0.623104 0.362688 2.30774 13.1657 16.5563 16.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1870 0.000128 1024 470 1450 135680 11.1939 6.85523 150.436 209.867 378.487 378.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1990 0.001024 512 500 1150 16960 0.36864 0.362496 6.08896 13.1944 20.0862 20.1602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 3.2e-05 2048 90 1650 527360 102.652 56.0415 1387.88 1677 3223.73 3223.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1440 6.4e-05 4096 220 5450 284000 46.2848 55.6916 4138.88 1676.99 5917.93 5918.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1860 0.000256 512 100 300 75520 1.45075 1.82262 7.20982 101.549 112.106 112.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1870 0.000128 2048 120 900 151520 14.4241 157.168 419.375 591.01 591.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 0.000256 1024 140 2050 64320 4.58422 3.40893 99.3005 104.609 212.003 212.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 920 0.000512 2048 90 2900 35200 3.48109 117.467 104.77 225.765 225.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000512 1024 110 650 36640 1.66618 13.8008 52.453 67.9609 68.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1090 0.001024 512 390 300 12160 0.620096 0.360416 1.64499 13.0889 15.8156 15.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1870 0.000128 1024 470 1450 135360 11.1419 6.84934 125.579 209.089 352.797 352.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1990 0.001024 512 500 1150 16800 0.370208 0.360448 5.15882 22.3709 28.3312 28.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 3.2e-05 2048 90 1650 526080 102.917 56.0538 1155.76 1675.39 2990.29 2990.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1440 6.4e-05 4096 220 5450 283920 46.3564 55.7113 3449.45 1676.97 5228.57 5228.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1860 0.000256 512 100 300 75600 1.46374 1.71008 6.10768 100.095 109.446 109.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1870 0.000128 2048 120 900 151440 14.3891 132.082 419.322 565.836 565.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 0.000256 1024 140 2050 64320 4.60922 3.41427 83.6543 104.673 196.454 196.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 920 0.000512 2048 90 2900 35160 3.47584 98.5457 104.784 206.849 206.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 0.000512 1024 110 650 36600 1.6665 11.6639 52.4613 65.834 65.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1090 0.001024 512 390 300 12000 0.625184 0.361824 1.37341 13.1157 15.5728 15.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1870 0.000128 1024 470 1450 134400 11.0818 6.83235 107.386 208.247 333.68 333.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1990 0.001024 512 500 1150 16640 0.36864 0.360608 4.46198 22.2966 27.5614 27.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 3.2e-05 2048 90 1650 527360 102.38 56.0702 993.852 1677.06 2829.52 2829.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1440 6.4e-05 4096 220 5450 283840 46.1271 55.5944 2971.65 1677.45 4750.9 4750.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1860 0.000256 512 100 300 75200 1.45146 1.76538 5.30314 101.459 110.049 110.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1870 0.000128 2048 120 900 151360 14.4013 113.111 427.48 555.04 555.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 840 0.000256 1024 140 2050 64000 4.57136 3.3983 71.6029 104.286 183.959 184.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 920 0.000512 2048 90 2900 35040 3.46317 84.1185 104.561 192.185 192.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1290 0.000512 1024 110 650 36480 1.66317 9.98218 52.3536 64.0425 64.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1090 0.001024 512 390 300 12160 0.622624 0.362592 1.33693 13.1395 15.562 15.6528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1870 0.000128 1024 470 1450 135552 11.165 6.85322 323.269 209.476 550.9 551.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1990 0.001024 512 500 1150 17088 0.3688 0.360416 12.6484 22.6746 36.1234 36.1968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 3.2e-05 2048 90 1650 527616 102.495 56.0906 2956.22 1676.05 4791.02 4791.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1440 6.4e-05 4096 220 5450 284064 46.2314 55.6639 8755.01 1677.18 10534.2 10534.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1860 0.000256 512 100 300 75744 1.44998 1.70803 15.0557 101.485 119.772 119.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1870 0.000128 2048 120 900 151584 14.4319 334.646 419.656 768.78 768.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 0.000256 1024 140 2050 64512 4.59981 3.41264 213.09 104.821 326.024 326.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 920 0.000512 2048 90 2900 35280 3.48202 249.592 104.905 358.025 358.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000512 1024 110 650 36720 1.66867 29.569 52.5159 83.7973 83.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.001024 512 390 300 12288 0.622624 0.361888 2.90448 13.194 17.1845 17.2745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1870 0.000128 1024 470 1450 135168 11.1665 6.84467 199.798 209.518 427.47 427.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1990 0.001024 512 500 1150 17088 0.369792 0.362496 8.17318 22.7909 31.7681 31.8444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 3.2e-05 2048 90 1650 526848 102.344 56.048 1832.37 1673.89 3664.82 3664.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1440 6.4e-05 4096 220 5450 283968 46.1394 55.5914 5437.13 1677.2 7216.14 7216.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1860 0.000256 512 100 300 75648 1.45021 1.70582 9.54778 101.169 113.944 114.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1870 0.000128 2048 120 900 151488 14.4029 206.964 423.548 644.959 645.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 0.000256 1024 140 2050 64512 4.59475 3.41088 132.1 104.874 245.08 245.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 920 0.000512 2048 90 2900 35232 3.48483 155.489 104.966 263.982 264.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000512 1024 110 650 36672 1.67053 18.3946 52.5091 72.6152 72.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.001024 512 390 300 11904 0.622624 0.358304 1.79226 13.0955 15.9672 16.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1870 0.000128 1024 470 1450 134784 11.154 6.85226 162.339 208.919 389.403 389.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1990 0.001024 512 500 1150 16992 0.368864 0.362496 6.61856 22.7084 30.1289 30.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 3.2e-05 2048 90 1650 527616 102.464 56.1336 1496.1 1675.04 3329.9 3330.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1440 6.4e-05 4096 220 5450 283680 46.2126 55.6517 4448.16 1675.3 6225.4 6225.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1860 0.000256 512 100 300 75456 1.44998 1.70506 7.8751 99.9054 111.006 111.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1870 0.000128 2048 120 900 151488 14.3894 169.677 419.116 603.229 603.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 0.000256 1024 140 2050 63936 4.60598 3.41197 107.085 104.61 219.811 219.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 920 0.000512 2048 90 2900 35136 3.4767 126.889 104.698 235.105 235.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000512 1024 110 650 36576 1.66298 14.9565 52.4084 69.0696 69.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1090 0.001024 512 390 300 11520 0.620672 0.356352 1.86736 12.9923 15.9371 16.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1870 0.000128 1024 470 1450 133632 11.2015 6.84016 137.074 208.821 364.075 364.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1990 0.001024 512 500 1150 16896 0.369248 0.362496 5.63254 21.4641 27.9007 27.9753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 3.2e-05 2048 90 1650 525312 102.566 56.0146 1268.66 1674.39 3101.79 3101.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1440 6.4e-05 4096 220 5450 283776 46.209 55.597 3793.86 1676.93 5572.68 5572.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1860 0.000256 512 100 300 75264 1.44896 1.70189 6.71306 99.891 109.826 109.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1870 0.000128 2048 120 900 151296 14.4288 144.383 419.077 577.932 578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 0.000256 1024 140 2050 63744 4.59939 3.40352 91.1899 104.498 203.792 203.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 920 0.000512 2048 90 2900 35136 3.48221 108.098 104.91 216.534 216.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000512 1024 110 650 36480 1.66502 12.8082 52.3884 66.9037 66.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1090 0.001024 512 390 300 11520 0.627072 0.36128 1.5663 13.1635 15.8155 15.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1870 0.000128 1024 470 1450 135744 11.1813 6.85594 298.063 209.465 525.705 525.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1990 0.001024 512 500 1150 17024 0.368704 0.362112 11.6935 22.665 35.1611 35.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 3.2e-05 2048 90 1650 527744 102.763 56.128 2714.68 1676.22 4549.96 4550.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1440 6.4e-05 4096 220 5450 284032 46.3774 55.6989 8033.04 1677 9812.21 9812.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1860 0.000256 512 100 300 75712 1.45872 1.71213 13.8716 101.178 118.292 118.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1870 0.000128 2048 120 900 151536 14.3772 307.354 419.375 741.148 741.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.000256 1024 140 2050 64512 4.61408 3.41958 196.054 104.824 309.011 309.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 920 0.000512 2048 90 2900 35280 3.48605 228.831 104.911 337.273 337.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000512 1024 110 650 36680 1.67005 27.2178 52.4677 81.3981 81.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.001024 512 390 300 12096 0.62336 0.36224 2.8065 13.1122 17.003 17.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1870 0.000128 1024 470 1450 135296 11.1894 6.84634 187.948 209.562 415.682 415.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1990 0.001024 512 500 1150 16800 0.366592 0.362496 7.70458 22.7156 31.2167 31.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 3.2e-05 2048 90 1650 526848 102.509 56.2292 1720.3 1674.36 3553.56 3553.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1440 6.4e-05 4096 220 5450 283808 46.2438 55.6566 5110.34 1677.59 6889.92 6890.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1860 0.000256 512 100 300 75488 1.45203 1.70912 9.15811 100.095 112.489 112.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1870 0.000128 2048 120 900 151424 14.4238 195.074 426.993 636.536 636.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 0.000256 1024 140 2050 64512 4.60371 3.41382 124.796 104.908 237.822 237.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 920 0.000512 2048 90 2900 35168 3.46771 145.621 104.772 253.909 253.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000512 1024 110 650 36624 1.66902 17.2461 52.4742 71.4319 71.4906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.001024 512 390 300 12096 0.622112 0.36112 1.85869 13.1501 16.0913 16.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1870 0.000128 1024 470 1450 135744 11.1958 6.85875 154.093 209.662 381.945 382.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1990 0.001024 512 500 1150 16800 0.370848 0.362112 6.28739 13.1049 20.1969 20.2717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 3.2e-05 2048 90 1650 526848 102.66 56.0479 1409.49 1674.51 3242.88 3243.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1440 6.4e-05 4096 220 5450 283584 46.3673 55.7422 4189 1676.73 5967.92 5968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1860 0.000256 512 100 300 75600 1.46061 1.71411 7.56634 101.392 112.203 112.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1870 0.000128 2048 120 900 151368 14.4033 160.146 419.25 593.845 593.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 0.000256 1024 140 2050 64512 4.62314 3.4263 102.192 104.994 215.336 215.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 920 0.000512 2048 90 2900 35112 3.48074 119.37 104.784 227.681 227.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000512 1024 110 650 36456 1.65667 14.101 52.3363 68.1355 68.1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.001024 512 390 300 11424 0.618272 0.357344 1.39642 12.8899 15.3631 15.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1870 0.000128 1024 470 1450 134400 11.2151 6.84262 136.967 209.537 364.698 364.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1990 0.001024 512 500 1150 16576 0.371136 0.362496 5.67085 22.6468 29.1235 29.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 3.2e-05 2048 90 1650 526848 102.221 55.9244 1266.71 1673.22 3098.23 3098.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1440 6.4e-05 4096 220 5450 283584 46.1296 55.604 3779.55 1676.02 5557.38 5557.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1860 0.000256 512 100 300 74816 1.44374 1.69984 6.76864 100.913 110.895 110.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1870 0.000128 2048 120 900 151200 14.3908 143.968 418.55 576.951 577.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 0.000256 1024 140 2050 63616 4.54522 3.38454 90.8358 103.768 202.629 202.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 920 0.000512 2048 90 2900 34944 3.46416 107.385 104.384 215.278 215.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000512 1024 110 650 36512 1.66502 12.9003 52.4282 67.035 67.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1090 0.001024 512 390 300 11648 0.61536 0.355744 1.54742 12.9146 15.5312 15.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1870 0.000128 1024 470 1450 135680 11.1731 6.85053 292.01 209.67 519.837 519.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1990 0.001024 512 500 1150 17152 0.370688 0.361856 11.6649 21.7029 34.1756 34.2463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 3.2e-05 2048 90 1650 527360 102.497 56.0213 2687.54 1675.44 4521.65 4521.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1440 6.4e-05 4096 220 5450 283904 46.2214 55.5987 7924.24 1675.58 9701.72 9701.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1860 0.000256 512 100 300 75648 1.45408 1.7912 14.0681 101.479 118.861 118.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1870 0.000128 2048 120 900 151552 14.3852 303.353 419.216 736.997 737.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.000256 1024 140 2050 64256 4.59834 3.40842 190.6 104.586 303.296 303.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 920 0.000512 2048 90 2900 35264 3.47853 220.434 104.817 328.773 328.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000512 1024 110 650 36672 1.66925 26.4907 52.4336 80.636 80.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.001024 512 390 300 12288 0.627072 0.36368 2.7296 13.2413 17.0592 17.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1870 0.000128 1024 470 1450 135168 11.1669 6.84861 188.443 209.069 415.676 415.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1990 0.001024 512 500 1150 16896 0.366592 0.360448 7.42995 22.6204 30.85 30.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 3.2e-05 2048 90 1650 526336 102.63 56.168 1738.73 1675.57 3573.26 3573.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1440 6.4e-05 4096 220 5450 283904 46.2497 55.5933 5157.75 1676.03 6935.7 6935.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1860 0.000256 512 100 300 75520 1.44864 1.7056 9.26448 102.925 115.417 115.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1870 0.000128 2048 120 900 151424 14.3914 196.983 421.123 632.543 632.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.000256 1024 140 2050 64000 4.60963 3.41174 122.692 104.67 235.484 235.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 920 0.000512 2048 90 2900 35200 3.47968 143.477 104.815 251.818 251.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000512 1024 110 650 36608 1.66938 17.2257 52.435 71.3737 71.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.001024 512 390 300 11776 0.619584 0.3552 1.91792 12.9376 15.9285 16.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1870 0.000128 1024 470 1450 133632 11.2016 6.83843 157.265 208.497 383.94 384.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1990 0.001024 512 500 1150 16896 0.368672 0.362368 6.25536 13.1423 20.2021 20.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 3.2e-05 2048 90 1650 525312 102.575 56.0087 1472.45 1673.39 3304.58 3304.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1440 6.4e-05 4096 220 5450 283776 46.2311 55.6098 4339.91 1676.36 6118.2 6118.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1860 0.000256 512 100 300 75264 1.4495 1.86163 7.72672 101.315 112.424 112.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1870 0.000128 2048 120 900 151296 14.3929 167.021 418.842 600.299 600.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.000256 1024 140 2050 63744 4.5968 3.40234 102.995 104.427 215.522 215.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 920 0.000512 2048 90 2900 35136 3.48656 118.378 104.829 226.738 226.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000512 1024 110 650 36480 1.66502 14.7926 52.3536 68.8528 68.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.001024 512 390 300 11520 0.629024 0.36192 1.61664 13.1535 15.8635 15.9536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1870 0.000128 1024 470 1450 135168 11.1717 6.84656 139.405 209.187 366.747 366.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1990 0.001024 512 500 1150 16384 0.366912 0.3576 5.35933 22.4871 28.6385 28.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 3.2e-05 2048 90 1650 524288 102.477 55.9171 1300.69 1669.99 3129.25 3129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1440 6.4e-05 4096 220 5450 283136 46.234 55.5939 3863.58 1673.39 5638.88 5638.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1860 0.000256 512 100 300 75264 1.45334 1.70419 6.97782 100.87 111.08 111.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1870 0.000128 2048 120 900 151296 14.4262 148.566 418.914 581.951 582.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 0.000256 1024 140 2050 63488 4.61661 3.41283 90.1062 104.815 203.052 203.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 920 0.000512 2048 90 2900 35072 3.47978 103.08 104.787 211.391 211.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000512 1024 110 650 36352 1.6584 13.0729 52.246 67.0196 67.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.001024 512 390 300 11264 0.608768 0.350208 1.43651 12.6776 15.1712 15.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1870 0.000128 1024 470 1450 135936 11.1958 6.85597 299.015 209.591 526.797 526.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1990 0.001024 512 500 1150 17136 0.370656 0.362496 12.2459 22.7167 35.7652 35.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 3.2e-05 2048 90 1650 527616 102.753 56.1111 2744.35 1674.91 4578.29 4578.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1440 6.4e-05 4096 220 5450 283968 46.3933 55.719 8221.85 1676.87 10000.9 10001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1860 0.000256 512 100 300 75744 1.45984 1.71411 14.1741 100.398 117.816 117.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1870 0.000128 2048 120 900 151560 14.3969 309.873 419.224 743.539 743.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.000256 1024 140 2050 64512 4.6263 3.42458 195.726 106.93 310.809 310.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 920 0.000512 2048 90 2900 35280 3.48774 232.307 104.88 340.719 340.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000512 1024 110 650 36648 1.66662 27.224 52.4099 81.3411 81.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.001024 512 390 300 12096 0.621408 0.360768 2.82627 13.1385 17.0468 17.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1870 0.000128 1024 470 1450 134784 11.1548 6.85302 211.241 209.088 438.477 438.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1990 0.001024 512 500 1150 16992 0.370464 0.362496 8.61184 23.7671 33.1816 33.2555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 3.2e-05 2048 90 1650 527616 102.518 56.0411 1955 1676.29 3790.01 3790.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1440 6.4e-05 4096 220 5450 283680 46.214 55.6433 5838.55 1677.28 7617.77 7617.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1860 0.000256 512 100 300 75456 1.45229 1.85782 10.1642 101.456 115.004 115.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1870 0.000128 2048 120 900 151488 14.4189 220.815 419.458 654.734 654.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.000256 1024 140 2050 63936 4.60621 3.40989 139.211 104.694 252.019 252.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 920 0.000512 2048 90 2900 35136 3.47789 165.112 104.825 273.459 273.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000512 1024 110 650 36576 1.66755 19.5072 52.4575 73.6749 73.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.001024 512 390 300 11520 0.622784 0.355904 2.12822 13.0013 16.2087 16.2981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1870 0.000128 1024 470 1450 134784 11.2125 6.85875 174.087 209.033 401.331 401.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1990 0.001024 512 500 1150 16416 0.368064 0.360448 6.916 22.565 30.28 30.3557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 3.2e-05 2048 90 1650 525312 102.612 55.9436 1598.66 1669.15 3426.53 3426.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1440 6.4e-05 4096 220 5450 283392 46.3647 55.7121 4814.46 1674.25 6590.87 6590.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1860 0.000256 512 100 300 75168 1.45568 1.70803 8.40339 99.9797 111.619 111.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1870 0.000128 2048 120 900 151416 14.4255 182.13 419.142 615.743 615.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 0.000256 1024 140 2050 63936 4.63043 3.41603 115.208 104.709 228.064 228.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 920 0.000512 2048 90 2900 34992 3.46579 136.079 104.502 244.091 244.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000512 1024 110 650 36504 1.66262 16.1853 52.4129 70.3047 70.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.001024 512 390 300 11232 0.628416 0.358304 1.72256 13.0382 15.8462 15.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1870 0.000128 1024 470 1450 133632 11.0724 6.82858 164.975 207.748 390.759 390.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1990 0.001024 512 500 1150 16704 0.36688 0.360448 6.7815 22.4497 30.0316 30.1055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 3.2e-05 2048 90 1650 525312 102.179 55.9411 1522.39 1669.09 3349.76 3349.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1440 6.4e-05 4096 220 5450 283392 46.1506 55.5815 4519.34 1676.02 6297.18 6297.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1860 0.000256 512 100 300 75456 1.44944 1.76483 8.01546 101.498 112.799 112.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1870 0.000128 2048 120 900 151200 14.4326 171.646 418.716 604.839 604.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.000256 1024 140 2050 63360 4.58851 3.38499 107.632 106.194 221.901 221.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 920 0.000512 2048 90 2900 34848 3.46976 128.417 104.305 236.237 236.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000512 1024 110 650 36288 1.65478 15.3378 52.2136 69.2524 69.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.001024 512 390 300 10368 0.6184 0.350336 1.75971 12.7019 15.5296 15.6199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1870 0.000128 1024 470 1450 135360 11.1929 6.85754 153.192 209.398 380.775 380.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1990 0.001024 512 500 1150 15840 0.36832 0.358272 5.7912 12.9441 19.5314 19.6055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 3.2e-05 2048 90 1650 524160 102.666 56.0089 1389.04 1670.88 3218.76 3218.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1440 6.4e-05 4096 220 5450 282960 46.3908 55.7503 4143.47 1676.4 5922.09 5922.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1860 0.000256 512 100 300 74880 1.46 1.85395 7.52531 101.597 112.51 112.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1870 0.000128 2048 120 900 151200 14.377 158.315 422.621 595.358 595.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 0.000256 1024 140 2050 63360 4.64266 3.42835 99.7436 104.996 212.91 213.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 920 0.000512 2048 90 2900 34920 3.47818 118.05 104.789 226.36 226.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000512 1024 110 650 36360 1.66624 14.2316 52.459 68.4002 68.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.001024 512 390 300 11520 0.623648 0.356352 1.67123 12.9537 15.7036 15.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1870 0.000128 1024 470 1450 135680 11.1935 6.89331 289.947 209.682 517.858 517.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1990 0.001024 512 500 1150 16960 0.36864 0.36096 11.6751 22.6934 35.1702 35.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 3.2e-05 2048 90 1650 527360 102.595 56.1193 2669.46 1675.38 4503.72 4503.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1440 6.4e-05 4096 220 5450 284000 46.2698 55.681 7964.09 1675.59 9741.72 9741.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1860 0.000256 512 100 300 75520 1.45354 1.70714 13.9276 101.37 118.53 118.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1870 0.000128 2048 120 900 151520 14.505 302.227 419.208 735.985 736.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.000256 1024 140 2050 64320 4.58854 3.40864 190.68 104.516 303.301 303.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 920 0.000512 2048 90 2900 35200 3.47546 225.505 104.688 333.715 333.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000512 1024 110 650 36640 1.66346 26.6445 52.4083 80.762 80.8201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.001024 512 390 300 12160 0.620544 0.360448 2.86925 13.0776 17.0246 17.1205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1870 0.000128 1024 470 1450 134400 11.0907 6.83411 198.654 208.211 424.924 425.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1990 0.001024 512 500 1150 16640 0.368096 0.362496 8.0384 22.5321 31.3725 31.4432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 3.2e-05 2048 90 1650 527360 102.4 56.054 1831.79 1676.75 3667.16 3667.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1440 6.4e-05 4096 220 5450 283840 46.1548 55.586 5432.75 1677.15 7211.72 7211.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1860 0.000256 512 100 300 75200 1.44672 1.70038 9.52752 98.9737 111.721 111.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1870 0.000128 2048 120 900 151360 14.4077 206.649 424.192 645.291 645.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 0.000256 1024 140 2050 64000 4.57523 3.3975 130.761 104.264 243.099 243.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 920 0.000512 2048 90 2900 35040 3.4649 154.099 104.54 262.146 262.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000512 1024 110 650 36480 1.66426 18.151 52.3384 72.1956 72.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.001024 512 390 300 12160 0.621632 0.363936 2.0593 13.1394 16.2828 16.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1870 0.000128 1024 470 1450 134400 11.2029 6.85286 167.783 209.232 395.208 395.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1990 0.001024 512 500 1150 16800 0.37024 0.362496 6.90429 22.7051 30.4156 30.4906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 3.2e-05 2048 90 1650 522240 102.741 56.0285 1542.4 1670.52 3371.85 3371.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1440 6.4e-05 4096 220 5450 283680 46.2124 55.6739 4712.33 1676.93 6491.23 6491.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1860 0.000256 512 100 300 75360 1.45408 1.75309 8.25005 101.517 113.044 113.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1870 0.000128 2048 120 900 151200 14.3753 176.258 419.034 609.709 609.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.000256 1024 140 2050 64320 4.60765 3.41402 111.953 104.842 224.918 225.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 920 0.000512 2048 90 2900 35040 3.47581 131.484 104.788 239.792 239.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000512 1024 110 650 36480 1.66678 15.6677 52.4558 69.8345 69.8921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.001024 512 390 300 11520 0.628992 0.362496 1.77693 13.1975 16.0629 16.1543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1870 0.000128 1024 470 1450 133120 10.9995 6.81389 153.231 206.576 377.758 377.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1990 0.001024 512 500 1150 16640 0.371328 0.364896 6.45552 13.226 20.4902 20.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 3.2e-05 2048 90 1650 527360 102.429 56.0689 1434.77 1676.07 3269.5 3269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1440 6.4e-05 4096 220 5450 282880 46.2523 55.5909 4267.06 1673.46 6042.44 6042.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1860 0.000256 512 100 300 74880 1.44794 1.70253 7.53078 100.667 111.419 111.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1870 0.000128 2048 120 900 151040 14.4036 162.712 418.443 595.601 595.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 0.000256 1024 140 2050 62720 4.56522 3.3751 101.352 103.55 212.94 213.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 920 0.000512 2048 90 2900 34880 3.46112 120.99 104.471 228.966 229.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000512 1024 110 650 36160 1.64451 14.2667 52.0868 68.0416 68.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.001024 512 390 300 11520 0.633632 0.364544 1.93341 13.2384 16.2672 16.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1870 0.000128 1024 470 1450 131200 11.1535 6.81581 144.771 206.713 369.589 369.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1990 0.001024 512 500 1150 16000 0.362496 0.350432 5.83219 21.8909 28.5055 28.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 3.2e-05 2048 90 1650 518400 102.935 55.805 1353.23 1666.26 3178.4 3178.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1440 6.4e-05 4096 220 5450 283200 46.2515 55.6667 4136.84 1676.57 5915.4 5915.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1860 0.000256 512 100 300 75200 1.45408 1.70464 7.44435 98.964 109.637 109.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1870 0.000128 2048 120 900 151200 14.391 156.559 419.085 590.078 590.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 0.000256 1024 140 2050 62400 4.5759 3.37939 97.1745 103.679 208.909 209.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 920 0.000512 2048 90 2900 34800 3.46112 116.004 104.49 223.999 224.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000512 1024 110 650 36000 1.64454 13.9799 51.9877 67.6542 67.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.001024 512 390 300 9600 0.596064 0.336 1.67677 12.2206 14.9267 15.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1870 0.000128 1024 470 1440 136192 11.1338 6.85261 230.035 209.802 457.96 458.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1990 0.001024 512 500 1140 17216 0.36864 0.362496 9.0847 22.7866 32.6746 32.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 3.2e-05 2048 90 1680 526336 102.592 55.9773 2177.7 1676.7 4013.14 4013.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1440 6.4e-05 4096 220 5460 284160 46.1685 55.5988 6403.75 1677.45 8183.05 8183.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1860 0.000256 512 100 300 75648 1.45181 1.81626 11.1594 101.59 116.087 116.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1870 0.000128 2048 120 900 151584 14.3861 241.093 419.432 674.955 675.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 0.000256 1024 140 2040 64768 4.5951 3.41421 151.898 104.973 264.983 265.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 920 0.000512 2048 90 2880 35328 3.49059 179.909 104.918 288.362 288.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 0.000512 1024 110 660 36704 1.66762 21.3138 52.5219 75.5478 75.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1090 0.001024 512 390 300 11264 0.639264 0.365952 2.1817 13.2321 16.5186 16.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1870 0.000128 1024 470 1440 136192 11.145 6.84672 151.654 209.842 379.625 379.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1990 0.001024 512 500 1140 17152 0.371744 0.36256 6.0167 22.7226 29.5457 29.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 3.2e-05 2048 90 1680 526336 102.577 55.9903 1424.64 1676.77 3260.14 3260.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1440 6.4e-05 4096 220 5460 284032 46.2189 55.6073 4169.67 1676.89 5948.47 5948.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1860 0.000256 512 100 300 75520 1.44976 1.78586 7.36803 101.524 112.2 112.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1870 0.000128 2048 120 900 151552 14.3876 158.521 419.416 592.368 592.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 840 0.000256 1024 140 2040 64512 4.59066 3.40659 99.6315 104.675 212.404 212.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 920 0.000512 2048 90 2880 35264 3.47008 117.877 104.832 226.224 226.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1290 0.000512 1024 110 660 36672 1.66458 14.1004 52.5217 68.3324 68.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1090 0.001024 512 390 300 11264 0.638272 0.363264 1.55613 13.2501 15.9039 15.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1870 0.000128 1024 470 1440 135936 11.1149 6.84467 123.282 209.368 350.749 350.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1990 0.001024 512 500 1140 17088 0.372736 0.362752 5.01002 21.3699 27.1859 27.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 3.2e-05 2048 90 1680 525312 102.53 55.9058 1152.4 1672.89 2983.89 2984.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1440 6.4e-05 4096 220 5460 283968 46.1397 55.595 3379.24 1676.05 5157.12 5157.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1860 0.000256 512 100 300 75456 1.4527 1.79082 6.13808 101.501 110.956 111.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1870 0.000128 2048 120 900 151488 14.3954 129.369 419.051 562.862 562.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 840 0.000256 1024 140 2040 64512 4.5985 3.40992 81.9197 104.803 194.836 194.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 920 0.000512 2048 90 2880 35232 3.48006 95.904 104.749 204.179 204.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1290 0.000512 1024 110 660 36576 1.66333 11.5632 52.394 65.6652 65.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1090 0.001024 512 390 300 10752 0.633536 0.366784 1.34624 13.09 15.5367 15.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1870 0.000128 1024 470 1440 135168 11.1428 6.84461 106.16 209.067 333.354 333.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1990 0.001024 512 500 1140 16896 0.368064 0.360416 4.25523 21.2135 26.2662 26.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 3.2e-05 2048 90 1680 526336 102.58 56.148 998.818 1675.57 2833.27 2833.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1440 6.4e-05 4096 220 5460 283904 46.2042 55.6006 2930.7 1676.39 4708.97 4709.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1860 0.000256 512 100 300 75264 1.44928 1.7879 16.5915 101.433 121.334 121.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1870 0.000128 2048 120 900 151424 14.379 111.588 418.898 544.906 544.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 840 0.000256 1024 140 2040 64512 4.59859 3.41181 70.57 104.671 183.353 183.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 920 0.000512 2048 90 2880 35200 3.47718 82.8964 104.749 191.164 191.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1290 0.000512 1024 110 660 36608 1.67117 10.0924 52.4851 64.291 64.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1090 0.001024 512 390 300 10752 0.625792 0.356448 3.04214 12.9372 17.0616 17.1503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1870 0.000128 1024 470 1440 136000 11.2075 6.8567 323.552 209.837 551.585 551.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1990 0.001024 512 500 1140 17200 0.370656 0.362528 12.4396 22.631 35.8762 35.9477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 3.2e-05 2048 90 1680 526080 102.902 56.1721 3008.02 1676.92 4844.17 4844.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1440 6.4e-05 4096 220 5460 284080 46.3839 55.7142 8761.56 1677.53 10541.3 10541.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1860 0.000256 512 100 300 75680 1.45952 1.88672 15.1789 101.599 120.196 120.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1870 0.000128 2048 120 900 151560 14.3822 334.645 419.61 768.681 768.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 0.000256 1024 140 2040 64800 4.61302 3.42259 212.873 104.996 326.003 326.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 920 0.000512 2048 90 2880 35320 3.48262 248.704 104.927 357.157 357.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000512 1024 110 660 36680 1.66749 30.0401 52.5066 84.2584 84.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1090 0.001024 512 390 300 11200 0.632384 0.362496 2.97587 13.1694 17.2375 17.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1870 0.000128 1024 470 1440 135680 11.1943 7.10442 199.728 209.897 428.057 428.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1990 0.001024 512 500 1140 17120 0.367392 0.3608 8.05725 22.683 31.5432 31.6155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 3.2e-05 2048 90 1680 526080 102.789 56.1935 1866.58 1677.21 3702.93 3703.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1440 6.4e-05 4096 220 5460 284000 46.2359 55.6753 5442.46 1677.95 7222.41 7222.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1860 0.000256 512 100 300 75520 1.45347 1.70448 9.68675 99.2379 112.153 112.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1870 0.000128 2048 120 900 151520 14.3898 207.077 419.482 640.994 641.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 0.000256 1024 140 2040 64320 4.58854 3.40944 130.454 104.622 243.173 243.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 920 0.000512 2048 90 2880 35280 3.48739 154.582 104.93 263.041 263.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000512 1024 110 660 36640 1.66822 18.6823 52.5067 72.8982 72.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1090 0.001024 512 390 300 10880 0.631232 0.359552 1.89507 13.0908 16.0738 16.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1870 0.000128 1024 470 1440 135360 11.1571 6.86128 162.531 208.879 389.575 389.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1990 0.001024 512 500 1140 16800 0.369248 0.360064 6.61098 22.4688 29.8817 29.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 3.2e-05 2048 90 1680 524160 103.129 56.1164 1516.94 1673.79 3350.15 3350.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1440 6.4e-05 4096 220 5460 283920 46.3852 55.7109 4457.12 1675.37 6234.67 6234.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1860 0.000256 512 100 300 75600 1.46029 1.7096 8.04086 101.333 112.615 112.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1870 0.000128 2048 120 900 151440 14.3734 169.878 418.917 603.213 603.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 0.000256 1024 140 2040 64320 4.61152 3.41398 106.938 104.578 219.645 219.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 920 0.000512 2048 90 2880 35160 3.47443 125.843 104.624 233.985 234.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 0.000512 1024 110 660 36600 1.6673 15.278 52.4571 69.4437 69.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1090 0.001024 512 390 300 11040 0.63344 0.360416 1.76186 13.1052 15.9598 16.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1870 0.000128 1024 470 1440 134400 11.0737 6.82906 136.655 208.079 362.772 362.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1990 0.001024 512 500 1140 16960 0.367488 0.358976 5.63731 22.3265 28.7598 28.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 3.2e-05 2048 90 1680 524800 102.728 55.9944 1286.55 1675.62 3121.06 3121.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1440 6.4e-05 4096 220 5460 283840 46.1591 55.5872 3778.6 1676.01 5556.44 5556.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1860 0.000256 512 100 300 75200 1.44957 1.69997 6.88742 101.278 111.387 111.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1870 0.000128 2048 120 900 151360 14.3811 143.866 418.804 577.094 577.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 840 0.000256 1024 140 2040 64000 4.57181 3.39741 90.8253 104.196 203.092 203.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 920 0.000512 2048 90 2880 35200 3.49168 106.99 104.831 215.357 215.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1290 0.000512 1024 110 660 36480 1.66518 12.8123 52.3468 66.8684 66.9255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1090 0.001024 512 390 300 10880 0.635296 0.362144 1.4449 13.1302 15.6725 15.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1870 0.000128 1024 470 1440 135936 11.1404 6.85312 296.981 209.505 524.619 524.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1990 0.001024 512 500 1140 17184 0.36864 0.36144 11.4555 22.5638 34.822 34.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 3.2e-05 2048 90 1680 526080 102.695 56.0988 2762.68 1676.26 4597.89 4598.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1440 6.4e-05 4096 220 5460 284064 46.2293 55.6646 8049.79 1678.17 9829.94 9830.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1860 0.000256 512 100 300 75648 1.45034 1.82022 14.0055 101.585 118.931 119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1870 0.000128 2048 120 900 151584 14.4095 307.405 419.683 741.543 741.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 0.000256 1024 140 2040 64512 4.59984 3.41302 194.467 104.832 307.411 307.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 920 0.000512 2048 90 2880 35328 3.48979 227.983 104.972 336.492 336.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000512 1024 110 660 36672 1.66768 27.6826 52.5025 81.8962 81.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.001024 512 390 300 11136 0.634528 0.368608 2.64208 13.1943 16.9373 17.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1870 0.000128 1024 470 1440 135936 11.136 6.84554 186.195 209.542 413.849 413.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1990 0.001024 512 500 1140 17088 0.369344 0.364544 7.57197 22.6714 31.0474 31.1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 3.2e-05 2048 90 1680 525312 102.534 55.9125 1731.18 1674.13 3563.93 3564.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1440 6.4e-05 4096 220 5460 283968 46.166 55.5885 5047.39 1678.07 6827.29 6827.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1860 0.000256 512 100 300 75456 1.44816 1.70605 9.18458 100.355 112.765 112.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1870 0.000128 2048 120 900 151488 14.391 192.84 419.388 626.662 626.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 0.000256 1024 140 2040 64512 4.60285 3.40822 122.484 104.887 235.481 235.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 920 0.000512 2048 90 2880 35232 3.47299 143.333 104.834 251.683 251.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000512 1024 110 660 36576 1.66122 17.2933 52.4348 71.4331 71.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.001024 512 390 300 10752 0.63296 0.360288 1.73408 13.0988 15.9261 16.0143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1870 0.000128 1024 470 1440 134784 11.1468 6.85261 150.484 208.918 377.537 377.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1990 0.001024 512 500 1140 16992 0.36976 0.360192 6.08877 13.1724 20.0622 20.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 3.2e-05 2048 90 1680 525312 102.78 56.0537 1418.43 1674.9 3252.33 3252.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1440 6.4e-05 4096 220 5460 283680 46.2275 55.654 4157.11 1675.24 5934.32 5934.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1860 0.000256 512 100 300 75168 1.45101 1.70214 7.5048 101.407 112.136 112.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1870 0.000128 2048 120 900 151488 14.4213 158.733 419.111 592.307 592.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 0.000256 1024 140 2040 63936 4.60867 3.41526 99.6403 104.606 212.373 212.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 920 0.000512 2048 90 2880 35136 3.46726 117.479 104.616 225.608 225.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000512 1024 110 660 36576 1.66714 14.381 52.4575 68.5476 68.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.001024 512 390 300 10368 0.630112 0.356512 1.57286 12.9905 15.6505 15.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1870 0.000128 1024 470 1440 135168 11.0964 6.84102 136.462 208.638 363.173 363.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1990 0.001024 512 500 1140 16896 0.36864 0.36064 5.56301 22.3737 28.7363 28.8091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 3.2e-05 2048 90 1680 525312 102.546 55.9186 1280.48 1674.38 3113.49 3113.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1440 6.4e-05 4096 220 5460 283776 46.2295 55.6135 3752.02 1677.64 5531.58 5531.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1860 0.000256 512 100 300 74880 1.44794 1.70189 6.61856 100.119 109.963 110.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1870 0.000128 2048 120 900 151296 14.4118 142.43 419.086 575.971 576.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 0.000256 1024 140 2040 63744 4.59782 3.40582 88.9968 104.499 201.598 201.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 920 0.000512 2048 90 2880 35136 3.47546 106.273 104.834 214.624 214.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000512 1024 110 660 36480 1.66342 12.7236 52.4371 66.8675 66.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1090 0.001024 512 390 300 10752 0.638336 0.364576 1.55466 13.1605 15.8205 15.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1870 0.000128 1024 470 1440 134400 11.2004 6.85382 117.963 209.242 345.392 345.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1990 0.001024 512 500 1140 16800 0.371008 0.361376 4.9025 22.3877 28.0942 28.1682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 3.2e-05 2048 90 1680 522240 102.657 55.892 1102.94 1670.57 2932.22 2932.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1440 6.4e-05 4096 220 5460 283680 46.2384 55.6568 3254.35 1676.52 5032.85 5032.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1860 0.000256 512 100 300 75360 1.45408 1.70874 6.0752 101.227 110.539 110.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1870 0.000128 2048 120 900 151200 14.4463 124.054 419.044 557.589 557.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 0.000256 1024 140 2040 64320 4.61155 3.41402 78.2903 104.845 191.263 191.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 920 0.000512 2048 90 2880 35040 3.46717 91.8172 104.718 200.045 200.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 0.000512 1024 110 660 36480 1.66864 11.1043 52.5052 65.3255 65.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1090 0.001024 512 390 300 10560 0.640352 0.360448 1.4416 13.1953 15.7352 15.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1870 0.000128 1024 470 1440 135744 11.1748 7.12675 281.828 209.456 509.725 509.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1990 0.001024 512 500 1140 17136 0.36864 0.362336 11.2288 22.5671 34.5972 34.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 3.2e-05 2048 90 1680 525952 102.952 56.2078 2634.15 1676.21 4469.68 4469.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1440 6.4e-05 4096 220 5460 284032 46.3892 55.6977 7698.96 1694.75 9495.89 9495.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1860 0.000256 512 100 300 75600 1.46022 1.82077 13.673 101.589 118.615 118.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1870 0.000128 2048 120 900 151536 14.3884 292.756 435.449 742.641 742.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 0.000256 1024 140 2040 64512 4.61338 3.42038 184.498 104.824 297.457 297.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 920 0.000512 2048 90 2880 35280 3.47053 217.28 104.841 325.635 325.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000512 1024 110 660 36680 1.66707 26.0637 52.5148 80.2883 80.3457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.001024 512 390 300 10976 0.63616 0.36144 2.49818 13.1137 16.707 16.7966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1870 0.000128 1024 470 1440 135296 11.1934 6.84928 178.419 209.585 406.181 406.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1990 0.001024 512 500 1140 17024 0.365888 0.359232 7.27622 22.6031 30.6755 30.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 3.2e-05 2048 90 1680 525056 102.763 55.9887 1668.23 1674.37 3501.52 3501.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1440 6.4e-05 4096 220 5460 283808 46.2725 55.6626 4867 1677.04 6646.05 6646.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1860 0.000256 512 100 300 75488 1.45043 1.7095 8.73811 101.385 113.356 113.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1870 0.000128 2048 120 900 151424 14.3807 185.247 419.261 618.934 618.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 0.000256 1024 140 2040 64512 4.60371 3.41606 117.341 104.933 230.394 230.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 920 0.000512 2048 90 2880 35168 3.47178 137.568 104.714 245.799 245.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000512 1024 110 660 36624 1.6671 16.5441 52.5265 70.7804 70.8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.001024 512 390 300 10752 0.637312 0.360576 1.77152 13.1514 16.0172 16.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1870 0.000128 1024 470 1440 135744 11.1978 6.85834 149.88 209.461 377.535 377.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1990 0.001024 512 500 1140 16800 0.370784 0.362304 6.00173 22.5346 29.3411 29.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 3.2e-05 2048 90 1680 524160 103.035 56.0863 1396.02 1672.92 3228.22 3228.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1440 6.4e-05 4096 220 5460 283584 46.3708 55.7117 4102.62 1675.13 5879.91 5880
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1860 0.000256 512 100 300 75264 1.4607 1.71133 7.48749 106.125 116.858 116.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1870 0.000128 2048 120 900 151368 14.379 155.968 418.851 589.245 589.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 0.000256 1024 140 2040 64512 4.62493 3.42989 99.0785 104.896 212.129 212.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 920 0.000512 2048 90 2880 35112 3.46941 115.84 104.619 223.972 224.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000512 1024 110 660 36456 1.66048 14.172 52.3324 68.2068 68.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.001024 512 390 300 10080 0.63008 0.354304 1.42266 12.8799 15.3845 15.4787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1870 0.000128 1024 470 1440 134400 11.2137 6.85056 130.648 209.513 358.363 358.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1990 0.001024 512 500 1140 17024 0.373888 0.362144 5.54381 22.4967 28.8444 28.9258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 3.2e-05 2048 90 1680 523264 102.794 56.0114 1224.91 1672.88 3056.77 3056.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1440 6.4e-05 4096 220 5460 283584 46.1582 55.5848 3604.57 1676.49 5382.89 5382.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1860 0.000256 512 100 300 74816 1.44794 1.70317 6.57011 99.2943 109.087 109.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1870 0.000128 2048 120 900 151200 14.3938 137.559 420.263 572.262 572.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 0.000256 1024 140 2040 63616 4.55078 3.3833 85.9194 103.755 197.709 197.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 920 0.000512 2048 90 2880 34944 3.46317 101.669 104.304 209.48 209.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000512 1024 110 660 36512 1.67117 12.4232 52.4693 66.6079 66.6665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.001024 512 390 300 9856 0.633344 0.355936 1.40086 12.9133 15.4046 15.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1870 0.000128 1024 470 1440 134400 11.1012 6.83475 115.658 207.956 341.684 341.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1990 0.001024 512 500 1140 16800 0.370688 0.360032 4.57526 21.1003 26.4807 26.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 3.2e-05 2048 90 1680 524160 102.838 56.0594 1084.61 1671.97 2915.64 2915.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1440 6.4e-05 4096 220 5460 283360 46.3577 55.7036 3181.6 1676.26 4960 4960.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1860 0.000256 512 100 300 75040 1.46189 1.8001 5.72867 101.585 110.645 110.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1870 0.000128 2048 120 900 151200 14.3779 121.434 421.495 557.35 557.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 0.000256 1024 140 2040 63840 4.60547 3.39555 76.243 104.217 188.561 188.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 920 0.000512 2048 90 2880 35000 3.46688 89.9731 104.688 198.172 198.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000512 1024 110 660 36400 1.66637 11.1436 52.4395 65.2912 65.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1090 0.001024 512 390 300 10080 0.640704 0.358816 1.33018 13.1122 15.542 15.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1870 0.000128 1024 470 1440 136192 11.1543 6.84851 268.099 209.838 496.076 496.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1990 0.001024 512 500 1140 17152 0.370592 0.362624 10.4313 22.7122 33.9504 34.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 3.2e-05 2048 90 1680 526336 102.591 56.0288 2512.99 1676.77 4348.55 4348.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1440 6.4e-05 4096 220 5460 284032 46.2124 55.5951 7256.16 1676.91 9034.96 9035.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1860 0.000256 512 100 300 75520 1.45136 1.88416 13.2764 101.528 118.211 118.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1870 0.000128 2048 120 900 151552 14.3813 279.636 419.581 713.64 713.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 0.000256 1024 140 2040 64512 4.58547 3.40787 174.014 104.672 286.777 286.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 920 0.000512 2048 90 2880 35264 3.48365 198.198 104.833 306.56 306.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000512 1024 110 660 36672 1.66752 24.7849 52.5199 79.0175 79.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.001024 512 390 300 11264 0.636 0.364864 2.47398 13.2547 16.8278 16.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1870 0.000128 1024 470 1440 135168 11.1383 6.84496 177.857 209.242 405.221 405.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1990 0.001024 512 500 1140 16896 0.36848 0.361728 6.83882 21.4624 29.1023 29.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 3.2e-05 2048 90 1680 526336 102.622 55.9964 1707.15 1676.98 3542.91 3543.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1440 6.4e-05 4096 220 5460 283904 46.2254 55.5891 4933.93 1677.99 6713.82 6713.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1860 0.000256 512 100 300 75264 1.45158 1.70394 9.04003 101.306 113.572 113.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1870 0.000128 2048 120 900 151424 14.3968 190.785 419.314 624.538 624.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 0.000256 1024 140 2040 64512 4.59216 3.40787 116.388 104.755 229.242 229.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 920 0.000512 2048 90 2880 35200 3.47517 132.567 104.834 240.922 240.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000512 1024 110 660 36608 1.66477 16.8808 52.5228 71.1117 71.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.001024 512 390 300 10752 0.627392 0.356992 1.82547 12.9477 15.8579 15.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1870 0.000128 1024 470 1440 135168 11.1147 6.84147 148.286 208.495 374.873 374.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1990 0.001024 512 500 1140 16896 0.369056 0.363872 5.84026 22.4276 29.0711 29.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 3.2e-05 2048 90 1680 525312 102.629 55.9421 1415.61 1673.22 3247.57 3247.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1440 6.4e-05 4096 220 5460 283776 46.2192 55.5973 4094.7 1675.76 5872.36 5872.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1860 0.000256 512 100 300 74880 1.45104 1.70189 7.38624 101.311 111.921 111.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1870 0.000128 2048 120 900 151296 14.3933 158.298 418.783 591.516 591.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 0.000256 1024 140 2040 63744 4.59994 3.40787 95.6718 104.431 208.207 208.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 920 0.000512 2048 90 2880 35136 3.47792 109.676 104.758 217.955 218.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000512 1024 110 660 36480 1.66298 13.9168 52.4018 68.0246 68.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.001024 512 390 300 10752 0.637728 0.363744 1.58557 13.1519 15.8343 15.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1870 0.000128 1024 470 1440 135168 11.1656 6.8433 136.156 209.238 363.541 363.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1990 0.001024 512 500 1140 16384 0.36864 0.357408 4.88432 22.3475 28.0253 28.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 3.2e-05 2048 90 1680 524288 102.476 55.9695 1306.22 1670.38 3135.2 3135.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1440 6.4e-05 4096 220 5460 283136 46.2323 55.5854 3752.37 1673.78 5528.04 5528.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1860 0.000256 512 100 300 75264 1.452 1.76362 7.0808 101.52 111.886 111.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1870 0.000128 2048 120 900 151296 14.3803 146.647 418.885 579.956 580.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 0.000256 1024 140 2040 64512 4.59715 3.40842 88.1861 104.844 201.135 201.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 920 0.000512 2048 90 2880 35072 3.46931 97.6594 104.745 205.916 205.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000512 1024 110 660 36352 1.65907 12.6917 52.304 66.6995 66.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.001024 512 390 300 10240 0.620096 0.350688 1.39136 12.6794 15.1419 15.2289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1870 0.000128 1024 470 1440 133120 11.0102 6.8135 122.729 206.578 347.27 347.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1990 0.001024 512 500 1140 16640 0.372736 0.362496 4.69213 22.1336 27.6336 27.7083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 3.2e-05 2048 90 1680 522240 103.249 56.0886 1185.32 1676.09 3020.91 3021.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1440 6.4e-05 4096 220 5460 282880 46.2639 55.5945 3421.49 1673.67 5197.1 5197.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1860 0.000256 512 100 300 74880 1.44589 1.7001 6.45821 99.8457 109.522 109.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1870 0.000128 2048 120 900 151040 14.3831 133.851 418.388 566.666 566.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 0.000256 1024 140 2040 62720 4.5623 3.36742 78.2716 103.557 189.859 189.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 920 0.000512 2048 90 2880 34880 3.45933 89.1876 104.401 197.092 197.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000512 1024 110 660 36160 1.65264 11.9212 52.1303 65.7456 65.8022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.001024 512 390 300 10240 0.646784 0.363776 1.51309 13.238 15.8619 15.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1870 0.000128 1024 470 1472 135680 11.1641 6.85162 232.702 209.653 460.509 460.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1990 0.001024 512 500 1152 17216 0.370336 0.362944 9.10298 23.1452 33.053 33.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 3.2e-05 2048 90 1664 524288 102.931 56.0049 2110.23 1675.54 3944.86 3944.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1440 6.4e-05 4096 220 5504 284096 46.1513 55.5868 6330.74 1676.27 8108.83 8108.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1860 0.000256 512 100 320 75520 1.45203 1.88826 11.7396 101.55 116.702 116.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1870 0.000128 2048 120 896 151616 14.3931 237.052 419.218 670.708 670.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 0.000256 1024 140 2048 64512 4.60237 3.41648 151.247 104.905 264.275 264.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 920 0.000512 2048 90 2880 35328 3.48499 177.373 104.845 285.747 285.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 0.000512 1024 110 640 36768 1.66925 20.4671 52.4768 74.6572 74.7142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1090 0.001024 512 390 320 10752 0.639424 0.362976 2.13437 13.224 16.4621 16.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1870 0.000128 1024 470 1472 135680 11.1813 6.84851 149.74 209.797 377.701 377.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1990 0.001024 512 500 1152 17152 0.371136 0.36272 5.91517 13.2358 19.9549 20.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 3.2e-05 2048 90 1664 524288 103.023 56.0144 1354.25 1676.4 3189.84 3189.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1440 6.4e-05 4096 220 5504 283904 46.236 55.5948 4055.01 1677.21 5834.13 5834.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1860 0.000256 512 100 320 75392 1.44998 1.70573 7.62845 100.28 111.137 111.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1870 0.000128 2048 120 896 151552 14.4036 152.496 419.267 586.21 586.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 840 0.000256 1024 140 2048 64256 4.59347 3.40803 96.9454 104.645 209.689 209.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 920 0.000512 2048 90 2880 35264 3.47696 113.81 104.808 222.138 222.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1290 0.000512 1024 110 640 36736 1.66742 13.2874 52.5005 67.4991 67.5549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1090 0.001024 512 390 320 10752 0.639168 0.364704 1.58534 13.247 15.9357 16.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1870 0.000128 1024 470 1472 135168 11.1673 6.84531 123.526 209.4 351.078 351.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1990 0.001024 512 500 1152 17088 0.3704 0.361024 5.0423 22.7633 28.6089 28.6844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 3.2e-05 2048 90 1664 522240 103.029 55.9739 1116 1673.18 2948.34 2948.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1440 6.4e-05 4096 220 5504 283968 46.1435 55.5828 3349.13 1676.3 5127.24 5127.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1860 0.000256 512 100 320 75264 1.45363 1.70445 6.41616 100.29 109.936 110.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1870 0.000128 2048 120 896 151488 14.3666 127.164 419.054 560.63 560.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 840 0.000256 1024 140 2048 64128 4.60659 3.40982 81.0164 104.817 193.949 194.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 920 0.000512 2048 90 2880 35232 3.47216 94.4042 104.764 202.684 202.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1290 0.000512 1024 110 640 36672 1.66906 11.1718 52.4342 65.3187 65.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1090 0.001024 512 390 320 10368 0.640032 0.362016 1.30058 13.086 15.4841 15.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1870 0.000128 1024 470 1472 135168 11.1383 6.84637 106.49 209.239 333.846 333.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1990 0.001024 512 500 1152 16896 0.368736 0.360352 4.21453 21.6019 26.6139 26.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 3.2e-05 2048 90 1664 524288 102.988 56.1091 964.556 1676.95 2801.88 2802.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1440 6.4e-05 4096 220 5504 283904 46.2389 55.5817 2897.04 1677.88 4676.82 4676.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1860 0.000256 512 100 320 75264 1.44816 1.78381 5.66234 101.481 110.447 110.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1870 0.000128 2048 120 896 151424 14.387 109.111 419.191 542.733 542.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 840 0.000256 1024 140 2048 64000 4.60589 3.40877 69.5075 104.755 182.379 182.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 920 0.000512 2048 90 2880 35200 3.47878 81.355 104.835 189.713 189.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1290 0.000512 1024 110 640 36608 1.6649 9.6704 52.4273 63.8044 63.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1090 0.001024 512 390 320 10240 0.629088 0.356352 3.03139 12.9466 17.0988 17.1903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1870 0.000128 1024 470 1472 135680 11.2165 6.85856 317.172 209.808 545.192 545.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1990 0.001024 512 500 1152 17200 0.36864 0.36272 12.1151 21.9159 34.8362 34.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 3.2e-05 2048 90 1664 524160 103.299 56.2021 2846.45 1676.7 4682.82 4682.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1440 6.4e-05 4096 220 5504 284080 46.3811 55.7068 8496.1 1678.04 10276.3 10276.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1860 0.000256 512 100 320 75520 1.46022 1.72032 15.4952 103.838 122.586 122.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1870 0.000128 2048 120 896 151600 14.4156 320.049 419.56 754.071 754.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 0.000256 1024 140 2048 64480 4.62947 3.42592 204.941 104.983 318.082 318.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 920 0.000512 2048 90 2880 35320 3.49027 239.101 104.916 347.552 347.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000512 1024 110 640 36760 1.66842 27.964 52.512 82.1869 82.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1090 0.001024 512 390 320 10720 0.639904 0.362496 2.81062 13.1662 17.0809 17.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1870 0.000128 1024 470 1472 135680 11.2032 6.86006 194.535 209.84 422.576 422.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1990 0.001024 512 500 1152 17120 0.3672 0.362496 7.8479 21.9458 30.594 30.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 3.2e-05 2048 90 1664 523520 103.13 56.1665 1733.42 1676.61 3569.49 3569.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1440 6.4e-05 4096 220 5504 284000 46.2258 55.6872 5151.28 1676.79 6930.06 6930.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1860 0.000256 512 100 320 75360 1.45203 1.88794 9.96038 101.509 114.881 114.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1870 0.000128 2048 120 896 151520 14.4056 194.49 419.277 628.221 628.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 0.000256 1024 140 2048 64000 4.59613 3.40822 125.059 104.594 237.757 237.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 920 0.000512 2048 90 2880 35280 3.48621 145.647 104.906 254.082 254.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000512 1024 110 640 36720 1.66298 17.1387 52.5085 71.3514 71.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1090 0.001024 512 390 320 10560 0.63488 0.360448 1.91568 13.0838 16.094 16.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1870 0.000128 1024 470 1472 134400 11.2228 6.87962 158.231 208.83 385.298 385.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1990 0.001024 512 500 1152 16800 0.370368 0.361152 6.42675 13.0897 20.322 20.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 3.2e-05 2048 90 1664 522240 103.438 56.1244 1426.98 1673.41 3260.11 3260.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1440 6.4e-05 4096 220 5504 283920 46.3708 55.7108 4273.92 1674.99 6051.07 6051.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1860 0.000256 512 100 320 75360 1.45898 1.7879 8.15488 101.54 113.013 113.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1870 0.000128 2048 120 896 151440 14.3731 160.854 418.763 594.035 594.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 0.000256 1024 140 2048 63840 4.62214 3.4143 102.522 104.548 215.205 215.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 920 0.000512 2048 90 2880 35160 3.46682 120.05 104.591 228.152 228.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 0.000512 1024 110 640 36600 1.66163 13.9964 52.3494 68.0513 68.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1090 0.001024 512 390 320 10560 0.638816 0.3624 1.76346 14.9444 17.8063 17.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1870 0.000128 1024 470 1472 134400 11.0857 6.83574 135.91 208.072 362.036 362.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1990 0.001024 512 500 1152 16960 0.368704 0.360448 5.63462 21.6092 28.0437 28.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 3.2e-05 2048 90 1664 522240 103.07 56.0928 1225.81 1675.62 3060.76 3060.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1440 6.4e-05 4096 220 5504 283840 46.1353 55.5909 3668.19 1676.71 5446.7 5446.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1860 0.000256 512 100 320 75200 1.45027 1.88211 7.1415 101.417 111.964 112.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1870 0.000128 2048 120 896 151360 14.4036 138.241 418.761 571.451 571.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 0.000256 1024 140 2048 63360 4.59987 3.39402 87.8179 104.195 200.108 200.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 920 0.000512 2048 90 2880 35200 3.4857 103.438 104.831 211.796 211.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 0.000512 1024 110 640 36640 1.66707 12.1674 52.4683 66.3457 66.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1090 0.001024 512 390 320 10240 0.640064 0.361984 1.46054 13.1301 15.6932 15.7824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1870 0.000128 1024 470 1472 134400 11.2054 6.85261 124.108 208.534 350.834 350.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1990 0.001024 512 500 1152 16800 0.369376 0.364352 5.11386 22.6238 28.5438 28.6187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 3.2e-05 2048 90 1664 521600 103.567 56.1393 1119.28 1673.8 2952.94 2953.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1440 6.4e-05 4096 220 5504 283600 46.3401 55.7056 3359.64 1674.31 5136.07 5136.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1860 0.000256 512 100 320 74800 1.45386 1.87149 6.38765 101.33 111.113 111.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1870 0.000128 2048 120 896 151400 14.4322 126.62 418.916 560.011 560.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 840 0.000256 1024 140 2048 64000 4.60531 3.41402 81.004 104.452 193.575 193.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 920 0.000512 2048 90 2880 35000 3.47136 93.9768 104.387 201.878 201.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1290 0.000512 1024 110 640 36600 1.66355 11.008 52.4596 65.1739 65.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1090 0.001024 512 390 320 10400 0.644704 0.362496 1.3929 13.1551 15.6518 15.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1870 0.000128 1024 470 1472 135552 11.1579 6.85306 293.147 209.302 520.601 520.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1990 0.001024 512 500 1152 17088 0.36864 0.360448 11.1732 22.8927 34.8655 34.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 3.2e-05 2048 90 1664 523776 103.152 56.0692 2627.01 1674.67 4461.06 4461.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1440 6.4e-05 4096 220 5504 284064 46.2568 55.6626 7825.61 1676.55 9604.16 9604.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1860 0.000256 512 100 320 75456 1.45389 1.88614 14.5915 101.534 119.537 119.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1870 0.000128 2048 120 896 151584 14.3872 295.445 419.242 729.121 729.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.000256 1024 140 2048 64320 4.6017 3.41485 189.595 104.737 302.451 302.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 920 0.000512 2048 90 2880 35328 3.48608 220.395 104.873 328.797 328.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000512 1024 110 640 36768 1.66896 25.8473 52.4902 80.0494 80.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.001024 512 390 320 10752 0.63808 0.362496 2.62435 13.1839 16.9055 16.9979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1870 0.000128 1024 470 1472 135168 11.1944 6.84358 182.935 209.562 410.669 410.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1990 0.001024 512 500 1152 17088 0.372704 0.364224 7.48781 23.0063 31.3028 31.3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 3.2e-05 2048 90 1664 522240 103.014 56.0418 1636.63 1674.3 3470.15 3470.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1440 6.4e-05 4096 220 5504 283968 46.1574 55.6022 4896.27 1678.28 6676.41 6676.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1860 0.000256 512 100 320 75264 1.44774 1.88851 9.46115 101.548 114.419 114.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1870 0.000128 2048 120 896 151488 14.4022 185.06 419.391 618.899 618.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 0.000256 1024 140 2048 64128 4.60048 3.41318 118.98 104.896 231.992 232.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 920 0.000512 2048 90 2880 35232 3.47635 137.568 104.845 245.937 245.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000512 1024 110 640 36672 1.66698 16.3533 52.472 70.537 70.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.001024 512 390 320 10368 0.636768 0.36032 1.64531 13.0973 15.8375 15.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1870 0.000128 1024 470 1472 134784 11.154 6.8457 148.572 208.951 375.66 375.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1990 0.001024 512 500 1152 16992 0.3688 0.361504 6.05766 22.9476 29.8066 29.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 3.2e-05 2048 90 1664 523008 103.134 56.0572 1344.65 1675.18 3179.18 3179.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1440 6.4e-05 4096 220 5504 283680 46.2284 55.6445 4032.32 1675.53 5809.81 5809.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1860 0.000256 512 100 320 75168 1.45203 1.89622 7.71482 101.411 112.544 112.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1870 0.000128 2048 120 896 151488 14.4215 152.507 419.188 586.159 586.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 0.000256 1024 140 2048 63936 4.61037 3.40912 97.0553 104.625 209.796 209.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 920 0.000512 2048 90 2880 35136 3.47197 113.425 104.633 221.574 221.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000512 1024 110 640 36576 1.66608 13.3575 52.3716 67.4358 67.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.001024 512 390 320 10368 0.63392 0.358112 1.61517 12.9926 15.6964 15.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1870 0.000128 1024 470 1472 133632 11.1946 6.84515 132.055 208.464 358.7 358.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1990 0.001024 512 500 1152 16896 0.36864 0.361024 5.43437 21.6491 27.8846 27.9552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 3.2e-05 2048 90 1664 522240 103.066 55.9209 1191.24 1673.16 3023.55 3023.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1440 6.4e-05 4096 220 5504 283776 46.1983 55.5909 3561.42 1675.74 5339.02 5339.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1860 0.000256 512 100 320 74880 1.44912 1.88013 6.69082 101.306 111.398 111.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1870 0.000128 2048 120 896 151296 14.3735 134.382 418.684 567.482 567.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 0.000256 1024 140 2048 63744 4.60224 3.40237 85.6554 104.414 198.175 198.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 920 0.000512 2048 90 2880 35136 3.47728 100.614 104.745 208.88 208.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000512 1024 110 640 36480 1.65683 11.606 52.3002 65.6053 65.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1090 0.001024 512 390 320 9984 0.644416 0.362048 1.37552 13.1498 15.6284 15.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1870 0.000128 1024 470 1472 134400 11.1955 6.85261 116.542 209.217 343.945 344.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1990 0.001024 512 500 1152 16800 0.370688 0.360448 4.80928 22.7313 28.3424 28.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 3.2e-05 2048 90 1664 518400 103.352 55.9022 1041.79 1670.37 2871.57 2871.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1440 6.4e-05 4096 220 5504 283680 46.2334 55.6591 3147.74 1676.14 4925.85 4925.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1860 0.000256 512 100 320 74880 1.45405 1.88451 6.04234 101.513 110.967 111.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1870 0.000128 2048 120 896 151200 14.3873 118.555 418.886 551.872 551.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 0.000256 1024 140 2048 63360 4.61667 3.41402 75.3423 104.823 188.302 188.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 920 0.000512 2048 90 2880 35040 3.46992 88.2792 104.71 196.504 196.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000512 1024 110 640 36480 1.66298 10.4795 52.4058 64.59 64.6459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1090 0.001024 512 390 320 10560 0.6416 0.362304 1.47446 13.1916 15.7669 15.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1870 0.000128 1024 470 1472 135296 11.2119 6.8551 273.359 209.344 500.904 501.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1990 0.001024 512 500 1152 17136 0.36864 0.359072 10.7663 22.9398 34.5081 34.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 3.2e-05 2048 90 1664 524160 103.277 56.1311 2464.18 1675.24 4299 4299.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1440 6.4e-05 4096 220 5504 284032 46.3748 55.7096 7339.99 1675.96 9118.12 9118.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1860 0.000256 512 100 320 75488 1.46022 1.81978 13.8713 101.558 118.781 118.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1870 0.000128 2048 120 896 151592 14.3917 276.593 419.24 710.269 710.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.000256 1024 140 2048 64288 4.62474 3.41677 176.822 104.76 289.723 289.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 920 0.000512 2048 90 2880 35280 3.47136 206.628 104.781 314.923 314.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000512 1024 110 640 36736 1.66589 24.1534 52.4666 78.3276 78.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.001024 512 390 320 10528 0.636768 0.360864 2.42621 13.1056 16.632 16.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1870 0.000128 1024 470 1472 135296 11.1914 6.85101 172.911 209.382 400.475 400.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1990 0.001024 512 500 1152 17024 0.36864 0.360608 7.08099 22.9533 30.8372 30.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 3.2e-05 2048 90 1664 523264 103.011 56.0353 1561.98 1672.76 3393.96 3394.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1440 6.4e-05 4096 220 5504 283808 46.2275 55.652 4676.78 1675.43 6454.17 6454.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1860 0.000256 512 100 320 75264 1.45379 1.78422 8.98906 101.507 113.805 113.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1870 0.000128 2048 120 896 151536 14.4178 176.497 419.098 610.057 610.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 0.000256 1024 140 2048 64064 4.6121 3.4121 112.342 104.83 225.3 225.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 920 0.000512 2048 90 2880 35168 3.4735 131.234 104.615 239.366 239.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000512 1024 110 640 36624 1.66534 15.5071 52.3851 69.6 69.6587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.001024 512 390 320 10304 0.642528 0.360448 1.64755 13.1463 15.8934 15.9867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1870 0.000128 1024 470 1472 134400 11.2644 6.85056 145.282 209.455 372.988 373.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1990 0.001024 512 500 1152 16800 0.370432 0.360736 5.89219 21.854 28.551 28.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 3.2e-05 2048 90 1664 521472 103.463 56.0475 1314.82 1672.88 3147.38 3147.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1440 6.4e-05 4096 220 5504 283584 46.3738 55.7052 3953.68 1675.08 5730.92 5731.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1860 0.000256 512 100 320 75264 1.46074 1.78051 7.5983 101.547 112.46 112.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1870 0.000128 2048 120 896 151368 14.4302 149.889 418.863 583.229 583.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.000256 1024 140 2048 63840 4.63526 3.4289 95.25 104.896 208.313 208.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 920 0.000512 2048 90 2880 35112 3.47546 111.424 104.616 219.56 219.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000512 1024 110 640 36624 1.6695 13.2874 52.4616 67.4608 67.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.001024 512 390 320 10080 0.633632 0.356352 1.44141 12.8778 15.407 15.4974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1870 0.000128 1024 470 1472 134400 11.2265 6.85875 128.803 209.733 356.757 356.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1990 0.001024 512 500 1152 17024 0.372416 0.362752 5.43712 22.884 29.1248 29.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 3.2e-05 2048 90 1664 523264 102.796 55.9124 1160.03 1674.65 2993.55 2993.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1440 6.4e-05 4096 220 5504 283584 46.1455 55.6044 3466.07 1677.62 5245.52 5245.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1860 0.000256 512 100 320 74816 1.44384 1.70179 6.71952 100.111 110.049 110.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1870 0.000128 2048 120 896 151424 14.3845 130.89 419.499 564.817 564.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 0.000256 1024 140 2048 62720 4.57984 3.38128 81.9398 103.869 193.87 193.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 920 0.000512 2048 90 2880 34944 3.46112 96.9667 104.415 204.885 204.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000512 1024 110 640 36512 1.66442 11.2693 52.5832 65.5605 65.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.001024 512 390 320 9856 0.634656 0.354944 1.43549 12.9241 15.4521 15.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1870 0.000128 1024 470 1472 132160 11.2286 6.84237 111.73 208.006 337.945 338.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1990 0.001024 512 500 1152 16800 0.369056 0.360224 4.40915 22.503 27.7143 27.7899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 3.2e-05 2048 90 1664 519680 103.559 56.0554 1021.77 1672.57 2854.12 2854.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1440 6.4e-05 4096 220 5504 283360 46.3585 55.7158 3078.86 1676.11 4857.12 4857.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1860 0.000256 512 100 320 75040 1.4608 1.71056 5.88851 101.27 110.402 110.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1870 0.000128 2048 120 896 151200 14.3832 116.337 419.042 549.805 549.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 0.000256 1024 140 2048 62720 4.62493 3.39965 72.9942 104.244 185.363 185.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 920 0.000512 2048 90 2880 35000 3.47363 86.2372 104.722 194.477 194.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000512 1024 110 640 36400 1.66298 10.3973 52.359 64.4612 64.5186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.001024 512 390 320 10080 0.645216 0.360448 1.33731 13.1127 15.5527 15.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1870 0.000128 1024 470 1472 135680 11.1657 6.84906 275.597 209.862 503.608 503.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1990 0.001024 512 500 1152 17152 0.370112 0.364384 10.3629 22.8209 33.9897 34.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 3.2e-05 2048 90 1664 524288 102.998 56.2012 2439.57 1676.95 4275.88 4276.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1440 6.4e-05 4096 220 5504 283904 46.2459 55.5971 7228.19 1677.11 9007.23 9007.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1860 0.000256 512 100 320 75392 1.44845 1.88416 14.0064 101.528 118.94 119.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1870 0.000128 2048 120 896 151552 14.4067 274.833 419.514 708.798 708.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 0.000256 1024 140 2048 64256 4.59366 3.40797 172.908 104.684 285.69 285.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 920 0.000512 2048 90 2880 35264 3.47834 197.573 104.854 305.947 306.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000512 1024 110 640 36736 1.66912 24.0168 52.5183 78.2479 78.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.001024 512 390 320 10752 0.643072 0.364256 2.60755 13.2489 16.9644 17.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1870 0.000128 1024 470 1472 135168 11.1397 6.84394 178.791 209.102 406.014 406.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1990 0.001024 512 500 1152 16896 0.367936 0.361792 6.74509 22.8904 30.4324 30.5079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 3.2e-05 2048 90 1664 524288 103.047 56.0072 1643.88 1675.82 3478.92 3479.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1440 6.4e-05 4096 220 5504 283904 46.2132 55.5943 4843.1 1676.14 6621.12 6621.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1860 0.000256 512 100 320 75264 1.45222 1.88544 9.45248 101.443 114.302 114.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1870 0.000128 2048 120 896 151424 14.3974 185.266 418.961 618.667 618.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 0.000256 1024 140 2048 64000 4.608 3.40787 113.839 104.687 226.64 226.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 920 0.000512 2048 90 2880 35200 3.47846 128.85 104.761 237.132 237.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000512 1024 110 640 36608 1.66422 16.1014 52.3916 70.1976 70.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.001024 512 390 320 10240 0.631808 0.35984 1.72739 12.9387 15.7555 15.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1870 0.000128 1024 470 1472 133632 11.2034 6.84298 146.491 208.664 373.337 373.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1990 0.001024 512 500 1152 16896 0.366592 0.36304 5.79789 22.8818 29.482 29.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 3.2e-05 2048 90 1664 522240 103.096 55.9378 1356.74 1674.58 3190.52 3190.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1440 6.4e-05 4096 220 5504 283776 46.2442 55.5916 4018.22 1677.12 5797.26 5797.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1860 0.000256 512 100 320 74880 1.44941 1.70736 7.69782 101.149 112.07 112.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1870 0.000128 2048 120 896 151296 14.3966 154.221 419.129 587.789 587.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 0.000256 1024 140 2048 63744 4.59267 3.40179 94.3173 104.512 206.923 207.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 920 0.000512 2048 90 2880 35136 3.47888 106.338 104.846 214.706 214.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000512 1024 110 640 36480 1.65984 13.07 52.3469 67.1213 67.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.001024 512 390 320 9984 0.644896 0.366592 1.42202 13.1624 15.6963 15.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1870 0.000128 1024 470 1472 135168 11.1751 6.84128 135.347 209.242 362.748 362.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1990 0.001024 512 500 1152 16384 0.36912 0.3584 4.77936 22.704 28.28 28.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 3.2e-05 2048 90 1664 520192 103.178 55.8487 1243.69 1670.42 3073.3 3073.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1440 6.4e-05 4096 220 5504 283136 46.2145 55.601 3668.54 1673.81 5444.24 5444.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1860 0.000256 512 100 320 75264 1.4528 1.7073 7.30762 101.121 111.662 111.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1870 0.000128 2048 120 896 151296 14.4118 141.422 418.853 574.731 574.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 0.000256 1024 140 2048 63488 4.61395 3.40998 84.9269 104.847 197.898 197.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 920 0.000512 2048 90 2880 35072 3.47693 94.5992 104.746 202.867 202.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000512 1024 110 640 36352 1.6487 11.9705 52.2121 65.8745 65.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.001024 512 390 320 9216 0.629056 0.34976 1.43251 12.6806 15.1909 15.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1870 0.000128 1024 470 1472 133120 11.0126 6.81293 123.522 206.577 348.064 348.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1990 0.001024 512 500 1152 16640 0.372896 0.364256 4.58051 21.4566 26.8464 26.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 3.2e-05 2048 90 1664 522240 103.241 56.0005 1149.41 1676.05 2984.87 2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1440 6.4e-05 4096 220 5504 282880 46.2807 55.5909 3377.72 1673.64 5153.31 5153.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1860 0.000256 512 100 320 74880 1.44998 1.76362 6.74227 101.307 111.338 111.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1870 0.000128 2048 120 896 151040 14.4028 130.927 418.331 563.708 563.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 0.000256 1024 140 2048 62720 4.56643 3.37312 78.2056 103.552 189.796 189.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 920 0.000512 2048 90 2880 34880 3.46317 87.4492 104.403 195.362 195.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000512 1024 110 640 36480 1.66608 11.1567 52.4717 65.3365 65.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.001024 512 390 320 10240 0.65072 0.363904 1.62442 13.2403 15.9816 16.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1870 0.000128 1024 470 1472 132096 11.0779 6.81907 115.464 206.834 340.329 340.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1990 0.001024 512 500 1152 16128 0.362496 0.352256 4.38362 22.0546 27.224 27.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 3.2e-05 2048 90 1664 516096 103.054 55.664 1078.43 1666.66 2903.97 2904.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1440 6.4e-05 4096 220 5504 283392 46.193 55.593 3191.26 1675.91 4969.04 4969.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1860 0.000256 512 100 320 74496 1.45008 1.7041 6.56026 99.0484 108.835 108.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1870 0.000128 2048 120 896 150912 14.4012 123.267 418.51 556.223 556.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 0.000256 1024 140 2048 62976 4.55392 3.37706 73.2896 103.725 185.048 185.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 920 0.000512 2048 90 2880 34944 3.4775 80.4096 104.833 188.763 188.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000512 1024 110 640 36096 1.64458 10.3763 52.0809 64.1448 64.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.001024 512 390 320 9216 0.632448 0.352672 1.43485 12.7762 15.2968 15.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1870 0.000128 1024 470 1536 135552 11.1997 6.85261 237.188 209.591 464.968 465.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1990 0.001024 512 500 1152 17248 0.371392 0.362496 9.03818 22.7307 32.5759 32.6525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 710 3.2e-05 2048 90 1664 524544 104.011 56.1512 3843.45 1675.91 5679.7 5679.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1440 6.4e-05 4096 220 5504 283712 46.2541 55.6847 6318.68 1676.27 8096.97 8097.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1860 0.000256 512 100 384 74528 1.45552 1.85747 23.2957 101.532 128.214 128.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1870 0.000128 2048 120 896 151632 14.4085 393.247 419.189 826.891 826.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 840 0.000256 1024 140 2048 64384 4.61741 3.41606 151.435 104.866 264.434 264.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 920 0.000512 2048 90 2944 35280 3.48774 180.227 104.878 288.637 288.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1290 0.000512 1024 110 640 36800 1.66922 20.3311 54.3656 76.4091 76.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1090 0.001024 512 390 384 10432 0.641024 0.361888 3.59597 13.2071 17.905 18.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1870 0.000128 1024 470 1536 135424 11.1687 6.84563 271.101 209.821 499.073 499.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1990 0.001024 512 500 1152 17216 0.370688 0.362496 10.0528 23.7455 34.6018 34.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 3.2e-05 2048 90 1664 524288 102.862 56.0003 2362.51 1676.87 4198.42 4198.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1440 6.4e-05 4096 220 5504 283648 46.1537 55.5899 7052.68 1677.62 8832.13 8832.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1860 0.000256 512 100 384 74496 1.45146 1.88304 16.5445 101.589 121.541 121.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1870 0.000128 2048 120 896 151616 14.3908 265.617 419.653 699.707 699.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 840 0.000256 1024 140 2048 64384 4.60797 3.42032 172.321 104.987 285.431 285.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 920 0.000512 2048 90 2944 35264 3.4847 202.492 104.98 311.004 311.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 0.000512 1024 110 640 36768 1.66912 23.2744 52.5294 77.515 77.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1090 0.001024 512 390 384 10368 0.643008 0.362912 2.71661 13.2282 17.0485 17.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1870 0.000128 1024 470 1536 135168 11.2153 6.84918 174.957 209.668 402.824 402.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1990 0.001024 512 500 1152 17152 0.372736 0.364512 6.81254 23.7869 31.4081 31.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 3.2e-05 2048 90 1664 524288 103.002 55.9901 1529.48 1675.41 3364.04 3364.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1440 6.4e-05 4096 220 5504 283520 46.2237 55.6087 4561.88 1676.17 6339.96 6340.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1860 0.000256 512 100 384 74368 1.45242 1.70547 11.0198 100.218 114.471 114.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1870 0.000128 2048 120 896 151552 14.4284 172.256 419.08 605.807 605.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 840 0.000256 1024 140 2048 64000 4.6039 3.40659 111.46 104.589 224.161 224.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 920 0.000512 2048 90 2944 35200 3.47978 131.34 104.796 239.661 239.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1290 0.000512 1024 110 640 36736 1.66906 15.274 52.465 69.4521 69.5071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1090 0.001024 512 390 384 10240 0.647168 0.364288 2.08682 13.2388 16.4375 16.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1870 0.000128 1024 470 1536 135168 11.1752 6.84426 141.846 209.36 369.366 369.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1990 0.001024 512 500 1152 17088 0.37392 0.372256 5.71997 23.6889 30.2303 30.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 3.2e-05 2048 90 1664 522240 102.937 56.0683 1235.18 1673.48 3067.83 3067.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1440 6.4e-05 4096 220 5504 283584 46.1663 55.5867 3729.67 1675.99 5507.5 5507.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1860 0.000256 512 100 384 74304 1.45021 1.88784 9.14432 101.539 114.096 114.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1870 0.000128 2048 120 896 151488 14.3727 140.481 418.928 573.826 573.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 840 0.000256 1024 140 2048 64128 4.59722 3.41197 91.6641 104.798 204.572 204.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 920 0.000512 2048 90 2944 35136 3.4792 106.897 104.706 215.128 215.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1290 0.000512 1024 110 640 36672 1.6657 12.5371 52.4247 66.6708 66.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1090 0.001024 512 390 384 9984 0.641632 0.361024 1.61786 13.0865 15.8073 15.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1870 0.000128 1024 470 1536 134144 11.211 6.84835 125.812 209.094 353.108 353.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1990 0.001024 512 500 1152 16896 0.37088 0.358624 4.94083 22.4416 28.182 28.2553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 3.2e-05 2048 90 1664 524288 102.977 56.0411 1110.77 1675.79 2945.75 2945.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1440 6.4e-05 4096 220 5504 283392 46.2541 55.5899 3335.09 1676.08 5113.1 5113.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1860 0.000256 512 100 384 74240 1.45219 1.70422 8.13744 99.171 110.537 110.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1870 0.000128 2048 120 896 151424 14.4377 124.865 418.898 558.245 558.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 840 0.000256 1024 140 2048 64000 4.61478 3.40819 80.7862 104.685 193.599 193.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 920 0.000512 2048 90 2944 35072 3.47491 95.0907 104.638 203.247 203.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1290 0.000512 1024 110 640 36608 1.66477 11.2968 52.3899 65.3966 65.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1090 0.001024 512 390 384 9728 0.637376 0.35504 1.59798 12.9371 15.6264 15.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1870 0.000128 1024 470 1536 133120 11.1588 6.83402 115.254 208.083 341.465 341.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1990 0.001024 512 500 1152 16960 0.370688 0.359712 4.7593 23.2992 28.8625 28.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 3.2e-05 2048 90 1664 522240 103.079 56.0636 1012.99 1675.65 2847.95 2848.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1440 6.4e-05 4096 220 5504 283520 46.1681 55.5881 3050.81 1676.07 4828.72 4828.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1860 0.000256 512 100 384 73920 1.44854 1.88138 7.58013 101.419 112.402 112.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1870 0.000128 2048 120 896 151360 14.3764 115.028 418.76 548.208 548.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 840 0.000256 1024 140 2048 63360 4.59514 3.392 74.4248 104.199 186.71 186.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 920 0.000512 2048 90 2944 35040 3.47715 87.935 104.622 196.078 196.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1290 0.000512 1024 110 640 36640 1.66845 10.0518 52.4698 64.2326 64.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1090 0.001024 512 390 384 9600 0.648064 0.360928 1.51542 13.1296 15.7543 15.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1870 0.000128 1024 470 1536 133632 11.2023 6.84237 106.287 208.465 332.931 333.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1990 0.001024 512 500 1152 16896 0.371424 0.361536 4.26986 23.3284 28.4023 28.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 3.2e-05 2048 90 1664 522240 103.096 56.0274 936.659 1672.93 2768.87 2769.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1440 6.4e-05 4096 220 5504 283392 46.2437 55.593 2822.08 1675.48 4599.47 4599.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1860 0.000256 512 100 384 73728 1.44778 1.7777 6.68534 101.991 111.975 112.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1870 0.000128 2048 120 896 151296 14.3812 106.893 418.654 539.971 540.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 840 0.000256 1024 140 2048 63744 4.60179 3.40173 69.1938 104.409 181.707 181.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 920 0.000512 2048 90 2944 34944 3.46448 80.4867 104.446 188.44 188.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1290 0.000512 1024 110 640 36480 1.6591 9.15251 52.2947 63.1491 63.2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1090 0.001024 512 390 384 9984 0.643456 0.361248 1.62243 13.1523 15.8783 15.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1870 0.000128 1024 470 1536 134400 11.2169 6.84413 102.302 209.729 330.229 330.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1990 0.001024 512 500 1152 17024 0.373344 0.363648 4.31773 23.5281 28.6532 28.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 3.2e-05 2048 90 1664 523264 102.82 56.0138 881.711 1674.63 2715.34 2715.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1440 6.4e-05 4096 220 5504 283136 46.1534 55.5912 2644.07 1678.18 4424.08 4424.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1860 0.000256 512 100 384 73920 1.44794 1.88205 6.61722 101.332 111.355 111.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1870 0.000128 2048 120 896 151424 14.451 99.5222 419.489 533.505 533.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 840 0.000256 1024 140 2048 62720 4.57862 3.37878 63.7599 103.863 175.686 175.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 920 0.000512 2048 90 2944 34944 3.47114 75.325 104.634 183.473 183.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1290 0.000512 1024 110 640 36512 1.66531 8.59936 52.4314 62.7404 62.7978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1090 0.001024 512 390 384 8960 0.644576 0.355456 1.49984 12.9288 15.5265 15.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1870 0.000128 1024 470 1536 133120 11.2673 6.84502 95.2047 209.413 322.865 322.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1990 0.001024 512 500 1152 16384 0.370592 0.357376 3.86954 23.2935 27.9607 28.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 3.2e-05 2048 90 1664 520192 103.197 55.8729 836.089 1671.81 2667.12 2667.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1440 6.4e-05 4096 220 5504 282624 46.2094 55.5897 2512.46 1675.21 4289.55 4289.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1860 0.000256 512 100 384 74240 1.4576 1.88621 6.40438 101.571 111.389 111.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1870 0.000128 2048 120 896 151296 14.4404 94.4534 419.189 528.127 528.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 840 0.000256 1024 140 2048 63488 4.62074 3.41053 61.4445 104.928 174.503 174.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 920 0.000512 2048 90 2944 34816 3.45686 71.3959 104.366 179.263 179.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1290 0.000512 1024 110 640 36352 1.65069 8.54477 52.2518 62.4905 62.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1090 0.001024 512 390 384 9216 0.628256 0.351296 3.3064 12.6934 17.0785 17.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1870 0.000128 1024 470 1440 134400 11.2208 6.85075 88.5121 209.537 316.255 316.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1990 0.001024 512 500 1140 17024 0.370688 0.362976 3.76032 22.414 26.9816 27.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 710 3.2e-05 2048 90 1680 523264 103.27 56.0285 2931.24 1673.07 4763.77 4763.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1440 6.4e-05 4096 220 5460 283584 46.1537 55.5907 2428.4 1676.4 4206.62 4206.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1860 0.000256 512 100 300 74816 1.44707 1.78419 17.5706 101.289 122.16 122.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1870 0.000128 2048 120 900 151200 14.3898 417.69 418.62 850.763 850.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 840 0.000256 1024 140 2040 63616 4.55114 3.38125 58.1419 103.776 169.952 170.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 920 0.000512 2048 90 2880 34944 3.46006 68.6858 104.317 176.506 176.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1290 0.000512 1024 110 660 36512 1.66448 8.46029 52.4815 62.6498 62.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1090 0.001024 512 390 300 9856 0.632384 0.357568 2.83834 12.9207 16.8492 16.9393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1870 0.000128 1024 470 1472 134400 11.222 6.85462 88.7056 209.572 316.49 316.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1990 0.001024 512 500 1152 17024 0.374784 0.361568 3.7656 22.7925 27.3657 27.4391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 710 3.2e-05 2048 90 1664 523264 103.352 56.0374 2816.4 1673.33 4649.29 4649.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1440 6.4e-05 4096 220 5504 283584 46.1701 55.5971 2396.36 1677.93 4176.13 4176.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1860 0.000256 512 100 320 74816 1.44922 1.88147 18.3583 101.336 123.099 123.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1870 0.000128 2048 120 896 151424 14.4793 394.131 419.166 827.835 827.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 840 0.000256 1024 140 2048 62720 4.5831 3.37795 56.8056 103.788 168.656 168.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 920 0.000512 2048 90 2880 34944 3.46749 67.3533 104.332 175.198 175.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1290 0.000512 1024 110 640 36512 1.66502 7.87482 52.3939 61.9765 62.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1090 0.001024 512 390 320 9856 0.631648 0.356928 2.94915 12.9171 16.9571 17.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1870 0.000128 1024 470 1450 134400 11.0989 6.83994 89.1726 207.801 315.053 315.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1990 0.001024 512 500 1150 16240 0.369632 0.360448 3.64269 22.2557 26.7018 26.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 710 3.2e-05 2048 90 1650 524160 103.272 55.9992 2963.76 1670.73 4793.93 4794.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1440 6.4e-05 4096 220 5450 283360 46.3607 55.7089 2441.72 1675.32 4219.19 4219.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1860 0.000256 512 100 300 75040 1.45536 1.71203 18.1745 101.014 122.429 122.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1870 0.000128 2048 120 900 151200 14.4197 418.656 418.749 851.888 851.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 840 0.000256 1024 140 2050 63840 4.60038 3.39574 59.3314 104.143 171.571 171.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 920 0.000512 2048 90 2900 35000 3.47475 69.6487 104.679 177.846 177.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1290 0.000512 1024 110 650 36400 1.66634 8.23686 52.3549 62.3 62.3589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1090 0.001024 512 390 300 11200 0.632672 0.362368 3.18432 13.1024 17.3798 17.4698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1870 0.000128 1024 470 1440 134400 11.1059 6.84317 88.3234 208.008 314.417 314.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1990 0.001024 512 500 1152 16240 0.369728 0.3584 3.6352 21.1043 25.5383 25.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 710 3.2e-05 2048 90 1680 519680 104.051 56.0169 2999.55 1672.38 4832.16 4832.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1440 6.4e-05 4096 220 5472 283360 46.3642 55.7002 2431.66 1676.39 4210.19 4210.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1860 0.000256 512 100 336 75040 1.4591 1.73686 20.3944 101.634 125.3 125.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1870 0.000128 2048 120 912 151200 14.4242 428.323 419.254 862.066 862.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 840 0.000256 1024 140 2016 63840 4.59526 3.39939 58.0888 104.245 170.432 170.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 920 0.000512 2048 90 2880 35000 3.47014 68.7985 104.713 177.026 177.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1290 0.000512 1024 110 624 36400 1.65274 7.84435 52.2814 61.8237 61.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1090 0.001024 512 390 288 11200 0.631264 0.36192 3.07562 13.1191 17.2888 17.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1870 0.000128 1024 470 1440 136192 11.0738 6.84307 100.63 209.215 327.898 328.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1990 0.001024 512 500 1120 16896 0.366944 0.359776 3.936 22.276 27.0113 27.0848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 710 3.2e-05 2048 90 1664 526336 103.193 56.2524 2922.94 1676.77 4759.33 4759.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1440 6.4e-05 4096 220 5472 283904 46.2385 55.5888 2820.65 1677.07 4599.62 4599.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1860 0.000256 512 100 320 75520 1.44861 1.85082 18.1158 101.476 122.964 123.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1870 0.000128 2048 120 896 151424 14.4016 405.653 419.193 839.307 839.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 840 0.000256 1024 140 2016 64512 4.5872 3.40742 66.4377 104.755 179.286 179.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 920 0.000512 2048 90 2880 35200 3.47706 78.6511 104.824 186.993 187.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1290 0.000512 1024 110 640 36608 1.66195 9.23648 52.4234 63.3644 63.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1090 0.001024 512 390 288 11776 0.615872 0.35664 3.0776 12.9508 17.0998 17.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1870 0.000128 1024 470 1440 134400 10.9484 6.81978 153.192 206.774 377.875 377.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1990 0.001024 512 500 1120 15360 0.359488 0.350656 5.55232 21.8803 28.2169 28.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 3.2e-05 2048 90 1664 522240 102.622 55.8498 1414.64 1669.51 3242.79 3242.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1440 6.4e-05 4096 220 5472 283200 46.142 55.5794 4228.1 1676.88 6006.79 6006.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1860 0.000256 512 100 320 73920 1.44042 1.69117 24.0708 99.0164 126.289 126.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1870 0.000128 2048 120 896 150720 14.4332 159.954 420.183 594.613 594.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 840 0.000256 1024 140 2016 63360 4.55654 3.3792 99.7975 103.758 211.593 211.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 920 0.000512 2048 90 2880 34560 3.44698 118.045 103.961 225.498 225.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1290 0.000512 1024 110 640 36000 1.64454 14.1619 52.0371 67.8854 67.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1090 0.001024 512 390 288 9600 0.586016 0.332128 3.5425 12.0616 16.6202 16.711
