$version Generated by VerilatedVcd $end
$date Fri Oct 29 15:31:12 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 )' clk $end
  $var wire 16 w& data_flow_mod_iq_payload_cha_i [15:0] $end
  $var wire 16 !' data_flow_mod_iq_payload_cha_q [15:0] $end
  $var wire  1 o& data_flow_mod_iq_valid $end
  $var wire  8 g& data_flow_unit_data_payload [7:0] $end
  $var wire  1 _& data_flow_unit_data_valid $end
  $var wire  2 W& iq_shift [1:0] $end
  $var wire  1 1' reset $end
  $var wire  4 ?& w_addr [3:0] $end
  $var wire 32 G& w_data [31:0] $end
  $var wire  1 7& w_en $end
  $var wire  2 O& w_sel [1:0] $end
  $scope module lookUpDemod $end
   $var wire  1 )' clk $end
   $var wire  4 !# code_mem_i_0 [3:0] $end
   $var wire  4 )# code_mem_i_1 [3:0] $end
   $var wire  4 q# code_mem_i_10 [3:0] $end
   $var wire  4 y# code_mem_i_11 [3:0] $end
   $var wire  4 #$ code_mem_i_12 [3:0] $end
   $var wire  4 +$ code_mem_i_13 [3:0] $end
   $var wire  4 3$ code_mem_i_14 [3:0] $end
   $var wire  4 ;$ code_mem_i_15 [3:0] $end
   $var wire  4 1# code_mem_i_2 [3:0] $end
   $var wire  4 9# code_mem_i_3 [3:0] $end
   $var wire  4 A# code_mem_i_4 [3:0] $end
   $var wire  4 I# code_mem_i_5 [3:0] $end
   $var wire  4 Q# code_mem_i_6 [3:0] $end
   $var wire  4 Y# code_mem_i_7 [3:0] $end
   $var wire  4 a# code_mem_i_8 [3:0] $end
   $var wire  4 i# code_mem_i_9 [3:0] $end
   $var wire  4 C$ code_mem_q_0 [3:0] $end
   $var wire  4 K$ code_mem_q_1 [3:0] $end
   $var wire  4 5% code_mem_q_10 [3:0] $end
   $var wire  4 =% code_mem_q_11 [3:0] $end
   $var wire  4 E% code_mem_q_12 [3:0] $end
   $var wire  4 M% code_mem_q_13 [3:0] $end
   $var wire  4 U% code_mem_q_14 [3:0] $end
   $var wire  4 ]% code_mem_q_15 [3:0] $end
   $var wire  4 S$ code_mem_q_2 [3:0] $end
   $var wire  4 [$ code_mem_q_3 [3:0] $end
   $var wire  4 c$ code_mem_q_4 [3:0] $end
   $var wire  4 k$ code_mem_q_5 [3:0] $end
   $var wire  4 s$ code_mem_q_6 [3:0] $end
   $var wire  4 {$ code_mem_q_7 [3:0] $end
   $var wire  4 %% code_mem_q_8 [3:0] $end
   $var wire  4 -% code_mem_q_9 [3:0] $end
   $var wire 15 }% compTable_i [14:0] $end
   $var wire 15 '& compTable_q [14:0] $end
   $var wire 15 # comp_cmp_i [14:0] $end
   $var wire 15 + comp_cmp_q [14:0] $end
   $var wire 16 K comp_mem_i_0 [15:0] $end
   $var wire 16 S comp_mem_i_1 [15:0] $end
   $var wire 16 =! comp_mem_i_10 [15:0] $end
   $var wire 16 E! comp_mem_i_11 [15:0] $end
   $var wire 16 M! comp_mem_i_12 [15:0] $end
   $var wire 16 U! comp_mem_i_13 [15:0] $end
   $var wire 16 ]! comp_mem_i_14 [15:0] $end
   $var wire 16 [ comp_mem_i_2 [15:0] $end
   $var wire 16 c comp_mem_i_3 [15:0] $end
   $var wire 16 k comp_mem_i_4 [15:0] $end
   $var wire 16 s comp_mem_i_5 [15:0] $end
   $var wire 16 { comp_mem_i_6 [15:0] $end
   $var wire 16 %! comp_mem_i_7 [15:0] $end
   $var wire 16 -! comp_mem_i_8 [15:0] $end
   $var wire 16 5! comp_mem_i_9 [15:0] $end
   $var wire 16 e! comp_mem_q_0 [15:0] $end
   $var wire 16 m! comp_mem_q_1 [15:0] $end
   $var wire 16 W" comp_mem_q_10 [15:0] $end
   $var wire 16 _" comp_mem_q_11 [15:0] $end
   $var wire 16 g" comp_mem_q_12 [15:0] $end
   $var wire 16 o" comp_mem_q_13 [15:0] $end
   $var wire 16 w" comp_mem_q_14 [15:0] $end
   $var wire 16 u! comp_mem_q_2 [15:0] $end
   $var wire 16 }! comp_mem_q_3 [15:0] $end
   $var wire 16 '" comp_mem_q_4 [15:0] $end
   $var wire 16 /" comp_mem_q_5 [15:0] $end
   $var wire 16 7" comp_mem_q_6 [15:0] $end
   $var wire 16 ?" comp_mem_q_7 [15:0] $end
   $var wire 16 G" comp_mem_q_8 [15:0] $end
   $var wire 16 O" comp_mem_q_9 [15:0] $end
   $var wire 16 w& data_flow_mod_iq_payload_cha_i [15:0] $end
   $var wire 16 !' data_flow_mod_iq_payload_cha_q [15:0] $end
   $var wire  1 o& data_flow_mod_iq_valid $end
   $var wire  8 g& data_flow_unit_data_payload [7:0] $end
   $var wire  1 _& data_flow_unit_data_valid $end
   $var wire 16 3 demod_data_i [15:0] $end
   $var wire 16 ; demod_data_q [15:0] $end
   $var wire  1 /& demod_valid $end
   $var wire  1 u% demod_valid_iq $end
   $var wire  2 W& iq_shift [1:0] $end
   $var wire  1 1' reset $end
   $var wire  4 e% unit_data_i [3:0] $end
   $var wire  4 m% unit_data_q [3:0] $end
   $var wire  1 C unit_valid $end
   $var wire  4 ?& w_addr [3:0] $end
   $var wire 32 G& w_data [31:0] $end
   $var wire  1 7& w_en $end
   $var wire  2 O& w_sel [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b111010111111110 #
b101110111011101 +
b0100111110100001 3
b0100000011100101 ;
1C
b0110000000000011 K
b1011100001000001 S
b0011011111011101 [
b1100011101100111 c
b1001101101100111 k
b1011111110100001 s
b1100011001010110 {
b1101010011111111 %!
b1010110101110000 -!
b0110110101000000 5!
b1110010011111111 =!
b0110110101111101 E!
b1111100000011110 M!
b1111001100011110 U!
b0001101000000100 ]!
b1011001000101010 e!
b0101001100011110 m!
b1111000011111110 u!
b0001111001101011 }!
b1100011011110101 '"
b0100101011111100 /"
b1100010101101000 7"
b0000100110101000 ?"
b1001101000100001 G"
b0111011101111110 O"
b0010010000110111 W"
b1011010101100101 _"
b1001111100100100 g"
b0101011010001110 o"
b0010001010010101 w"
b0011 !#
b1101 )#
b0101 1#
b1110 9#
b0010 A#
b1001 I#
b0010 Q#
b1001 Y#
b0100 a#
b1101 i#
b0010 q#
b1110 y#
b1001 #$
b1111 +$
b0110 3$
b0100 ;$
b0001 C$
b1111 K$
b1101 S$
b0001 [$
b1101 c$
b0110 k$
b1001 s$
b0110 {$
b1101 %%
b1001 -%
b0100 5%
b1100 =%
b0000 E%
b0111 M%
b1001 U%
b1110 ]%
b1010 e%
b1000 m%
1u%
b111000101000101 }%
b110100010110001 '&
1/&
07&
b1101 ?&
b01111110010000101110001010000111 G&
b11 O&
b00 W&
1_&
b00001010 g&
0o&
b0001011010111110 w&
b0000110011111101 !'
1)'
11'
