{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "4f56b856",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import os\n",
    "import time\n",
    "from qick import *\n",
    "from pynq import Overlay, DefaultIP, PL\n",
    "\n",
    "from qickquack import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "af5e6c03",
   "metadata": {},
   "outputs": [],
   "source": [
    "def bitfile_path():\n",
    "    \"\"\"Choose the default firmware path for this board.\n",
    "\n",
    "    Parameters\n",
    "    ----------\n",
    "\n",
    "    Returns\n",
    "    -------\n",
    "    str\n",
    "        absolute path to the firmware bitfile distributed with the QICK library\n",
    "    \"\"\"\n",
    "    #board2file =  {'ZCU216' :'qick_216.bit','ZCU111' :'qick_111.bit','RFSoC4x2' :'qick_4x2.bit'}\n",
    "    #filename = board2file[os.environ['BOARD']]\n",
    "    filename = \"axi_pvp_gen_v7_3.0.bit\"\n",
    "    #src = os.path.join(os.path.dirname(qick.__file__), filename)\n",
    "    src = os.path.join(\"/home/xilinx/bit_files/axi_pvp_gen_v7_3.0\", filename)\n",
    "    return src"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "1bdd93f4",
   "metadata": {},
   "outputs": [],
   "source": [
    "class TestSoc(Overlay):\n",
    "    def __init__(self, bitfile=None, **kwargs):\n",
    "        if bitfile is None:\n",
    "            Overlay.__init__(self, bitfile_path(), **kwargs)\n",
    "        else:\n",
    "            Overlay.__init__(self, bitfile, **kwargs)\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 257,
   "id": "baba3a19",
   "metadata": {},
   "outputs": [],
   "source": [
    "class AxiPvpGen(SocIp):\n",
    "    \"\"\"Control the axi_pvp_gen_v7_x IP\"\"\"\n",
    "    \n",
    "    # PVP Gen Control Registers\n",
    "    \n",
    "    # START_VAL_0_REG : 20 bit\n",
    "    # START_VAL_1_REG : 20 bit\n",
    "    # START_VAL_2_REG : 20 bit\n",
    "    # START_VAL_3_REG : 20 bit\n",
    "    \n",
    "    # STEP_SIZE_0_REG : 20 bit\n",
    "    # STEP_SIZE_1_REG : 20 bit\n",
    "    # STEP_SIZE_2_REG : 20 bit\n",
    "    # STEP_SIZE_3_REG : 20 bit\n",
    "    \n",
    "    # DEMUX_0_REG : 5 bit \n",
    "    # DEMUX_1_REG : 5 bit\n",
    "    # DEMUX_2_REG : 5 bit \n",
    "    # DEMUX_3_REG : 5 bit \n",
    "    \n",
    "    # DAC_0_GROUP_REG: 2 bit\n",
    "    # DAC_1_GROUP_REG: 2 bit\n",
    "    # DAC_2_GROUP_REG: 2 bit\n",
    "    # DAC_3_GROUP_REG: 2 bit\n",
    "    \n",
    "    # CTRL_REG: 4 bit\n",
    "    # MODE_REG: 2 bit\n",
    "    # CONFIG_REG: 29 bit\n",
    "    \n",
    "    # DWELL_CYCLES_REG = 32 bit\n",
    "    # CYCLES_TILL_READOUT_REG = 16 bit\n",
    "    # PVP_WIDTH_REG: 10 bit\n",
    "    # NUM_DIMS_REG: 3 bit\n",
    "    # TRIGGER_USER_REG: 1 bit\n",
    "    \n",
    "    \n",
    "    bindto = ['user.org:user:axi_pvp_gen_v7:4.0']\n",
    "    \n",
    "    def __init__(self, description, **kwargs):\n",
    "        super().__init__(description)\n",
    "        \n",
    "        #map register names to offsets\n",
    "        self.REGISTERS = {\n",
    "            'START_VAL_0_REG':0, \n",
    "            'START_VAL_1_REG':1,\n",
    "            'START_VAL_2_REG':2,\n",
    "            'START_VAL_3_REG':3,\n",
    "            \n",
    "            'STEP_SIZE_0_REG':4,\n",
    "            'STEP_SIZE_1_REG':5,\n",
    "            'STEP_SIZE_2_REG':6,\n",
    "            'STEP_SIZE_3_REG':7,\n",
    "            \n",
    "            'DEMUX_0_REG': 8,\n",
    "            'DEMUX_1_REG': 9,\n",
    "            'DEMUX_2_REG': 10,\n",
    "            'DEMUX_3_REG': 11,\n",
    "            \n",
    "            'DAC_0_GROUP_REG': 12,\n",
    "            'DAC_1_GROUP_REG': 13,\n",
    "            'DAC_2_GROUP_REG': 14,\n",
    "            'DAC_3_GROUP_REG': 15,\n",
    "            \n",
    "            'CTRL_REG': 16,\n",
    "            'MODE_REG': 17,\n",
    "            'CONFIG_REG': 18,\n",
    "            \n",
    "            'DWELL_CYCLES_REG': 19,\n",
    "            'CYCLES_TILL_READOUT_REG': 20,\n",
    "            'PVP_WIDTH_REG': 21,\n",
    "            'NUM_DIMS_REG': 22,\n",
    "            \n",
    "            'TRIGGER_USER_REG': 23\n",
    "            \n",
    "        }\n",
    "        \n",
    "        #default register values\n",
    "        \n",
    "        self.START_VAL_0_REG = 0\n",
    "        self.START_VAL_1_REG = 0\n",
    "        self.START_VAL_2_REG = 0\n",
    "        self.START_VAL_3_REG = 0\n",
    "        \n",
    "        self.STEP_SIZE_0_REG = 0\n",
    "        self.STEP_SIZE_1_REG = 0\n",
    "        self.STEP_SIZE_2_REG = 0\n",
    "        self.STEP_SIZE_3_REG = 0\n",
    "        \n",
    "        self.DEMUX_0_REG = 0 # if we don't set these, expect weird behavior on dac 0 when it tries to do it all\n",
    "        self.DEMUX_1_REG = 0\n",
    "        self.DEMUX_2_REG = 0\n",
    "        self.DEMUX_3_REG = 0\n",
    "        \n",
    "        self.DAC_0_GROUP_REG = 0 # by default, assign one DAC per group\n",
    "        self.DAC_1_GROUP_REG = 1\n",
    "        self.DAC_2_GROUP_REG = 2\n",
    "        self.DAC_3_GROUP_REG = 3\n",
    "        \n",
    "        \n",
    "        ## set up to be [ ldac_user, clrn_user, rstn_user, trigger_from ]\n",
    "        ##    if you are in mode 3, you are able to control these registers. If not, changing these won't effect anthing.\n",
    "        ##    trigger from tells the FSM whether it should be receiving\n",
    "        ##         the signal to make the pvp plot from the PMOD pins (0)\n",
    "        ##         or from the user in jupyter notebook (1). In both cases,\n",
    "        ##         the system will wait until the \"trigger\" has gone up again before allowing\n",
    "        ##         the user to run the net step of the pvp plot - it stops itself in stall\n",
    "        ##         state until the flag is raised again. Especially because it is possible to\n",
    "        ##         accidentally loop all the way back around into the stall state (i.e. accidentally starting\n",
    "        ##         another pvp plot immediately after the first, I would recommend\n",
    "        ##         tracking the number of steps you have taken.\n",
    "        self.CTRL_REG = 14\n",
    "        \n",
    "        \n",
    "        self.MODE_REG = 0\n",
    "        self.CONFIG_REG = 0\n",
    "        \n",
    "        self.DWELL_CYCLES_REG = 38400 # at board speed of 384 MHz, 38400 dwell cycles is 100 us\n",
    "        self.CYCLES_TILL_READOUT = 10\n",
    "        self.PVP_WIDTH_REG = 256\n",
    "        self.NUM_DIMS_REG = 0\n",
    "        \n",
    "        self.TRIGGER_USER_REG = 0 #default is 0 for trigger coming from qick, set for 1 for triggering manually for tests\n",
    "        \n",
    "        \n",
    "\n",
    "    # ################################\n",
    "    # Methods\n",
    "    # ################################\n",
    "   \n",
    "        \n",
    "#     def check_lock(self, registerName = \"<name of locked register>\"):\n",
    "#         if (self.CTRL_REG & 0b1 == 1):\n",
    "#             raise RuntimeError (registerName + \" cannot be changed while pvp plot is running.\")\n",
    "            \n",
    "            \n",
    "            \n",
    "    ## Setters\n",
    "    \n",
    "    # many axis setters\n",
    "    \n",
    "    def set_any_axis(self, axis='', axis_reg_dict={}, val=0):\n",
    "        '''helper method for any method that has four available axes'''\n",
    "        \n",
    "        if axis in axis_reg_dict:\n",
    "            reg_str = axis_reg_dict[axis]\n",
    "            setattr(self, reg_str, val)\n",
    "\n",
    "        else:\n",
    "            raise ValueError(\"No valid axis was specified. Valid axis arguments are '0', '1', '2', '3'\")\n",
    "    \n",
    "    def set_start(self, axis = '', start_val = 0):\n",
    "        '''method to set start val \n",
    "            (note that we want a method for this because we don't want to worry about registers outside this class)'''\n",
    "        start_regs = {'0': 'START_VAL_0_REG', '1': 'START_VAL_1_REG', '2': 'START_VAL_2_REG', '3': 'START_VAL_3_REG'}\n",
    "#         self.check_lock(\"Start values\")\n",
    "        self.set_any_axis(axis = axis, axis_reg_dict = start_regs, val = start_val)\n",
    "    \n",
    "    def set_step_size(self, axis = '', step_size = 0):\n",
    "        '''sets size of step (in Volts)'''\n",
    "        step_size_regs = {'0': 'STEP_SIZE_0_REG', '1': 'STEP_SIZE_1_REG', '2': 'STEP_SIZE_2_REG', '3': 'STEP_SIZE_3_REG'}\n",
    "#         self.check_lock(\"step size\")\n",
    "        self.set_any_axis(axis = axis, axis_reg_dict = step_size_regs, val = step_size)\n",
    "            \n",
    "    def set_demux(self, axis = '', demux = 0):\n",
    "        \"\"\"Set demux value for a given axis\"\"\"\n",
    "#         self.check_lock(\"Demux values\")\n",
    "        demux_regs = {'0': 'DEMUX_0_REG', '1': 'DEMUX_1_REG', '2': 'DEMUX_2_REG', '3': 'DEMUX_3_REG'}\n",
    "        \n",
    "        #note to self: do we specify demux value or ask for board num and dac num?\n",
    "        if (demux >= 0 and demux < 32):\n",
    "            self.set_any_axis(axis = axis, axis_reg_dict = demux_regs, val = demux)\n",
    "        else:\n",
    "            raise ValueError(\"Demux value must be in the range 0-31 inclusive\")\n",
    "    \n",
    "    def set_group(self, axis = '', group = 0):\n",
    "        '''Set with which group a particular DAC should update'''\n",
    "        group_regs = {'0': 'DAC_0_GROUP_REG', '1': 'DAC_1_GROUP_REG', '2': 'DAC_2_GROUP_REG', '3': 'DAC_3_GROUP_REG'}\n",
    "#         self.check_lock(\"groups\")\n",
    "        self.set_any_axis(axis = axis, axis_reg_dict = group_regs, val = group)\n",
    "        \n",
    "        \n",
    "    #the next five are ctrl reg manipulating methods\n",
    "    \n",
    "    def set_ldac(self, ldac = 1):\n",
    "        \"\"\"Toggle the value of the LDAC pin, if in mode 3\"\"\"\n",
    "        #check if mode allows for manual control\n",
    "        if (self.MODE_REG == 3):\n",
    "            #clear bit and set it\n",
    "            self.CTRL_REG &= 0b0111\n",
    "            print(self.CTRL_REG)\n",
    "            self.CTRL_REG |= (ldac << 3)\n",
    "            print(self.CTRL_REG)\n",
    "        else:\n",
    "            print(\"wrong mode (need to be in mode 3 to change ldac manually)\")\n",
    "            \n",
    "    def set_clr(self, clr = 1):\n",
    "        \"\"\"Clear all DACs via CLRN pin\"\"\"\n",
    "        #WARNING THIS WILL  NOT STOP YOU FROM CLEARING EVEN IN THE MIDDLE OF A PVP PLOT\n",
    "        self.CTRL_REG &= 0b1011\n",
    "        self.CTRL_REG |= (clr << 2)\n",
    "        \n",
    "    def set_reset(self, resetn = 1):\n",
    "        \"\"\"Reset all DACs via RSTN pin\"\"\"\n",
    "        #WARNING THIS WILL  NOT STOP YOU FROM RESETTING EVEN IN THE MIDDLE OF A PVP PLOT\n",
    "        self.CTRL_REG &= 0b1101\n",
    "        self.CTRL_REG |= (resetn << 1)\n",
    "        \n",
    "    def set_trigger_settings(self, trigger_set=0):\n",
    "        \"\"\"Set up whether you're controlling pvp via PMOD or user\"\"\"\n",
    "        self.CTRL_REG &= 0b1110\n",
    "        self.CTRL_REG |= (trigger_set << 0)\n",
    "        \n",
    "        \n",
    "        \n",
    "    def set_user_trigger(self, user_trig=0):\n",
    "        \"\"\"Set the trigger that's sent into the user bits of this system. It isn't read unless CTRL bit 0 is 1 \"\"\"\n",
    "        self.TRIGGER_USER_REG &= 0\n",
    "        self.TRIGGER_USER_REG |= user_trig\n",
    "        \n",
    "        \n",
    "        \n",
    "    def get_trig(self):\n",
    "        return (self.CTRL_REG & 0b0001)\n",
    "    # regular registers\n",
    "            \n",
    "    def set_dwell_cycles(self, dwell_cycles = 38400):\n",
    "        \"\"\"Set number of clock cycles in between each step\"\"\"\n",
    "#         self.check_lock(\"Dwell cycles\")\n",
    "        if (dwell_cycles < 1250):\n",
    "            raise ValueError(\"Dwell cycles must be at least 1250 so that all SPI messages can send\")\n",
    "        self.DWELL_CYCLES_REG = dwell_cycles\n",
    "        \n",
    "    def set_readout_cycles(self, cycles_till = 400):\n",
    "        \"\"\"Set number of cycles during which the measurement may be read out\"\"\"\n",
    "#         self.check_lock(\"Readout cycles\")\n",
    "        self.CYCLES_TILL_READOUT = cycles_till\n",
    "    \n",
    "        \n",
    "    def set_pvp_width(self, pvp_width = 256): #this default value is so if someone accidentally runs the method without a argument, the new value is just the default reset value\n",
    "        \"\"\"Set the width in pixels of a pvp\"\"\"\n",
    "#         self.check_lock(\"Pvp width\")\n",
    "        self.PVP_WIDTH_REG = pvp_width\n",
    "        \n",
    "    def set_num_dims(self, num_dims = 0):\n",
    "        \"\"\"Set the number of groups looped through in the pvp plot\"\"\"\n",
    "#         self.check_lock(\"Number of dimensions\")\n",
    "        self.NUM_DIMS_REG = num_dims\n",
    "                \n",
    "    def set_mode(self, m = 0):\n",
    "        \"\"\"Set operation mode of the pvp gen block\"\"\"\n",
    "#         self.check_lock(\"Mode\")\n",
    "        if (m < 0 or m > 3):\n",
    "            raise ValueError(\"Mode must be 0b00, 0b01, 0b10, or 0b11.\")\n",
    "        self.MODE_REG = m\n",
    "        \n",
    "    # we don't ever just set the config reg so it's not in the simple setters- see next section\n",
    "    \n",
    "    ## Compound methods\n",
    "            \n",
    "    def report_settings(self):\n",
    "        \"\"\"Report all pvp gen registers' current value\"\"\"\n",
    "        print(\"Start of DAC 0: \", hex(self.START_VAL_0_REG))\n",
    "        print(\"Start of DAC 1: \", hex(self.START_VAL_1_REG))\n",
    "        print(\"Start of DAC 2: \", hex(self.START_VAL_2_REG))\n",
    "        print(\"Start of DAC 3: \", hex(self.START_VAL_3_REG))\n",
    "        \n",
    "        print(\"Step Size DAC 0: \", hex(self.STEP_SIZE_0_REG))\n",
    "        print(\"Step Size DAC 1: \", hex(self.STEP_SIZE_1_REG))\n",
    "        print(\"Step Size DAC 2: \", hex(self.STEP_SIZE_2_REG))\n",
    "        print(\"Step Size DAC 3: \", hex(self.STEP_SIZE_3_REG))\n",
    "        \n",
    "        print(\"DEMUX 0: \", hex(self.DEMUX_0_REG))\n",
    "        print(\"DEMUX 1: \", hex(self.DEMUX_1_REG))\n",
    "        print(\"DEMUX 2: \", hex(self.DEMUX_2_REG))\n",
    "        print(\"DEMUX 3: \", hex(self.DEMUX_3_REG))\n",
    "        \n",
    "        print(\"Control Reg: \", hex(self.CTRL_REG))\n",
    "        print(\"Mode Reg\", hex(self.MODE_REG))\n",
    "        print(\"Arbitrary 24 bits of SPI: \", hex(self.CONFIG_REG))\n",
    "        \n",
    "        print(\"Number of Dwell Cycles: \", hex(self.DWELL_CYCLES_REG))\n",
    "        print(\"Cycles till Trigger AWGs: \", hex(self.CYCLES_TILL_READOUT))\n",
    "        print(\"Size of PVP plot (square): \", hex(self.PVP_WIDTH_REG))\n",
    "        print(\"Number of DACs Running: \", hex(self.NUM_DIMS_REG))\n",
    "        print(\"Trigger source: \", \"user\" if (self.TRIGGER_USER_REG) else \"qick_processor\")\n",
    "       \n",
    "    \n",
    "    ## Defining a Function to help run a fast PvP plot\n",
    "    ## it also assumes you've arleady run \"setup pvp\" for yourself so that everything lines up\n",
    "\n",
    "    def run_pvp_demo(self):\n",
    "        for i in range ((dac_call.PVP_WIDTH_REG)**(dac_call.NUM_DIMS_REG)):\n",
    "            dac_call.set_user_trigger(1)\n",
    "            time.sleep(0.01)\n",
    "            dac_call.set_user_trigger(0)\n",
    "            time.sleep(0.2)\n",
    "            \n",
    "    def self_pvp(self):\n",
    "        dac_call.set_user_trigger(1)\n",
    "        time.sleep(0.01)\n",
    "        dac_call.set_user_trigger(0)\n",
    "        time.sleep(0.05)\n",
    "        \n",
    "    def send_arbitrary_SPI(self, demux_int = 0b00000, reg = 0b0000, data_int = 0x00000):\n",
    "        '''Allow the user to specify an arbitrary dac (demux_int) and send it an arbitrary 24 bit message (data_int)\n",
    "           Raises the done flag when finished and cannot be run again until pvp trigger reg is cleared'''\n",
    "        \n",
    "#         self.check_lock(\"Arbitrary spi\")\n",
    "        \n",
    "        demux_shift = demux_int << 24\n",
    "        reg_shift = reg << 20\n",
    "        out = demux_shift + reg_shift + data_int\n",
    "        print(\"Writing config reg to \" + str(bin(out)))\n",
    "        self.CONFIG_REG = out\n",
    "        time.sleep(0.1)\n",
    "        self.CONFIG_REG = 0\n",
    "        \n",
    "    def setup_pvp(self, cfg = {'startvals': [0,0,0,0],\n",
    "                              'stepsizes': [0,0,0,0],\n",
    "                              'demuxvals': [0,0,0,0],\n",
    "                                'groups': [0,1,2,3],\n",
    "                                 'mode': 0,\n",
    "                               'width': 16,\n",
    "                               'num_dims': 4\n",
    "                              }\n",
    "                 ):\n",
    "        '''sets up EVERYTHING for a pvp plot\n",
    "        assuming a user sets everything they want here, they should only need to run this + start_pvp()'''\n",
    "        \n",
    "        for dac in range (len(cfg['startvals'])):\n",
    "            self.set_start(axis = str(dac), start_val = volt2reg(cfg['startvals'][dac]))\n",
    "            self.set_step_size(axis = str(dac), step_size = volt2reg(cfg['stepsizes'][dac]))\n",
    "            self.set_demux(axis = str(dac), demux = cfg['demuxvals'][dac])\n",
    "            self.set_group(axis = str(dac), group = cfg['groups'][dac])\n",
    "        self.set_mode(cfg['mode'])\n",
    "        self.set_pvp_width(cfg['width'])\n",
    "        self.set_num_dims(cfg['num_dims'])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 258,
   "id": "4e05d473",
   "metadata": {},
   "outputs": [],
   "source": [
    "## these need a class so they don't have to be updated when we change the ip block revision eg from axi_pvp_gen_v5 to v7\n",
    "\n",
    "def init_DAC(demux = 0):\n",
    "    soc.axi_pvp_gen_v7_0.send_arbitrary_SPI(demux_int = demux, reg = 0b0010, data_int = 0b0000_0000_0000_0011_0010)\n",
    "    \n",
    "def volt2reg(volt = 0.0):\n",
    "    VREFN = 0.0\n",
    "    VREFP = 5.0\n",
    "    bit_res = 20\n",
    "\n",
    "    if volt < VREFN:\n",
    "        print(\"%s: %d V out of range.\" % (self.__class__.__name__, volt))\n",
    "        return -1\n",
    "    elif volt > VREFP:\n",
    "        print(\"%s: %d V out of range.\" % (self.__class__.__name__, volt))\n",
    "        return -1\n",
    "    else:\n",
    "        Df = (2**bit_res - 1)*(volt - VREFN)/(VREFP - VREFN)\n",
    "        print(\"Df is \" + str(bin(int(Df))))\n",
    "        return int(Df)\n",
    "\n",
    "def set_DAC(demux = 0, volts = 0.0):\n",
    "    val = volt2reg(volts)\n",
    "    #5 bits of demux, 4 bits of reg, 20 bits of data\n",
    "    soc.axi_pvp_gen_v7_0.send_arbitrary_SPI(demux, 0b0001, val)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 310,
   "id": "3170aa65",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "dict_keys(['axi_pvp_gen_v7_0', 'zynq_ultra_ps_e_0'])"
      ]
     },
     "execution_count": 310,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "soc = TestSoc()\n",
    "soc.ip_dict.keys()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 311,
   "id": "467ea226",
   "metadata": {},
   "outputs": [],
   "source": [
    "dac_call = soc.axi_pvp_gen_v7_0"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2011ce09",
   "metadata": {},
   "source": [
    "This block has all the settings for a pvp test:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 335,
   "id": "81613b51",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing config reg to 0b11011001000000000000000110010\n",
      "Df is 0b1111000010100011110\n",
      "Writing config reg to 0b11011000101111000010100011110\n"
     ]
    }
   ],
   "source": [
    "init_DAC(27)\n",
    "set_DAC(27, 2.35)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 331,
   "id": "455b5c5f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Df is 0b11111111111111111111\n",
      "Df is 0b11001100110011001100\n",
      "Df is 0b1111010111000010\n",
      "Df is 0b1010001111010111\n",
      "Writing config reg to 0b10001000000000000000110010\n",
      "Writing config reg to 0b100001000000000000000110010\n",
      "Df is 0b1110010100010001100\n",
      "Writing config reg to 0b10000101110010100010001100\n",
      "Df is 0b11001100110011001100\n",
      "Writing config reg to 0b100000111001100110011001100\n"
     ]
    }
   ],
   "source": [
    "## Setting the initial values as defined in my own test bench (zoe)\n",
    "\n",
    "dac_call.set_start('0', volt2reg(5))\n",
    "dac_call.set_start('1', volt2reg(4))\n",
    "\n",
    "dac_call.set_step_size('0', volt2reg(0.3))\n",
    "dac_call.set_step_size('1', volt2reg(0.2))\n",
    "\n",
    "dac_call.set_demux('0', 2)\n",
    "dac_call.set_demux('1', 4)\n",
    "\n",
    "dac_call.set_group('0', 1)\n",
    "dac_call.set_group('1', 0)\n",
    "\n",
    "dac_call.set_dwell_cycles(2500)\n",
    "dac_call.set_readout_cycles(10)\n",
    "\n",
    "dac_call.set_num_dims(2) ## this is really important, because otherwise all the logic can and will break\n",
    "dac_call.set_pvp_width(5)\n",
    "\n",
    "dac_call.set_trigger_settings(1) # this makes it so that we have control. The system will now look to the \n",
    "                                  #    TRIGGER_USER_REG instead of the pmod_control\n",
    "    \n",
    "init_DAC(2)\n",
    "init_DAC(4)\n",
    "\n",
    "set_DAC(2, 2.237)\n",
    "set_DAC(4, 4)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 332,
   "id": "6cc03cc4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Start of DAC 0:  0xfffff\n",
      "Start of DAC 1:  0xccccc\n",
      "Start of DAC 2:  0x0\n",
      "Start of DAC 3:  0x0\n",
      "Step Size DAC 0:  0xf5c2\n",
      "Step Size DAC 1:  0xa3d7\n",
      "Step Size DAC 2:  0x0\n",
      "Step Size DAC 3:  0x0\n",
      "DEMUX 0:  0x2\n",
      "DEMUX 1:  0x4\n",
      "DEMUX 2:  0x0\n",
      "DEMUX 3:  0x0\n",
      "Control Reg:  0xf\n",
      "Mode Reg 0x0\n",
      "Arbitrary 24 bits of SPI:  0x0\n",
      "Number of Dwell Cycles:  0x9c4\n",
      "Cycles till Trigger AWGs:  0xa\n",
      "Size of PVP plot (square):  0x5\n",
      "Number of DACs Running:  0x2\n",
      "Trigger source:  qick_processor\n"
     ]
    }
   ],
   "source": [
    "dac_call.report_settings()\n",
    "i = 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 268,
   "id": "e6a5244c",
   "metadata": {},
   "outputs": [],
   "source": [
    "for i in range(2**(dac_call.PVP_WIDTH_REG)):\n",
    "    dac_call.self_pvp()\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e809455b",
   "metadata": {},
   "source": [
    "Previous: 0b10000010101011110011011110\n",
    "Now:      0b1000001000010101011110011011110\n",
    "newer:    0b10000110101011110011011110"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 101,
   "id": "6fb03d16",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing config reg to 0b10100001000000000000000110010\n",
      "Df is 0b1110010100010001100\n",
      "Writing config reg to 0b10100000101110010100010001100\n"
     ]
    }
   ],
   "source": [
    "# LOOK AT ME!!!!!\n",
    "# run this cell to config and set a DAC \n",
    "# this is the shorter (preferred) way to do the above two cells\n",
    "curr_dac = 20\n",
    "init_DAC(curr_dac)\n",
    "set_DAC(curr_dac, 2.237)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 102,
   "id": "c05cb9bf",
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "'AxiPvpGen' object has no attribute 'set_trigger_source'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-102-49f4ac0f592c>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[0;32m----> 1\u001b[0;31m \u001b[0msoc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0maxi_pvp_gen_v7_0\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mset_trigger_source\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'user'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      2\u001b[0m \u001b[0msoc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0maxi_pvp_gen_v7_0\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mTRIGGER_USER_REG\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/home/xilinx/jupyter_notebooks/qick/qick_lib/qick/ip.py\u001b[0m in \u001b[0;36m__getattr__\u001b[0;34m(self, a)\u001b[0m\n\u001b[1;32m     58\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmmio\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mindex\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     59\u001b[0m         \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 60\u001b[0;31m             \u001b[0;32mreturn\u001b[0m \u001b[0msuper\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__getattribute__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0ma\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     61\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     62\u001b[0m \u001b[0;32mclass\u001b[0m \u001b[0mQickMetadata\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mAttributeError\u001b[0m: 'AxiPvpGen' object has no attribute 'set_trigger_source'"
     ]
    }
   ],
   "source": [
    "soc.axi_pvp_gen_v7_0.set_trigger_source('user')\n",
    "soc.axi_pvp_gen_v7_0.TRIGGER_USER_REG"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "id": "f26f7b4a",
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "'AxiPvpGen' object has no attribute 'start_pvp'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-103-c31731049523>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mr\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m \u001b[0;34m(\u001b[0m\u001b[0;36m4\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 2\u001b[0;31m     \u001b[0msoc\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0maxi_pvp_gen_v7_0\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstart_pvp\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m/home/xilinx/jupyter_notebooks/qick/qick_lib/qick/ip.py\u001b[0m in \u001b[0;36m__getattr__\u001b[0;34m(self, a)\u001b[0m\n\u001b[1;32m     58\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmmio\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mindex\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     59\u001b[0m         \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 60\u001b[0;31m             \u001b[0;32mreturn\u001b[0m \u001b[0msuper\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__getattribute__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0ma\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     61\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     62\u001b[0m \u001b[0;32mclass\u001b[0m \u001b[0mQickMetadata\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mAttributeError\u001b[0m: 'AxiPvpGen' object has no attribute 'start_pvp'"
     ]
    }
   ],
   "source": [
    "for r in range (4):\n",
    "    soc.axi_pvp_gen_v7_0.start_pvp()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bdb3b1dd",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(soc.axi_pvp_gen_v7_0.TRIGGER_USER_REG)\n",
    "print(soc.axi_pvp_gen_v7_0.get_trig())\n",
    "print(bin(soc.axi_pvp_gen_v7_0.CTRL_REG))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f9c26471",
   "metadata": {},
   "outputs": [],
   "source": [
    "soc.axi_pvp_gen_v7_0.end_pvp()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "57704bea",
   "metadata": {},
   "outputs": [],
   "source": [
    "soc.axi_pvp_gen_v7_0.start_pvp()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2f565ab8",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
