{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564373884835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564373884841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 00:18:04 2019 " "Processing started: Mon Jul 29 00:18:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564373884841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373884841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tbuff -c tbuff " "Command: quartus_map --read_settings_files=on --write_settings_files=off tbuff -c tbuff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373884841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564373885276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904103 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904106 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "/home/re4/git/csc258-final/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904107 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/re4/git/csc258-final/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/home/re4/git/csc258-final/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_render.v 13 13 " "Found 13 design units, including 13 entities, in source file vga_render.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_render " "Found entity 1: vga_render" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "2 getcharindexS " "Found entity 2: getcharindexS" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "3 getcharindexL " "Found entity 3: getcharindexL" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "4 getnextCharandRowS " "Found entity 4: getnextCharandRowS" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "5 getnextCharandRowL " "Found entity 5: getnextCharandRowL" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux6 " "Found entity 6: mux6" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "7 m48 " "Found entity 7: m48" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "8 m96 " "Found entity 8: m96" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "9 access8bit " "Found entity 9: access8bit" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "10 access6bitf48 " "Found entity 10: access6bitf48" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "11 access6bitf96 " "Found entity 11: access6bitf96" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "12 access16bit " "Found entity 12: access16bit" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""} { "Info" "ISGN_ENTITY_NAME" "13 l25c " "Found entity 13: l25c" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/home/re4/git/csc258-final/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Found entity 1: memory_controller" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904116 ""} { "Info" "ISGN_ENTITY_NAME" "2 smallcoordstoaddr " "Found entity 2: smallcoordstoaddr" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904116 ""} { "Info" "ISGN_ENTITY_NAME" "3 largecoordstoaddr " "Found entity 3: largecoordstoaddr" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904118 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edit_mode.v 7 7 " "Found 7 design units, including 7 entities, in source file edit_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 edit_mode " "Found entity 1: edit_mode" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904120 ""} { "Info" "ISGN_ENTITY_NAME" "2 backspaceS " "Found entity 2: backspaceS" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904120 ""} { "Info" "ISGN_ENTITY_NAME" "3 backspaceL " "Found entity 3: backspaceL" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904120 ""} { "Info" "ISGN_ENTITY_NAME" "4 nextS " "Found entity 4: nextS" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904120 ""} { "Info" "ISGN_ENTITY_NAME" "5 nextL " "Found entity 5: nextL" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904120 ""} { "Info" "ISGN_ENTITY_NAME" "6 enterS " "Found entity 6: enterS" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904120 ""} { "Info" "ISGN_ENTITY_NAME" "7 enterL " "Found entity 7: enterL" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564373904230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "searchasciiin main.v(30) " "Verilog HDL or VHDL warning at main.v(30): object \"searchasciiin\" assigned a value but never read" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "searchasciio main.v(31) " "Verilog HDL warning at main.v(31): object searchasciio used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "searchcolouro main.v(32) " "Verilog HDL warning at main.v(32): object searchcolouro used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "searchhlo main.v(33) " "Verilog HDL warning at main.v(33): object searchhlo used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sewrdy main.v(34) " "Verilog HDL warning at main.v(34): object sewrdy used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sehrdy main.v(34) " "Verilog HDL warning at main.v(34): object sehrdy used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "searchxo main.v(35) " "Verilog HDL warning at main.v(35): object searchxo used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "searchhxo main.v(35) " "Verilog HDL warning at main.v(35): object searchhxo used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904233 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "searchyo main.v(36) " "Verilog HDL warning at main.v(36): object searchyo used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "searchhyo main.v(36) " "Verilog HDL warning at main.v(36): object searchhyo used but never assigned" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 main.v(125) " "Verilog HDL assignment warning at main.v(125): truncated value with size 8 to match size of target (7)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 main.v(126) " "Verilog HDL assignment warning at main.v(126): truncated value with size 7 to match size of target (6)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 main.v(127) " "Verilog HDL assignment warning at main.v(127): truncated value with size 8 to match size of target (7)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 main.v(128) " "Verilog HDL assignment warning at main.v(128): truncated value with size 7 to match size of target (6)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 main.v(140) " "Verilog HDL assignment warning at main.v(140): truncated value with size 8 to match size of target (7)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 main.v(141) " "Verilog HDL assignment warning at main.v(141): truncated value with size 7 to match size of target (6)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 main.v(142) " "Verilog HDL assignment warning at main.v(142): truncated value with size 8 to match size of target (7)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 main.v(143) " "Verilog HDL assignment warning at main.v(143): truncated value with size 7 to match size of target (6)" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "searchasciio 0 main.v(31) " "Net \"searchasciio\" at main.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "searchcolouro 0 main.v(32) " "Net \"searchcolouro\" at main.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "searchxo\[6..0\] 0 main.v(35) " "Net \"searchxo\[6..0\]\" at main.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "searchhxo\[6..0\] 0 main.v(35) " "Net \"searchhxo\[6..0\]\" at main.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "searchyo\[5..0\] 0 main.v(36) " "Net \"searchyo\[5..0\]\" at main.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "searchhyo\[5..0\] 0 main.v(36) " "Net \"searchhyo\[5..0\]\" at main.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "searchhlo 0 main.v(33) " "Net \"searchhlo\" at main.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sewrdy 0 main.v(34) " "Net \"sewrdy\" at main.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904234 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sehrdy 0 main.v(34) " "Net \"sehrdy\" at main.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564373904235 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l25c l25c:delay " "Elaborating entity \"l25c\" for hierarchy \"l25c:delay\"" {  } { { "main.v" "delay" { Text "/home/re4/git/csc258-final/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_controller:memctrl " "Elaborating entity \"memory_controller\" for hierarchy \"memory_controller:memctrl\"" {  } { { "main.v" "memctrl" { Text "/home/re4/git/csc258-final/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904239 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEBUG memory_controller.v(33) " "Output port \"DEBUG\" at memory_controller.v(33) has no driver" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564373904242 "|main|memory_controller:memctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallcoordstoaddr memory_controller:memctrl\|smallcoordstoaddr:wcs " "Elaborating entity \"smallcoordstoaddr\" for hierarchy \"memory_controller:memctrl\|smallcoordstoaddr:wcs\"" {  } { { "memory_controller.v" "wcs" { Text "/home/re4/git/csc258-final/memory_controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "largecoordstoaddr memory_controller:memctrl\|largecoordstoaddr:wcl " "Elaborating entity \"largecoordstoaddr\" for hierarchy \"memory_controller:memctrl\|largecoordstoaddr:wcl\"" {  } { { "memory_controller.v" "wcl" { Text "/home/re4/git/csc258-final/memory_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:TextMemoryS " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryS\"" {  } { { "memory_controller.v" "TextMemoryS" { Text "/home/re4/git/csc258-final/memory_controller.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:TextMemoryS " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:TextMemoryS\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:TextMemoryS " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:TextMemoryS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4800 " "Parameter \"NUMWORDS_B\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE s_initial_text.mif " "Parameter \"INIT_FILE\" = \"s_initial_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904358 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2n1 " "Found entity 1: altsyncram_t2n1" {  } { { "db/altsyncram_t2n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_t2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2n1 memory_controller:memctrl\|altsyncram:TextMemoryS\|altsyncram_t2n1:auto_generated " "Elaborating entity \"altsyncram_t2n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryS\|altsyncram_t2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:ColourMemoryS " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryS\"" {  } { { "memory_controller.v" "ColourMemoryS" { Text "/home/re4/git/csc258-final/memory_controller.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:ColourMemoryS " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:ColourMemoryS\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:ColourMemoryS " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:ColourMemoryS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4800 " "Parameter \"NUMWORDS_B\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE s_initial_colour.mif " "Parameter \"INIT_FILE\" = \"s_initial_colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904431 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9n1 " "Found entity 1: altsyncram_a9n1" {  } { { "db/altsyncram_a9n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_a9n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a9n1 memory_controller:memctrl\|altsyncram:ColourMemoryS\|altsyncram_a9n1:auto_generated " "Elaborating entity \"altsyncram_a9n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryS\|altsyncram_a9n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:HighlightMemoryS " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\"" {  } { { "memory_controller.v" "HighlightMemoryS" { Text "/home/re4/git/csc258-final/memory_controller.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:HighlightMemoryS " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 194 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:HighlightMemoryS " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4800 " "Parameter \"NUMWORDS_B\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE s_initial_highlight.mif " "Parameter \"INIT_FILE\" = \"s_initial_highlight.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904496 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 194 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4in1 " "Found entity 1: altsyncram_4in1" {  } { { "db/altsyncram_4in1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_4in1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4in1 memory_controller:memctrl\|altsyncram:HighlightMemoryS\|altsyncram_4in1:auto_generated " "Elaborating entity \"altsyncram_4in1\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\|altsyncram_4in1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:TextMemoryL " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryL\"" {  } { { "memory_controller.v" "TextMemoryL" { Text "/home/re4/git/csc258-final/memory_controller.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:TextMemoryL " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:TextMemoryL\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 223 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:TextMemoryL " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:TextMemoryL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE l_initial_text.mif " "Parameter \"INIT_FILE\" = \"l_initial_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904569 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 223 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02n1 " "Found entity 1: altsyncram_02n1" {  } { { "db/altsyncram_02n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_02n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02n1 memory_controller:memctrl\|altsyncram:TextMemoryL\|altsyncram_02n1:auto_generated " "Elaborating entity \"altsyncram_02n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryL\|altsyncram_02n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:ColourMemoryL " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryL\"" {  } { { "memory_controller.v" "ColourMemoryL" { Text "/home/re4/git/csc258-final/memory_controller.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:ColourMemoryL " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:ColourMemoryL\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:ColourMemoryL " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:ColourMemoryL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE l_initial_colour.mif " "Parameter \"INIT_FILE\" = \"l_initial_colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904643 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8n1 " "Found entity 1: altsyncram_d8n1" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_d8n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8n1 memory_controller:memctrl\|altsyncram:ColourMemoryL\|altsyncram_d8n1:auto_generated " "Elaborating entity \"altsyncram_d8n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryL\|altsyncram_d8n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:HighlightMemoryL " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\"" {  } { { "memory_controller.v" "HighlightMemoryL" { Text "/home/re4/git/csc258-final/memory_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:HighlightMemoryL " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 283 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:HighlightMemoryL " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE l_initial_highlight.mif " "Parameter \"INIT_FILE\" = \"l_initial_highlight.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904712 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 283 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_7hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 memory_controller:memctrl\|altsyncram:HighlightMemoryL\|altsyncram_7hn1:auto_generated " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\|altsyncram_7hn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h5 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h5\"" {  } { { "main.v" "h5" { Text "/home/re4/git/csc258-final/main.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_render vga_render:va " "Elaborating entity \"vga_render\" for hierarchy \"vga_render:va\"" {  } { { "main.v" "va" { Text "/home/re4/git/csc258-final/main.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access6bitf48 vga_render:va\|access6bitf48:a6b48l " "Elaborating entity \"access6bitf48\" for hierarchy \"vga_render:va\|access6bitf48:a6b48l\"" {  } { { "vga_render.v" "a6b48l" { Text "/home/re4/git/csc258-final/vga_render.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 vga_render.v(317) " "Verilog HDL assignment warning at vga_render.v(317): truncated value with size 7 to match size of target (6)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904787 "|main|vga_render:va|access6bitf48:a6b48l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access6bitf96 vga_render:va\|access6bitf96:a6b96l " "Elaborating entity \"access6bitf96\" for hierarchy \"vga_render:va\|access6bitf96:a6b96l\"" {  } { { "vga_render.v" "a6b96l" { Text "/home/re4/git/csc258-final/vga_render.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 vga_render.v(333) " "Verilog HDL assignment warning at vga_render.v(333): truncated value with size 7 to match size of target (6)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904788 "|main|vga_render:va|access6bitf96:a6b96l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getcharindexL vga_render:va\|getcharindexL:gciL " "Elaborating entity \"getcharindexL\" for hierarchy \"vga_render:va\|getcharindexL:gciL\"" {  } { { "vga_render.v" "gciL" { Text "/home/re4/git/csc258-final/vga_render.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getcharindexS vga_render:va\|getcharindexS:gciS " "Elaborating entity \"getcharindexS\" for hierarchy \"vga_render:va\|getcharindexS:gciS\"" {  } { { "vga_render.v" "gciS" { Text "/home/re4/git/csc258-final/vga_render.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getnextCharandRowL vga_render:va\|getnextCharandRowL:nCaRL " "Elaborating entity \"getnextCharandRowL\" for hierarchy \"vga_render:va\|getnextCharandRowL:nCaRL\"" {  } { { "vga_render.v" "nCaRL" { Text "/home/re4/git/csc258-final/vga_render.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getnextCharandRowS vga_render:va\|getnextCharandRowS:nCaRS " "Elaborating entity \"getnextCharandRowS\" for hierarchy \"vga_render:va\|getnextCharandRowS:nCaRS\"" {  } { { "vga_render.v" "nCaRS" { Text "/home/re4/git/csc258-final/vga_render.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_render.v(161) " "Verilog HDL assignment warning at vga_render.v(161): truncated value with size 32 to match size of target (6)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904792 "|main|vga_render:va|getnextCharandRowS:nCaRS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 vga_render.v(164) " "Verilog HDL assignment warning at vga_render.v(164): truncated value with size 4 to match size of target (3)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904792 "|main|vga_render:va|getnextCharandRowS:nCaRS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_render.v(168) " "Verilog HDL assignment warning at vga_render.v(168): truncated value with size 32 to match size of target (6)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904792 "|main|vga_render:va|getnextCharandRowS:nCaRS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_render.v(175) " "Verilog HDL assignment warning at vga_render.v(175): truncated value with size 32 to match size of target (7)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904792 "|main|vga_render:va|getnextCharandRowS:nCaRS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_render.v(176) " "Verilog HDL assignment warning at vga_render.v(176): truncated value with size 32 to match size of target (6)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373904792 "|main|vga_render:va|getnextCharandRowS:nCaRS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access8bit vga_render:va\|access8bit:a8b " "Elaborating entity \"access8bit\" for hierarchy \"vga_render:va\|access8bit:a8b\"" {  } { { "vga_render.v" "a8b" { Text "/home/re4/git/csc258-final/vga_render.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access16bit vga_render:va\|access16bit:a16b " "Elaborating entity \"access16bit\" for hierarchy \"vga_render:va\|access16bit:a16b\"" {  } { { "vga_render.v" "a16b" { Text "/home/re4/git/csc258-final/vga_render.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m96 vga_render:va\|m96:m96l " "Elaborating entity \"m96\" for hierarchy \"vga_render:va\|m96:m96l\"" {  } { { "vga_render.v" "m96l" { Text "/home/re4/git/csc258-final/vga_render.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 vga_render:va\|m96:m96l\|mux6:m0 " "Elaborating entity \"mux6\" for hierarchy \"vga_render:va\|m96:m96l\|mux6:m0\"" {  } { { "vga_render.v" "m0" { Text "/home/re4/git/csc258-final/vga_render.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m48 vga_render:va\|m48:m48s " "Elaborating entity \"m48\" for hierarchy \"vga_render:va\|m48:m48s\"" {  } { { "vga_render.v" "m48s" { Text "/home/re4/git/csc258-final/vga_render.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom vga_render:va\|char_rom:cr " "Elaborating entity \"char_rom\" for hierarchy \"vga_render:va\|char_rom:cr\"" {  } { { "vga_render.v" "cr" { Text "/home/re4/git/csc258-final/vga_render.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_render:va\|char_rom:cr\|altsyncram:CharInfoS " "Elaborating entity \"altsyncram\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\"" {  } { { "char_rom.v" "CharInfoS" { Text "/home/re4/git/csc258-final/char_rom.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoS " "Elaborated megafunction instantiation \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\"" {  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 20 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoS " "Instantiated megafunction \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE char_data_s.mif " "Parameter \"INIT_FILE\" = \"char_data_s.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904835 ""}  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 20 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g731 " "Found entity 1: altsyncram_g731" {  } { { "db/altsyncram_g731.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_g731.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373904920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373904920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g731 vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\|altsyncram_g731:auto_generated " "Elaborating entity \"altsyncram_g731\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\|altsyncram_g731:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_render:va\|char_rom:cr\|altsyncram:CharInfoL " "Elaborating entity \"altsyncram\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\"" {  } { { "char_rom.v" "CharInfoL" { Text "/home/re4/git/csc258-final/char_rom.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoL " "Elaborated megafunction instantiation \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\"" {  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 34 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373904941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoL " "Instantiated megafunction \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE char_data_l.mif " "Parameter \"INIT_FILE\" = \"char_data_l.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564373904941 ""}  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 34 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564373904941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s831.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s831.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s831 " "Found entity 1: altsyncram_s831" {  } { { "db/altsyncram_s831.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_s831.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564373905067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373905067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s831 vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\|altsyncram_s831:auto_generated " "Elaborating entity \"altsyncram_s831\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\|altsyncram_s831:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_render:va\|vga_controller:vcontrol " "Elaborating entity \"vga_controller\" for hierarchy \"vga_render:va\|vga_controller:vcontrol\"" {  } { { "vga_render.v" "vcontrol" { Text "/home/re4/git/csc258-final/vga_render.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:vdhl_kb " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:vdhl_kb\"" {  } { { "main.v" "vdhl_kb" { Text "/home/re4/git/csc258-final/main.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "/home/re4/git/csc258-final/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "/home/re4/git/csc258-final/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edit_mode edit_mode:em " "Elaborating entity \"edit_mode\" for hierarchy \"edit_mode:em\"" {  } { { "main.v" "em" { Text "/home/re4/git/csc258-final/main.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 edit_mode.v(70) " "Verilog HDL assignment warning at edit_mode.v(70): truncated value with size 2 to match size of target (1)" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564373905097 "|main|edit_mode:em"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backspaceS edit_mode:em\|backspaceS:bss " "Elaborating entity \"backspaceS\" for hierarchy \"edit_mode:em\|backspaceS:bss\"" {  } { { "edit_mode.v" "bss" { Text "/home/re4/git/csc258-final/edit_mode.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backspaceL edit_mode:em\|backspaceL:bsl " "Elaborating entity \"backspaceL\" for hierarchy \"edit_mode:em\|backspaceL:bsl\"" {  } { { "edit_mode.v" "bsl" { Text "/home/re4/git/csc258-final/edit_mode.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextS edit_mode:em\|nextS:nes " "Elaborating entity \"nextS\" for hierarchy \"edit_mode:em\|nextS:nes\"" {  } { { "edit_mode.v" "nes" { Text "/home/re4/git/csc258-final/edit_mode.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextL edit_mode:em\|nextL:nel " "Elaborating entity \"nextL\" for hierarchy \"edit_mode:em\|nextL:nel\"" {  } { { "edit_mode.v" "nel" { Text "/home/re4/git/csc258-final/edit_mode.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enterS edit_mode:em\|enterS:ens " "Elaborating entity \"enterS\" for hierarchy \"edit_mode:em\|enterS:ens\"" {  } { { "edit_mode.v" "ens" { Text "/home/re4/git/csc258-final/edit_mode.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enterL edit_mode:em\|enterL:enl " "Elaborating entity \"enterL\" for hierarchy \"edit_mode:em\|enterL:enl\"" {  } { { "edit_mode.v" "enl" { Text "/home/re4/git/csc258-final/edit_mode.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373905156 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564373908603 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564373908705 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564373908705 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1564373908705 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564373910483 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564373910483 "|main|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564373910483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564373910670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564373919407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564373919407 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564373919667 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564373919667 "|main|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1564373919667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1791 " "Implemented 1791 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564373919674 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564373919674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1564373919674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1344 " "Implemented 1344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564373919674 ""} { "Info" "ICUT_CUT_TM_RAMS" "348 " "Implemented 348 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564373919674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564373919674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564373919695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 00:18:39 2019 " "Processing ended: Mon Jul 29 00:18:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564373919695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564373919695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564373919695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564373919695 ""}
