<module name="MCU_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x21" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x95" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IPC_SET0" acronym="CFG0_IPC_SET0" offset="0x100" width="32" description="">
		<bitfield id="IPC_SET0_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns 0 Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET0_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0 Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_CLR0" acronym="CFG0_IPC_CLR0" offset="0x180" width="32" description="">
		<bitfield id="IPC_CLR0_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR0_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT" acronym="CFG0_CBA_ERR_STAT" offset="0x270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_WKUP_SAFE_CBA_ERR" width="1" begin="24" end="24" resetval="0x0" description="Access Error from Wkup Safe CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="24" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR" width="1" begin="20" end="20" resetval="0x0" description="Access Error from MCU CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="20" rwaccess="R"/>
	</register>
	<register id="CFG0_ACCESS_ERR_STAT" acronym="CFG0_ACCESS_ERR_STAT" offset="0x280" width="32" description="">
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN9" width="1" begin="9" end="9" resetval="0x0" description="Access Error From MCU_PADCFG_CTRL0 MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="9" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN8" width="1" begin="8" end="8" resetval="0x0" description="Access Error From WKUP_CTRL_MMR1 Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="8" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN4" width="1" begin="4" end="4" resetval="0x0" description="Access Error From PADCFG_CTRL0 MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN3" width="1" begin="3" end="3" resetval="0x0" description="Access Error From CTRL_MMR0 Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN0" width="1" begin="0" end="0" resetval="0x0" description="Access Error From WKUP_CTRL_MMR0 Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1_READONLY" acronym="CFG0_CLAIMREG_P0_R1_READONLY" offset="0x1104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2_READONLY" acronym="CFG0_CLAIMREG_P0_R2_READONLY" offset="0x1108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3_READONLY" acronym="CFG0_CLAIMREG_P0_R3_READONLY" offset="0x110C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4_READONLY" acronym="CFG0_CLAIMREG_P0_R4_READONLY" offset="0x1110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5_READONLY" acronym="CFG0_CLAIMREG_P0_R5_READONLY" offset="0x1114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x21" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing activated" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x95" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IPC_SET0_PROXY" acronym="CFG0_IPC_SET0_PROXY" offset="0x2100" width="32" description="">
		<bitfield id="IPC_SET0_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns 0 Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET0_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0 Write:   0 - No effect   1 - Sets both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_CLR0_PROXY" acronym="CFG0_IPC_CLR0_PROXY" offset="0x2180" width="32" description="">
		<bitfield id="IPC_CLR0_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR0_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value Write:   0 - No effect   1 - Clears both corresponding IPC_CLR and the IPC_SET bits" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_CBA_ERR_STAT_PROXY" acronym="CFG0_CBA_ERR_STAT_PROXY" offset="0x2270" width="32" description="">
		<bitfield id="CBA_ERR_STAT_WKUP_SAFE_CBA_ERR_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Access Error from Wkup Safe CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="24" rwaccess="R"/> 
		<bitfield id="CBA_ERR_STAT_MCU_CBA_ERR_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Access Error from MCU CBASS Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="20" rwaccess="R"/>
	</register>
	<register id="CFG0_ACCESS_ERR_STAT_PROXY" acronym="CFG0_ACCESS_ERR_STAT_PROXY" offset="0x2280" width="32" description="">
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN9_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Access Error From MCU_PADCFG_CTRL0 MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="9" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN8_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Access Error From WKUP_CTRL_MMR1 Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="8" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Access Error From PADCFG_CTRL0 MMR Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Access Error From CTRL_MMR0 Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R"/> 
		<bitfield id="ACCESS_ERR_STAT_ACCESS_ERR_IN0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Access Error From WKUP_CTRL_MMR0 Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1" acronym="CFG0_CLAIMREG_P0_R1" offset="0x3104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2" acronym="CFG0_CLAIMREG_P0_R2" offset="0x3108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3" acronym="CFG0_CLAIMREG_P0_R3" offset="0x310C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4" acronym="CFG0_CLAIMREG_P0_R4" offset="0x3110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5" acronym="CFG0_CLAIMREG_P0_R5" offset="0x3114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_GPIO_CTRL" acronym="CFG0_MCU_GPIO_CTRL" offset="0x4020" width="32" description="">
		<bitfield id="MCU_GPIO_CTRL_WAKEN" width="1" begin="0" end="0" resetval="0x0" description="Determines whether or not MCU_GPIO clock is stopped by its LPSC.   Preventing the clock stop allows the MCU_GPIO to provide a wakeup event.  Field values (others are reserved): 1'b0 - WAKEUP_DISABLED 1'b1 - WAKEUP_ENABLED" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG1" acronym="CFG0_DBOUNCE_CFG1" offset="0x4084" width="32" description="">
		<bitfield id="DBOUNCE_CFG1_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 1.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG2" acronym="CFG0_DBOUNCE_CFG2" offset="0x4088" width="32" description="">
		<bitfield id="DBOUNCE_CFG2_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 2.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG3" acronym="CFG0_DBOUNCE_CFG3" offset="0x408C" width="32" description="">
		<bitfield id="DBOUNCE_CFG3_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 3.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG4" acronym="CFG0_DBOUNCE_CFG4" offset="0x4090" width="32" description="">
		<bitfield id="DBOUNCE_CFG4_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 4.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG5" acronym="CFG0_DBOUNCE_CFG5" offset="0x4094" width="32" description="">
		<bitfield id="DBOUNCE_CFG5_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 5.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG6" acronym="CFG0_DBOUNCE_CFG6" offset="0x4098" width="32" description="">
		<bitfield id="DBOUNCE_CFG6_DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 6.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TEMP_DIODE_TRIM" acronym="CFG0_TEMP_DIODE_TRIM" offset="0x40A0" width="32" description="">
		<bitfield id="TEMP_DIODE_TRIM_TRIM" width="14" begin="13" end="0" resetval="0x0" description="Trimmed value of diode non-ideality factor (n), starting from 100th place decimal and going down" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IO_VOLTAGE_STAT" acronym="CFG0_IO_VOLTAGE_STAT" offset="0x40B0" width="32" description="">
		<bitfield id="IO_VOLTAGE_STAT_GPMC" width="1" begin="17" end="17" resetval="0x0" description="Detected voltage for GPMC I/O group  (VDDSHV3) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="17" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_GEMAC" width="1" begin="16" end="16" resetval="0x0" description="Detected voltage for the GEMAC I/O group  (VDDSHV2) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="16" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MMC2" width="1" begin="11" end="11" resetval="0x0" description="Detected voltage for the MMC2 I/O group  (VDDSHV6) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="11" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MMC1" width="1" begin="10" end="10" resetval="0x0" description="Detected voltage for the MMC1 I/O group (VDDSHV5) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="10" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MMC0" width="1" begin="9" end="9" resetval="0x0" description="Detected voltage for the MMC0 I/O group (VDDSHV4) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="9" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_GENERAL" width="1" begin="8" end="8" resetval="0x0" description="Detected voltage for the General I/O group (VDDSHV0) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="8" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_CANUART" width="1" begin="2" end="2" resetval="0x0" description="Detected voltage for the CANUART  I/O group (VDDSHV_WKUP) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="2" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_FLASH" width="1" begin="1" end="1" resetval="0x0" description="Detected voltage for the Flash I/O group (VDDSHV1) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="1" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_WKUP_MCU" width="1" begin="0" end="0" resetval="0x0" description="Detected voltage for the WKUP_MCU  I/O group (VDDSHV_MCU) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CTRL" acronym="CFG0_MCU_TIMER1_CTRL" offset="0x4204" width="32" description="">
		<bitfield id="MCU_TIMER1_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CTRL" acronym="CFG0_MCU_TIMER3_CTRL" offset="0x420C" width="32" description="">
		<bitfield id="MCU_TIMER3_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER3 to TIMER2 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_I2C0_CTRL" acronym="CFG0_MCU_I2C0_CTRL" offset="0x42E0" width="32" description="">
		<bitfield id="MCU_I2C0_CTRL_HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate. When set, activates the current-source pull-up on the SCL output.  Only one controller on the I2C bus should activate SCL current sourcing.   Field values (others are reserved): 1'b0 - HS_MCS_INACTIVE 1'b1 - HS_MCS_ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_MTOG_CTRL0" acronym="CFG0_WKUP_MTOG_CTRL0" offset="0x4604" width="32" description="">
		<bitfield id="WKUP_MTOG_CTRL0_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Indicates the Gasket is Idle Field values (others are reserved): 1'b0 - BUSY 1'b1 - IDLE" range="31" rwaccess="R"/> 
		<bitfield id="WKUP_MTOG_CTRL0_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout This is a fault tolerant bitfield. Forces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields mut be cleared to clear the timeout before re-enabling the gasket.  Field values (others are reserved): 8'h00 - CLEAR_TIMEOUT 8'h95 - FORCE_TIMEOUT" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL0_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Activate Timeout Gasket Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL0_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value Selects the number of clock cycles before the interface is considered to have timed out Field values (others are reserved): 3'b000 - TO_1K_CYCLES 3'b001 - TO_4K_CYCLES 3'b010 - TO_16K_CYCLES 3'b011 - TO_64K_CYCLES 3'b100 - TO_256K_CYCLES 3'b101 - TO_1024K_CYCLES 3'b110 - TO_2048K_CYCLES 3'b111 - TO_4096K_CYCLES" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_MTOG_CTRL1" acronym="CFG0_WKUP_MTOG_CTRL1" offset="0x4608" width="32" description="">
		<bitfield id="WKUP_MTOG_CTRL1_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Indicates the Gasket is Idle Field values (others are reserved): 1'b0 - BUSY 1'b1 - IDLE" range="31" rwaccess="R"/> 
		<bitfield id="WKUP_MTOG_CTRL1_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout This is a fault tolerant bitfield. Forces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields mut be cleared to clear the timeout before re-enabling the gasket.  Field values (others are reserved): 8'h00 - CLEAR_TIMEOUT 8'h95 - FORCE_TIMEOUT" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL1_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Activate Timeout Gasket Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL1_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value Selects the number of clock cycles before the interface is considered to have timed out Field values (others are reserved): 3'b000 - TO_1K_CYCLES 3'b001 - TO_4K_CYCLES 3'b010 - TO_16K_CYCLES 3'b011 - TO_64K_CYCLES 3'b100 - TO_256K_CYCLES 3'b101 - TO_1024K_CYCLES 3'b110 - TO_2048K_CYCLES 3'b111 - TO_4096K_CYCLES" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TOG_STAT" acronym="CFG0_TOG_STAT" offset="0x4610" width="32" description="">
		<bitfield id="TOG_STAT_SLV_TOG_STAT" width="1" begin="15" end="15" resetval="0x0" description="Error Status of Target Timeout Gaskets Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - MCU_TIMEOUT0" range="15" rwaccess="R"/> 
		<bitfield id="TOG_STAT_MST_TOG_STAT" width="2" begin="1" end="0" resetval="0x0" description="Error Status of Initiator Timeout Gaskets Field values (others are reserved): 2'b00 - NO_ERROR 2'b01 - WKUP_TIMEOUT1 2'b10 - WKUP_TIMEOUT0 2'b11 - WKUP_TIMEOUT0_AND_WKUP_TIMEOUT1" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3_READONLY" acronym="CFG0_CLAIMREG_P1_R3_READONLY" offset="0x510C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4_READONLY" acronym="CFG0_CLAIMREG_P1_R4_READONLY" offset="0x5110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5_READONLY" acronym="CFG0_CLAIMREG_P1_R5_READONLY" offset="0x5114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6_READONLY" acronym="CFG0_CLAIMREG_P1_R6_READONLY" offset="0x5118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7_READONLY" acronym="CFG0_CLAIMREG_P1_R7_READONLY" offset="0x511C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8_READONLY" acronym="CFG0_CLAIMREG_P1_R8_READONLY" offset="0x5120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9_READONLY" acronym="CFG0_CLAIMREG_P1_R9_READONLY" offset="0x5124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10_READONLY" acronym="CFG0_CLAIMREG_P1_R10_READONLY" offset="0x5128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11_READONLY" acronym="CFG0_CLAIMREG_P1_R11_READONLY" offset="0x512C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12_READONLY" acronym="CFG0_CLAIMREG_P1_R12_READONLY" offset="0x5130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_GPIO_CTRL_PROXY" acronym="CFG0_MCU_GPIO_CTRL_PROXY" offset="0x6020" width="32" description="">
		<bitfield id="MCU_GPIO_CTRL_WAKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Determines whether or not MCU_GPIO clock is stopped by its LPSC.   Preventing the clock stop allows the MCU_GPIO to provide a wakeup event.  Field values (others are reserved): 1'b0 - WAKEUP_DISABLED 1'b1 - WAKEUP_ENABLED" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG1_PROXY" acronym="CFG0_DBOUNCE_CFG1_PROXY" offset="0x6084" width="32" description="">
		<bitfield id="DBOUNCE_CFG1_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 1.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG2_PROXY" acronym="CFG0_DBOUNCE_CFG2_PROXY" offset="0x6088" width="32" description="">
		<bitfield id="DBOUNCE_CFG2_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 2.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG3_PROXY" acronym="CFG0_DBOUNCE_CFG3_PROXY" offset="0x608C" width="32" description="">
		<bitfield id="DBOUNCE_CFG3_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 3.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG4_PROXY" acronym="CFG0_DBOUNCE_CFG4_PROXY" offset="0x6090" width="32" description="">
		<bitfield id="DBOUNCE_CFG4_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 4.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG5_PROXY" acronym="CFG0_DBOUNCE_CFG5_PROXY" offset="0x6094" width="32" description="">
		<bitfield id="DBOUNCE_CFG5_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 5.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DBOUNCE_CFG6_PROXY" acronym="CFG0_DBOUNCE_CFG6_PROXY" offset="0x6098" width="32" description="">
		<bitfield id="DBOUNCE_CFG6_DB_CFG_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with PADCONFIGx_DEBOUNCE_SEL = 6.  Debounce period is specified as a number of CLK0 or CLK1 clock cycles.  For all inputs except EQEP inputs, CLK0 is CLK_32K_RC and CLK1 is HFOSC0_CLKOUT.   For EQEP, faster clocks are used.  CLK0 is HFOSC0_CLKOUT and CLK1 is MAIN_SYSCLK0/2. Field values (others are reserved): 6'b000000 - BYPASS 6'b000001 - DB_64_CLK0 6'b000010 - DB_96_CLK0 6'b000011 - DB_128_CLK0 6'b000100 - DB_160_CLK0 6'b000101 - DB_192_CLK0 6'b000110 - DB_224_CLK0 6'b000111 - DB_256_CLK0 6'b001000 - DB_288_CLK0 6'b001001 - DB_320_CLK0 6'b001010 - DB_352_CLK0 6'b001011 - DB_384_CLK0 6'b001100 - DB_416_CLK0 6'b001101 - DB_448_CLK0 6'b001110 - DB_480_CLK0 6'b001111 - DB_512_CLK0 6'b010000 - DB_544_CLK0 6'b010001 - DB_576_CLK0 6'b010010 - DB_608_CLK0 6'b010011 - DB_640_CLK0 6'b010100 - DB_672_CLK0 6'b010101 - DB_704_CLK0 6'b010110 - DB_512_CLK0 6'b010111 - DB_1024_CLK0 6'b011000 - DB_1536_CLK0 6'b011001 - DB_2048_CLK0 6'b011010 - DB_2560_CLK0 6'b011011 - DB_3072_CLK0 6'b011100 - DB_3584_CLK0 6'b011101 - DB_4096_CLK0 6'b011110 - DB_4608_CLK0 6'b011111 - DB_5120_CLK0 6'b100000 - DB_1_CLK1 6'b100001 - DB_2_CLK1 6'b100010 - DB_3_CLK1 6'b100011 - DB_4_CLK1 6'b100100 - DB_5_CLK1 6'b100101 - DB_6_CLK1 6'b100110 - DB_7_CLK1 6'b100111 - DB_8_CLK1 6'b101000 - DB_9_CLK1 6'b101001 - DB_10_CLK1 6'b101010 - DB_11_CLK1 6'b101011 - DB_12_CLK1 6'b101100 - DB_13_CLK1 6'b101101 - DB_14_CLK1 6'b101110 - DB_15_CLK1 6'b101111 - DB_16_CLK1 6'b110000 - DB_17_CLK1 6'b110001 - DB_18_CLK1 6'b110010 - DB_19_CLK1 6'b110011 - DB_20_CLK1 6'b110100 - DB_21_CLK1 6'b110101 - DB_22_CLK1 6'b110110 - DB_512_CLK1 6'b110111 - DB_1024_CLK1 6'b111000 - DB_1536_CLK1 6'b111001 - DB_2048_CLK1 6'b111010 - DB_2560_CLK1 6'b111011 - DB_3072_CLK1 6'b111100 - DB_3584_CLK1 6'b111101 - DB_4096_CLK1 6'b111110 - DB_4608_CLK1 6'b111111 - DB_5120_CLK1" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TEMP_DIODE_TRIM_PROXY" acronym="CFG0_TEMP_DIODE_TRIM_PROXY" offset="0x60A0" width="32" description="">
		<bitfield id="TEMP_DIODE_TRIM_TRIM_PROXY" width="14" begin="13" end="0" resetval="0x0" description="Trimmed value of diode non-ideality factor (n), starting from 100th place decimal and going down" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_IO_VOLTAGE_STAT_PROXY" acronym="CFG0_IO_VOLTAGE_STAT_PROXY" offset="0x60B0" width="32" description="">
		<bitfield id="IO_VOLTAGE_STAT_GPMC_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Detected voltage for GPMC I/O group  (VDDSHV3) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="17" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_GEMAC_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Detected voltage for the GEMAC I/O group  (VDDSHV2) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="16" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MMC2_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Detected voltage for the MMC2 I/O group  (VDDSHV6) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="11" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MMC1_PROXY" width="1" begin="10" end="10" resetval="0x0" description="Detected voltage for the MMC1 I/O group (VDDSHV5) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="10" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_MMC0_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Detected voltage for the MMC0 I/O group (VDDSHV4) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="9" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_GENERAL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Detected voltage for the General I/O group (VDDSHV0) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="8" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_CANUART_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Detected voltage for the CANUART  I/O group (VDDSHV_WKUP) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="2" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_FLASH_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Detected voltage for the Flash I/O group (VDDSHV1) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="1" rwaccess="R"/> 
		<bitfield id="IO_VOLTAGE_STAT_WKUP_MCU_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Detected voltage for the WKUP_MCU  I/O group (VDDSHV_MCU) Field values (others are reserved): 1'b0 - IOGROUP_3P3V 1'b1 - IOGROUP_1P8V" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CTRL_PROXY" acronym="CFG0_MCU_TIMER1_CTRL_PROXY" offset="0x6204" width="32" description="">
		<bitfield id="MCU_TIMER1_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER1 to TIMER0 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CTRL_PROXY" acronym="CFG0_MCU_TIMER3_CTRL_PROXY" offset="0x620C" width="32" description="">
		<bitfield id="MCU_TIMER3_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Activates cascading of TIMER3 to TIMER2 Field values (others are reserved): 1'b0 - CASCADE_DEACTIVATED 1'b1 - CASCADE_ACTIVATED" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_I2C0_CTRL_PROXY" acronym="CFG0_MCU_I2C0_CTRL_PROXY" offset="0x62E0" width="32" description="">
		<bitfield id="MCU_I2C0_CTRL_HS_MCS_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="HS Mode controller current source activate. When set, activates the current-source pull-up on the SCL output.  Only one controller on the I2C bus should activate SCL current sourcing.   Field values (others are reserved): 1'b0 - HS_MCS_INACTIVE 1'b1 - HS_MCS_ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_MTOG_CTRL0_PROXY" acronym="CFG0_WKUP_MTOG_CTRL0_PROXY" offset="0x6604" width="32" description="">
		<bitfield id="WKUP_MTOG_CTRL0_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Indicates the Gasket is Idle Field values (others are reserved): 1'b0 - BUSY 1'b1 - IDLE" range="31" rwaccess="R"/> 
		<bitfield id="WKUP_MTOG_CTRL0_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force Timout This is a fault tolerant bitfield. Forces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields mut be cleared to clear the timeout before re-enabling the gasket.  Field values (others are reserved): 8'h00 - CLEAR_TIMEOUT 8'h95 - FORCE_TIMEOUT" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL0_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Activate Timeout Gasket Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL0_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value Selects the number of clock cycles before the interface is considered to have timed out Field values (others are reserved): 3'b000 - TO_1K_CYCLES 3'b001 - TO_4K_CYCLES 3'b010 - TO_16K_CYCLES 3'b011 - TO_64K_CYCLES 3'b100 - TO_256K_CYCLES 3'b101 - TO_1024K_CYCLES 3'b110 - TO_2048K_CYCLES 3'b111 - TO_4096K_CYCLES" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WKUP_MTOG_CTRL1_PROXY" acronym="CFG0_WKUP_MTOG_CTRL1_PROXY" offset="0x6608" width="32" description="">
		<bitfield id="WKUP_MTOG_CTRL1_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Indicates the Gasket is Idle Field values (others are reserved): 1'b0 - BUSY 1'b1 - IDLE" range="31" rwaccess="R"/> 
		<bitfield id="WKUP_MTOG_CTRL1_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force Timout This is a fault tolerant bitfield. Forces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields mut be cleared to clear the timeout before re-enabling the gasket.  Field values (others are reserved): 8'h00 - CLEAR_TIMEOUT 8'h95 - FORCE_TIMEOUT" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL1_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Activate Timeout Gasket Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="WKUP_MTOG_CTRL1_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value Selects the number of clock cycles before the interface is considered to have timed out Field values (others are reserved): 3'b000 - TO_1K_CYCLES 3'b001 - TO_4K_CYCLES 3'b010 - TO_16K_CYCLES 3'b011 - TO_64K_CYCLES 3'b100 - TO_256K_CYCLES 3'b101 - TO_1024K_CYCLES 3'b110 - TO_2048K_CYCLES 3'b111 - TO_4096K_CYCLES" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TOG_STAT_PROXY" acronym="CFG0_TOG_STAT_PROXY" offset="0x6610" width="32" description="">
		<bitfield id="TOG_STAT_SLV_TOG_STAT_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Error Status of Target Timeout Gaskets Field values (others are reserved): 1'b0 - NO_ERROR 1'b1 - MCU_TIMEOUT0" range="15" rwaccess="R"/> 
		<bitfield id="TOG_STAT_MST_TOG_STAT_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Error Status of Initiator Timeout Gaskets Field values (others are reserved): 2'b00 - NO_ERROR 2'b01 - WKUP_TIMEOUT1 2'b10 - WKUP_TIMEOUT0 2'b11 - WKUP_TIMEOUT0_AND_WKUP_TIMEOUT1" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3" acronym="CFG0_CLAIMREG_P1_R3" offset="0x710C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4" acronym="CFG0_CLAIMREG_P1_R4" offset="0x7110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5" acronym="CFG0_CLAIMREG_P1_R5" offset="0x7114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6" acronym="CFG0_CLAIMREG_P1_R6" offset="0x7118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7" acronym="CFG0_CLAIMREG_P1_R7" offset="0x711C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8" acronym="CFG0_CLAIMREG_P1_R8" offset="0x7120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9" acronym="CFG0_CLAIMREG_P1_R9" offset="0x7124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10" acronym="CFG0_CLAIMREG_P1_R10" offset="0x7128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11" acronym="CFG0_CLAIMREG_P1_R11" offset="0x712C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12" acronym="CFG0_CLAIMREG_P1_R12" offset="0x7130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_OBSCLK_CTRL" acronym="CFG0_MCU_OBSCLK_CTRL" offset="0x8000" width="32" description="">
		<bitfield id="MCU_OBSCLK_CTRL_OUT_MUX_SEL" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection. Note,  HFOSC0_CLK is a direct output from the HFOSC0,  distinct from HFOSC0_CLKOUT. Note, when HFOSC0_CLK is selected (1'b1) the MCU_OBSCLK_CTRL_clk_sel field must be programmed to 4'b0001. Field values (others are reserved): 1'b0 - CLK_DIV_OUT 1'b1 - HFOSC0_CLK  (clk_sel must be OFF)" range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the OBSCLK divider value.  This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output divider Output clock is divided by clk_div+1" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="MCU_OBSCLK pin clock selection Field values (others are reserved): 4'b0000 - CLK_12M_RC 4'b0001 - OFF 4'b0010 - MCU_PLL0_HSDIV0_CLKOUT 4'b0011 - MCU_PLL0_HSDIV4_CLKOUT 4'b0100 - MCU_PLLCTRL_OBSCLK 4'b0101 - CLK_32K_RC 4'b0110 - HFOSC0_CLKOUT 4'b0111 - HFOSC0_CLKOUT_32K 4'b1000 - MCU_SYSCLK0 4'b1001 - DEVICE_CLKOUT_32K" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CTRL" acronym="CFG0_HFOSC0_CTRL" offset="0x8010" width="32" description="">
		<bitfield id="HFOSC0_CTRL_PD_C" width="1" begin="7" end="7" resetval="0x0" description="Oscillator powerdown control.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - POWERDOWN" range="7" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CTRL_BP_C" width="1" begin="4" end="4" resetval="0x0" description="Must Write '0'" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_TRIM" acronym="CFG0_HFOSC0_TRIM" offset="0x8018" width="32" description="">
		<bitfield id="HFOSC0_TRIM_TRIM_EN" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs Field values (others are reserved): 1'b0 - FIXED_TRIM 1'b1 - MMR_TRIM" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_HYST" width="2" begin="21" end="20" resetval="0x1" description="Sets comparator hysterisis Field values (others are reserved): 2'b00 - NO_HYS 2'b01 - TYPE1_HYS 2'b10 - TYPE2_HYS 2'b11 - BOTH_TYPES_HYS" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_MULT" width="3" begin="18" end="16" resetval="0x3" description="AGC AMP current multiplication gain Field values (others are reserved): 3'b000 - GAIN_0P250X 3'b001 - GAIN_0P375X 3'b010 - GAIN_0P500X 3'b011 - GAIN_0P625X 3'b100 - GAIN_0P750X 3'b101 - GAIN_0P875X 3'b110 - GAIN_1X 3'b111 - GAIN_1P250X" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_REF" width="6" begin="13" end="8" resetval="0x16" description="Sets the AMP AGC bias current Field values (others are reserved): 6'b000000 - R_REF_4X 6'b001000 - R_REF_6X 6'b010000 - R_REF_8X 6'b011000 - R_REF_10X 6'b100000 - R_REF_12X 6'b101000 - R_REF_14X 6'b110000 - R_REF_16X 6'b111000 - R_REF_18X" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_IBIAS_COMP" width="4" begin="7" end="4" resetval="0x2" description="Sets the COMP bias current Field values (others are reserved): 4'b0000 - I_BIAS_COMP_2P00X 4'b0001 - I_BIAS_COMP_2P25X 4'b0010 - I_BIAS_COMP_2P50X 4'b0011 - I_BIAS_COMP_2P75X 4'b0100 - I_BIAS_COMP__2P50X 4'b0101 - I_BIAS_COMP__2P75X 4'b0110 - I_BIAS_COMP_3P00X 4'b0111 - I_BIAS_COMP_3P25X 4'b1000 - I_BIAS_COMP__3P00X 4'b1001 - I_BIAS_COMP__3P25X 4'b1010 - I_BIAS_COMP_3P50X 4'b1011 - I_BIAS_COMP_3P75X 4'b1100 - I_BIAS_COMP_3P50X 4'b1101 - I_BIAS_COMP_3P75X 4'b1110 - I_BIAS_COMP_4P00X 4'b1111 - I_BIAS_COMP_4P25X" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_IBIAS_REF" width="4" begin="3" end="0" resetval="0x2" description="Sets the base IBIAS reference Field values (others are reserved): 4'b0000 - IBIAS_REF_1X 4'b0001 - IBIAS_REF_5X 4'b0010 - IBIAS_REF_3X (Default) 4'b0011 - IBIAS_REF_7X" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_STAT" acronym="CFG0_HFOSC0_STAT" offset="0x8020" width="32" description="">
		<bitfield id="HFOSC0_STAT_DS_ON_WFI_STAT" width="1" begin="0" end="0" resetval="0x0" description="Reflects the status of Device Manager Request to Disable HFOSC0 when it enters the WFI state (DeepSleep Entry) Field values (others are reserved): 1'b0 - NO_DEEPSLEEP_REQUEST 1'b1 - DEEPSLEEP_REQUEST" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RC12M_OSC_TRIM" acronym="CFG0_RC12M_OSC_TRIM" offset="0x8024" width="32" description="">
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_DIR" width="1" begin="6" end="6" resetval="0x0" description="Coarse adjustment direction.   Field values (others are reserved): 1'b0 - TRIM_FREQ_LOWER 1'b1 - TRIM_FREQ_HIGHER" range="6" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE" width="3" begin="5" end="3" resetval="0x0" description="Coarse adjustment.  Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value.   Field values (others are reserved): 3'b000 - TRIM_0_MHZ 3'b001 - TRIM_1P25_MHZ 3'b010 - TRIM_2P50_MHZ 3'b011 - TRIM_3P75_MHZ 3'b100 - TRIM_4P00_MHZ 3'b101 - TRIM_5P25_MHZ 3'b110 - TRIM_6P50_MHZ 3'b111 - TRIM_7P75_MHZ" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_FINE" width="3" begin="2" end="0" resetval="0x0" description="Fine adjustment.  Decreases the frequency by 250 KHz per value. Field values (others are reserved): 3'b000 - TRIM_0_KHZ 3'b001 - TRIM_250_KHZ 3'b010 - TRIM_500_KHZ 3'b011 - TRIM_750_KHZ 3'b100 - TRIM_1000_KHZ 3'b101 - TRIM_1250_KHZ 3'b110 - TRIM_1500_KHZ 3'b111 - TRIM_1750_KHZ" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CLKOUT_32K_CTRL" acronym="CFG0_HFOSC0_CLKOUT_32K_CTRL" offset="0x8030" width="32" description="">
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_RESET" width="1" begin="31" end="31" resetval="0x0" description="Asynchronous Divider Reset. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - RESET" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_CLKOUT_EN" width="1" begin="15" end="15" resetval="0x1" description="HFOSC0_CLKOUT_32K output active Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_SYNC_DIS" width="1" begin="8" end="8" resetval="0x0" description="HFOSC0_CLKOUT_32K Synchronize Deactivate This bit must be written 0. Field values (others are reserved): 1'b0 - NORMAL" range="8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_HSDIV" width="7" begin="6" end="0" resetval="0x101" description="HFOSC0_CLKOUT_32K divider: HFOSC0_CLKKOUT_32K Frequency = HFOSC0 Frequency / [8 * (hsdiv + 1)] Ex. HFOSC0 Frequency = 26MHz.  hsdiv = 101 (Default) HFOSC0_CLKOUT_32K = 26MHz / (8 * (101+1)) = 26MHz / 816 = 31.9 KHz" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LFXOSC_CTRL" acronym="CFG0_LFXOSC_CTRL" offset="0x8038" width="32" description="">
		<bitfield id="LFXOSC_CTRL_PD_C" width="1" begin="7" end="7" resetval="0x1" description="Oscillator powerdown control.  When set, oscillator is deactivated.  Oscillator output is tristated if bp_c=0 Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - POWERDOWN" range="7" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_CTRL_BP_C" width="1" begin="4" end="4" resetval="0x0" description="Oscillator bypass control.  When set, oscillator is in bypass mode Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - BYPASS" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LFXOSC_TRIM" acronym="CFG0_LFXOSC_TRIM" offset="0x803C" width="32" description="">
		<bitfield id="LFXOSC_TRIM_HYST" width="2" begin="21" end="20" resetval="0x1" description="Sets comparator hysterisis Field values (others are reserved): 2'b00 - NO_HYS 2'b01 - TYPE1_HYS 2'b10 - TYPE2_HYS 2'b11 - BOTH_TYPES_HYS" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_I_MULT" width="3" begin="18" end="16" resetval="0x2" description="AGC AMP current multiplication gain Field values (others are reserved): 3'b000 - AMP_AGC_IBIAS_3X 3'b001 - AMP_AGC_IBIAS_4X 3'b010 - AMP_AGC_IBIAS_5X 3'b011 - AMP_AGC_IBIAS_6X 3'b100 - AMP_AGC_IBIAS_7X 3'b101 - AMP_AGC_IBIAS_8X 3'b110 - AMP_AGC_IBIAS_9X 3'b111 - AMP_AGC_IBIAS_10X" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_R_REF" width="6" begin="13" end="8" resetval="0x18" description="Sets the AMP AGC bias current Field values (others are reserved): 6'b000000 - OHMS_0K 6'b000001 - OHMS_24K 6'b000010 - OHMS_48K 6'b000011 - OHMS_73K 6'b000100 - OHMS_97K 6'b000101 - OHMS_121K 6'b000110 - OHMS_145K 6'b000111 - OHMS_169K 6'b001000 - OHMS_193K 6'b001001 - OHMS_218K 6'b001010 - OHMS_242K 6'b001011 - OHMS_266K 6'b001100 - OHMS_290K 6'b001101 - OHMS_314K 6'b001110 - OHMS_338K 6'b001111 - OHMS_363K 6'b010000 - OHMS_387K 6'b010001 - OHMS_411K 6'b010010 - OHMS_435K (Default) 6'b010011 - OHMS_459K 6'b010100 - OHMS_483K 6'b010101 - OHMS_508K 6'b010110 - OHMS_532K 6'b010111 - OHMS_556K 6'b011000 - OHMS_580K 6'b011001 - OHMS_604K 6'b011010 - OHMS_628K 6'b011011 - OHMS_653K 6'b011100 - OHMS_677K 6'b011101 - OHMS_701K 6'b011110 - OHMS_725K 6'b011111 - OHMS_749K 6'b100000 - OHMS_773K 6'b100001 - OHMS_798K 6'b100010 - OHMS_822K 6'b100011 - OHMS_846K 6'b100100 - OHMS_870K 6'b100101 - OHMS_894K 6'b100110 - OHMS_918K 6'b100111 - OHMS_943K 6'b101000 - OHMS_967K 6'b101001 - OHMS_991K 6'b101010 - OHMS_1015K 6'b101011 - OHMS_1039K 6'b101100 - OHMS_1063K 6'b101101 - OHMS_1088K 6'b101110 - OHMS_1112K 6'b101111 - OHMS_1136K 6'b110000 - OHMS_1160K 6'b110001 - OHMS_1184K 6'b110010 - OHMS_1208K 6'b110011 - OHMS_1233K 6'b110100 - OHMS_1257K 6'b110101 - OHMS_1281K 6'b110110 - OHMS_1305K 6'b110111 - OHMS_1329K 6'b111000 - OHMS_1353K 6'b111001 - OHMS_1378K 6'b111010 - OHMS_1402K 6'b111011 - OHMS_1426K 6'b111100 - OHMS_1450K 6'b111101 - OHMS_1474K 6'b111110 - OHMS_1498K 6'b111111 - OHMS_1523K" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_I_IBIAS_COMP" width="4" begin="7" end="4" resetval="0x0" description="Sets the COMP bias current Field values (others are reserved): 4'b0000 - BASE_IBIAS_REF_X2 4'b0001 - BASE_IBIAS_REF_X3 4'b0010 - BASE_IBIAS_REF_X4 4'b0011 - BASE_IBIAS_REF_X5 4'b0100 - BASE_IBIAS_REF_X6 4'b0101 - BASE_IBIAS_REF_X7 4'b0110 - BASE_IBIAS_REF_X8 4'b0111 - BASE_IBIAS_REF_X9 4'b1000 - BASE_IBIAS_REF_X10 4'b1001 - BASE_IBIAS_REF_X11 4'b1010 - BASE_IBIAS_REF_X12 4'b1011 - BASE_IBIAS_REF_X13 4'b1100 - BASE_IBIAS_REF_X14 4'b1101 - BASE_IBIAS_REF_X15 4'b1110 - BASE_IBIAS_REF_X16 4'b1111 - BASE_IBIAS_REF_X17" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_R_IBIAS_REF" width="4" begin="3" end="0" resetval="0x3" description="Sets the base IBIAS reference Field values (others are reserved): 4'b0000 - OHMS_512K 4'b0001 - OHMS_576K 4'b0010 - OHMS_640K 4'b0011 - OHMS_704K (Default) 4'b0100 - OHMS_768K 4'b0101 - OHMS_832K 4'b0110 - OHMS_896K 4'b0111 - OHMS_960K 4'b1000 - OHMS_1024K 4'b1001 - OHMS_1088K 4'b1010 - OHMS_1152K 4'b1011 - OHMS_1216K 4'b1100 - OHMS_1280K 4'b1101 - OHMS_1344K 4'b1110 - OHMS_1408K 4'b1111 - OHMS_1472K" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PLL_CLKSEL" acronym="CFG0_MCU_PLL_CLKSEL" offset="0x8050" width="32" description="">
		<bitfield id="MCU_PLL_CLKSEL_BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a mcu_reset_z for MCU_PLL0.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MCU warm reset occurs and will keep MCU_PLL0 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_CLKLOSS_SWTCH_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, activates automatic switching of MCU_PLL0 clock source to CLK_12M_RC if HFOSC0 clock loss is detected Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_CLKOUT_32K_CTRL" acronym="CFG0_DEVICE_CLKOUT_32K_CTRL" offset="0x8058" width="32" description="">
		<bitfield id="DEVICE_CLKOUT_32K_CTRL_CLK_32K_RC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source of the device level 32KHz Clock Field values (others are reserved): 2'b00 - CLK_32K_RC 2'b01 - HFOSC0_CLKOUT_32K undefined - undefined 2'b11 - LFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER0_CLKSEL" acronym="CFG0_MCU_TIMER0_CLKSEL" offset="0x8060" width="32" description="">
		<bitfield id="MCU_TIMER0_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CLKSEL" acronym="CFG0_MCU_TIMER1_CLKSEL" offset="0x8064" width="32" description="">
		<bitfield id="MCU_TIMER1_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER2_CLKSEL" acronym="CFG0_MCU_TIMER2_CLKSEL" offset="0x8068" width="32" description="">
		<bitfield id="MCU_TIMER2_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CLKSEL" acronym="CFG0_MCU_TIMER3_CLKSEL" offset="0x806C" width="32" description="">
		<bitfield id="MCU_TIMER3_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_GPIO_CLKSEL" acronym="CFG0_MCU_GPIO_CLKSEL" offset="0x8070" width="32" description="">
		<bitfield id="MCU_GPIO_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MCU_GPIO clock selection.  Must be set to MCU_SYSCLK0/4 whenever MCU_GPIO VBUS interface is activated.  Other clock source may be selected as a clk_sel up clock for DeepSleep modes after MCU_GPIO is gated off through LPSC. Field values (others are reserved): 2'b00 - MCU_SYSCLK0_DIV4 2'b01 - LFSOSC_CLKOUT  2'b10 - CLK_32K 2'b11 - CLK_12M_RC" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_MCAN0_CLKSEL" acronym="CFG0_MCU_MCAN0_CLKSEL" offset="0x8080" width="32" description="">
		<bitfield id="MCU_MCAN0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the clock source for MCAN0 Field values (others are reserved): 2'b00 - MCU_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 2'b10 - HFOSC0_CLKOUT 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_MCAN1_CLKSEL" acronym="CFG0_MCU_MCAN1_CLKSEL" offset="0x8084" width="32" description="">
		<bitfield id="MCU_MCAN1_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the clock source for MCAN1 Field values (others are reserved): 2'b00 - MCU_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 2'b10 - HFOSC0_CLKOUT 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI0_CLKSEL" acronym="CFG0_MCU_SPI0_CLKSEL" offset="0x80A0" width="32" description="">
		<bitfield id="MCU_SPI0_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI1_CLKSEL" acronym="CFG0_MCU_SPI1_CLKSEL" offset="0x80A4" width="32" description="">
		<bitfield id="MCU_SPI1_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_WWD0_CLKSEL" acronym="CFG0_MCU_WWD0_CLKSEL" offset="0x80B0" width="32" description="">
		<bitfield id="MCU_WWD0_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_WWD0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K_RC" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_OBSCLK_CTRL_PROXY" acronym="CFG0_MCU_OBSCLK_CTRL_PROXY" offset="0xA000" width="32" description="">
		<bitfield id="MCU_OBSCLK_CTRL_OUT_MUX_SEL_PROXY" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection. Note,  HFOSC0_CLK is a direct output from the HFOSC0,  distinct from HFOSC0_CLKOUT. Note, when HFOSC0_CLK is selected (1'b1) the MCU_OBSCLK_CTRL_clk_sel field must be programmed to 4'b0001. Field values (others are reserved): 1'b0 - CLK_DIV_OUT 1'b1 - HFOSC0_CLK  (clk_sel must be OFF)" range="24" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value Writing 1 to this bit will generate a load pulse to load the OBSCLK divider value.  This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed.  Field values (others are reserved): 1'b0 - READY 1'b1 - LOAD" range="16" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_DIV_PROXY" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output divider Output clock is divided by clk_div+1" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_OBSCLK_CTRL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="MCU_OBSCLK pin clock selection Field values (others are reserved): 4'b0000 - CLK_12M_RC 4'b0001 - OFF 4'b0010 - MCU_PLL0_HSDIV0_CLKOUT 4'b0011 - MCU_PLL0_HSDIV4_CLKOUT 4'b0100 - MCU_PLLCTRL_OBSCLK 4'b0101 - CLK_32K_RC 4'b0110 - HFOSC0_CLKOUT 4'b0111 - HFOSC0_CLKOUT_32K 4'b1000 - MCU_SYSCLK0 4'b1001 - DEVICE_CLKOUT_32K" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CTRL_PROXY" acronym="CFG0_HFOSC0_CTRL_PROXY" offset="0xA010" width="32" description="">
		<bitfield id="HFOSC0_CTRL_PD_C_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Oscillator powerdown control.  Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - POWERDOWN" range="7" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CTRL_BP_C_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Must Write '0'" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_TRIM_PROXY" acronym="CFG0_HFOSC0_TRIM_PROXY" offset="0xA018" width="32" description="">
		<bitfield id="HFOSC0_TRIM_TRIM_EN_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Apply MMR values to OSC trim inputs instead of tie-offs Field values (others are reserved): 1'b0 - FIXED_TRIM 1'b1 - MMR_TRIM" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_HYST_PROXY" width="2" begin="21" end="20" resetval="0x1" description="Sets comparator hysterisis Field values (others are reserved): 2'b00 - NO_HYS 2'b01 - TYPE1_HYS 2'b10 - TYPE2_HYS 2'b11 - BOTH_TYPES_HYS" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_MULT_PROXY" width="3" begin="18" end="16" resetval="0x3" description="AGC AMP current multiplication gain Field values (others are reserved): 3'b000 - GAIN_0P250X 3'b001 - GAIN_0P375X 3'b010 - GAIN_0P500X 3'b011 - GAIN_0P625X 3'b100 - GAIN_0P750X 3'b101 - GAIN_0P875X 3'b110 - GAIN_1X 3'b111 - GAIN_1P250X" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_REF_PROXY" width="6" begin="13" end="8" resetval="0x16" description="Sets the AMP AGC bias current Field values (others are reserved): 6'b000000 - R_REF_4X 6'b001000 - R_REF_6X 6'b010000 - R_REF_8X 6'b011000 - R_REF_10X 6'b100000 - R_REF_12X 6'b101000 - R_REF_14X 6'b110000 - R_REF_16X 6'b111000 - R_REF_18X" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_I_IBIAS_COMP_PROXY" width="4" begin="7" end="4" resetval="0x2" description="Sets the COMP bias current Field values (others are reserved): 4'b0000 - I_BIAS_COMP_2P00X 4'b0001 - I_BIAS_COMP_2P25X 4'b0010 - I_BIAS_COMP_2P50X 4'b0011 - I_BIAS_COMP_2P75X 4'b0100 - I_BIAS_COMP__2P50X 4'b0101 - I_BIAS_COMP__2P75X 4'b0110 - I_BIAS_COMP_3P00X 4'b0111 - I_BIAS_COMP_3P25X 4'b1000 - I_BIAS_COMP__3P00X 4'b1001 - I_BIAS_COMP__3P25X 4'b1010 - I_BIAS_COMP_3P50X 4'b1011 - I_BIAS_COMP_3P75X 4'b1100 - I_BIAS_COMP_3P50X 4'b1101 - I_BIAS_COMP_3P75X 4'b1110 - I_BIAS_COMP_4P00X 4'b1111 - I_BIAS_COMP_4P25X" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_TRIM_R_IBIAS_REF_PROXY" width="4" begin="3" end="0" resetval="0x2" description="Sets the base IBIAS reference Field values (others are reserved): 4'b0000 - IBIAS_REF_1X 4'b0001 - IBIAS_REF_5X 4'b0010 - IBIAS_REF_3X (Default) 4'b0011 - IBIAS_REF_7X" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_STAT_PROXY" acronym="CFG0_HFOSC0_STAT_PROXY" offset="0xA020" width="32" description="">
		<bitfield id="HFOSC0_STAT_DS_ON_WFI_STAT_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Reflects the status of Device Manager Request to Disable HFOSC0 when it enters the WFI state (DeepSleep Entry) Field values (others are reserved): 1'b0 - NO_DEEPSLEEP_REQUEST 1'b1 - DEEPSLEEP_REQUEST" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RC12M_OSC_TRIM_PROXY" acronym="CFG0_RC12M_OSC_TRIM_PROXY" offset="0xA024" width="32" description="">
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_DIR_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Coarse adjustment direction.   Field values (others are reserved): 1'b0 - TRIM_FREQ_LOWER 1'b1 - TRIM_FREQ_HIGHER" range="6" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_COARSE_PROXY" width="3" begin="5" end="3" resetval="0x0" description="Coarse adjustment.  Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value.   Field values (others are reserved): 3'b000 - TRIM_0_MHZ 3'b001 - TRIM_1P25_MHZ 3'b010 - TRIM_2P50_MHZ 3'b011 - TRIM_3P75_MHZ 3'b100 - TRIM_4P00_MHZ 3'b101 - TRIM_5P25_MHZ 3'b110 - TRIM_6P50_MHZ 3'b111 - TRIM_7P75_MHZ" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="RC12M_OSC_TRIM_TRIMOSC_FINE_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Fine adjustment.  Decreases the frequency by 250 KHz per value. Field values (others are reserved): 3'b000 - TRIM_0_KHZ 3'b001 - TRIM_250_KHZ 3'b010 - TRIM_500_KHZ 3'b011 - TRIM_750_KHZ 3'b100 - TRIM_1000_KHZ 3'b101 - TRIM_1250_KHZ 3'b110 - TRIM_1500_KHZ 3'b111 - TRIM_1750_KHZ" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_HFOSC0_CLKOUT_32K_CTRL_PROXY" acronym="CFG0_HFOSC0_CLKOUT_32K_CTRL_PROXY" offset="0xA030" width="32" description="">
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Asynchronous Divider Reset. Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - RESET" range="31" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_CLKOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x1" description="HFOSC0_CLKOUT_32K output active Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="15" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_SYNC_DIS_PROXY" width="1" begin="8" end="8" resetval="0x0" description="HFOSC0_CLKOUT_32K Synchronize Deactivate This bit must be written 0. Field values (others are reserved): 1'b0 - NORMAL" range="8" rwaccess="R/W"/> 
		<bitfield id="HFOSC0_CLKOUT_32K_CTRL_HSDIV_PROXY" width="7" begin="6" end="0" resetval="0x101" description="HFOSC0_CLKOUT_32K divider: HFOSC0_CLKKOUT_32K Frequency = HFOSC0 Frequency / [8 * (hsdiv + 1)] Ex. HFOSC0 Frequency = 26MHz.  hsdiv = 101 (Default) HFOSC0_CLKOUT_32K = 26MHz / (8 * (101+1)) = 26MHz / 816 = 31.9 KHz" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LFXOSC_CTRL_PROXY" acronym="CFG0_LFXOSC_CTRL_PROXY" offset="0xA038" width="32" description="">
		<bitfield id="LFXOSC_CTRL_PD_C_PROXY" width="1" begin="7" end="7" resetval="0x1" description="Oscillator powerdown control.  When set, oscillator is deactivated.  Oscillator output is tristated if bp_c=0 Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - POWERDOWN" range="7" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_CTRL_BP_C_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Oscillator bypass control.  When set, oscillator is in bypass mode Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - BYPASS" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LFXOSC_TRIM_PROXY" acronym="CFG0_LFXOSC_TRIM_PROXY" offset="0xA03C" width="32" description="">
		<bitfield id="LFXOSC_TRIM_HYST_PROXY" width="2" begin="21" end="20" resetval="0x1" description="Sets comparator hysterisis Field values (others are reserved): 2'b00 - NO_HYS 2'b01 - TYPE1_HYS 2'b10 - TYPE2_HYS 2'b11 - BOTH_TYPES_HYS" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_I_MULT_PROXY" width="3" begin="18" end="16" resetval="0x2" description="AGC AMP current multiplication gain Field values (others are reserved): 3'b000 - AMP_AGC_IBIAS_3X 3'b001 - AMP_AGC_IBIAS_4X 3'b010 - AMP_AGC_IBIAS_5X 3'b011 - AMP_AGC_IBIAS_6X 3'b100 - AMP_AGC_IBIAS_7X 3'b101 - AMP_AGC_IBIAS_8X 3'b110 - AMP_AGC_IBIAS_9X 3'b111 - AMP_AGC_IBIAS_10X" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_R_REF_PROXY" width="6" begin="13" end="8" resetval="0x18" description="Sets the AMP AGC bias current Field values (others are reserved): 6'b000000 - OHMS_0K 6'b000001 - OHMS_24K 6'b000010 - OHMS_48K 6'b000011 - OHMS_73K 6'b000100 - OHMS_97K 6'b000101 - OHMS_121K 6'b000110 - OHMS_145K 6'b000111 - OHMS_169K 6'b001000 - OHMS_193K 6'b001001 - OHMS_218K 6'b001010 - OHMS_242K 6'b001011 - OHMS_266K 6'b001100 - OHMS_290K 6'b001101 - OHMS_314K 6'b001110 - OHMS_338K 6'b001111 - OHMS_363K 6'b010000 - OHMS_387K 6'b010001 - OHMS_411K 6'b010010 - OHMS_435K (Default) 6'b010011 - OHMS_459K 6'b010100 - OHMS_483K 6'b010101 - OHMS_508K 6'b010110 - OHMS_532K 6'b010111 - OHMS_556K 6'b011000 - OHMS_580K 6'b011001 - OHMS_604K 6'b011010 - OHMS_628K 6'b011011 - OHMS_653K 6'b011100 - OHMS_677K 6'b011101 - OHMS_701K 6'b011110 - OHMS_725K 6'b011111 - OHMS_749K 6'b100000 - OHMS_773K 6'b100001 - OHMS_798K 6'b100010 - OHMS_822K 6'b100011 - OHMS_846K 6'b100100 - OHMS_870K 6'b100101 - OHMS_894K 6'b100110 - OHMS_918K 6'b100111 - OHMS_943K 6'b101000 - OHMS_967K 6'b101001 - OHMS_991K 6'b101010 - OHMS_1015K 6'b101011 - OHMS_1039K 6'b101100 - OHMS_1063K 6'b101101 - OHMS_1088K 6'b101110 - OHMS_1112K 6'b101111 - OHMS_1136K 6'b110000 - OHMS_1160K 6'b110001 - OHMS_1184K 6'b110010 - OHMS_1208K 6'b110011 - OHMS_1233K 6'b110100 - OHMS_1257K 6'b110101 - OHMS_1281K 6'b110110 - OHMS_1305K 6'b110111 - OHMS_1329K 6'b111000 - OHMS_1353K 6'b111001 - OHMS_1378K 6'b111010 - OHMS_1402K 6'b111011 - OHMS_1426K 6'b111100 - OHMS_1450K 6'b111101 - OHMS_1474K 6'b111110 - OHMS_1498K 6'b111111 - OHMS_1523K" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_I_IBIAS_COMP_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Sets the COMP bias current Field values (others are reserved): 4'b0000 - BASE_IBIAS_REF_X2 4'b0001 - BASE_IBIAS_REF_X3 4'b0010 - BASE_IBIAS_REF_X4 4'b0011 - BASE_IBIAS_REF_X5 4'b0100 - BASE_IBIAS_REF_X6 4'b0101 - BASE_IBIAS_REF_X7 4'b0110 - BASE_IBIAS_REF_X8 4'b0111 - BASE_IBIAS_REF_X9 4'b1000 - BASE_IBIAS_REF_X10 4'b1001 - BASE_IBIAS_REF_X11 4'b1010 - BASE_IBIAS_REF_X12 4'b1011 - BASE_IBIAS_REF_X13 4'b1100 - BASE_IBIAS_REF_X14 4'b1101 - BASE_IBIAS_REF_X15 4'b1110 - BASE_IBIAS_REF_X16 4'b1111 - BASE_IBIAS_REF_X17" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="LFXOSC_TRIM_R_IBIAS_REF_PROXY" width="4" begin="3" end="0" resetval="0x3" description="Sets the base IBIAS reference Field values (others are reserved): 4'b0000 - OHMS_512K 4'b0001 - OHMS_576K 4'b0010 - OHMS_640K 4'b0011 - OHMS_704K (Default) 4'b0100 - OHMS_768K 4'b0101 - OHMS_832K 4'b0110 - OHMS_896K 4'b0111 - OHMS_960K 4'b1000 - OHMS_1024K 4'b1001 - OHMS_1088K 4'b1010 - OHMS_1152K 4'b1011 - OHMS_1216K 4'b1100 - OHMS_1280K 4'b1101 - OHMS_1344K 4'b1110 - OHMS_1408K 4'b1111 - OHMS_1472K" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_PLL_CLKSEL_PROXY" acronym="CFG0_MCU_PLL_CLKSEL_PROXY" offset="0xA050" width="32" description="">
		<bitfield id="MCU_PLL_CLKSEL_BYPASS_SW_OVRD_PROXY" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override When set, activates software control of exit from bypass mode on a mcu_reset_z for MCU_PLL0.  This bit must not be set until after the corresponding byp_warm_rst bit has been cleared or the PLL will immediately enter bypass mode. Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_BYP_WARM_RST_PROXY" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset. This bit is only valid when bypass_sw_ovrd is set to 1'b1 to activate bypass software override. This bit is set (1'b1) when a MCU warm reset occurs and will keep MCU_PLL0 in bypass mode after reset exit until cleared by software. Field values (others are reserved): 1'b0 - EXIT_BYPASS 1'b1 - MAINTAIN_BYPASS" range="23" rwaccess="R/W"/> 
		<bitfield id="MCU_PLL_CLKSEL_CLKLOSS_SWTCH_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="When set, activates automatic switching of MCU_PLL0 clock source to CLK_12M_RC if HFOSC0 clock loss is detected Field values (others are reserved): 1'b0 - DEACTIVATE 1'b1 - ACTIVATE" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DEVICE_CLKOUT_32K_CTRL_PROXY" acronym="CFG0_DEVICE_CLKOUT_32K_CTRL_PROXY" offset="0xA058" width="32" description="">
		<bitfield id="DEVICE_CLKOUT_32K_CTRL_CLK_32K_RC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source of the device level 32KHz Clock Field values (others are reserved): 2'b00 - CLK_32K_RC 2'b01 - HFOSC0_CLKOUT_32K undefined - undefined 2'b11 - LFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER0_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER0_CLKSEL_PROXY" offset="0xA060" width="32" description="">
		<bitfield id="MCU_TIMER0_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER1_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER1_CLKSEL_PROXY" offset="0xA064" width="32" description="">
		<bitfield id="MCU_TIMER1_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER2_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER2_CLKSEL_PROXY" offset="0xA068" width="32" description="">
		<bitfield id="MCU_TIMER2_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_TIMER3_CLKSEL_PROXY" acronym="CFG0_MCU_TIMER3_CLKSEL_PROXY" offset="0xA06C" width="32" description="">
		<bitfield id="MCU_TIMER3_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC0_CLK) Field values (others are reserved): 3'b000 - HFOSC0_CLKOUT 3'b001 - MCU_SYSCLK0 / 2 3'b010 - CLK_12M_RC 3'b011 - MCU_PLL0_HSDIV5_CLKOUT 3'b100 - MCU_EXT_REFCLK0 3'b101 - DEVICE_CLKOUT_32K 3'b110 - CPSW0_CPTS_GENF0 3'b111 - CLK_32K_RC" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_GPIO_CLKSEL_PROXY" acronym="CFG0_MCU_GPIO_CLKSEL_PROXY" offset="0xA070" width="32" description="">
		<bitfield id="MCU_GPIO_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MCU_GPIO clock selection.  Must be set to MCU_SYSCLK0/4 whenever MCU_GPIO VBUS interface is activated.  Other clock source may be selected as a clk_sel up clock for DeepSleep modes after MCU_GPIO is gated off through LPSC. Field values (others are reserved): 2'b00 - MCU_SYSCLK0_DIV4 2'b01 - LFSOSC_CLKOUT  2'b10 - CLK_32K 2'b11 - CLK_12M_RC" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_MCAN0_CLKSEL_PROXY" acronym="CFG0_MCU_MCAN0_CLKSEL_PROXY" offset="0xA080" width="32" description="">
		<bitfield id="MCU_MCAN0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the clock source for MCAN0 Field values (others are reserved): 2'b00 - MCU_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 2'b10 - HFOSC0_CLKOUT 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_MCAN1_CLKSEL_PROXY" acronym="CFG0_MCU_MCAN1_CLKSEL_PROXY" offset="0xA084" width="32" description="">
		<bitfield id="MCU_MCAN1_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the clock source for MCAN1 Field values (others are reserved): 2'b00 - MCU_PLL0_HSDIV4_CLKOUT 2'b01 - MCU_EXT_REFCLK0 2'b10 - HFOSC0_CLKOUT 2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI0_CLKSEL_PROXY" acronym="CFG0_MCU_SPI0_CLKSEL_PROXY" offset="0xA0A0" width="32" description="">
		<bitfield id="MCU_SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_SPI1_CLKSEL_PROXY" acronym="CFG0_MCU_SPI1_CLKSEL_PROXY" offset="0xA0A4" width="32" description="">
		<bitfield id="MCU_SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Controller mode receive capture clock loopback selection Field values (others are reserved): 1'b0 - INTERNAL_LOOPBACK 1'b1 - EXTERNAL_LOOPBACK" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_WWD0_CLKSEL_PROXY" acronym="CFG0_MCU_WWD0_CLKSEL_PROXY" offset="0xA0B0" width="32" description="">
		<bitfield id="MCU_WWD0_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset. Field values (others are reserved): 1'b0 - UNLOCKED 1'b1 - LOCKED" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_WWD0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control Field values (others are reserved): 2'b00 - HFOSC0_CLKOUT 2'b01 - DEVICE_CLKOUT_32K 2'b10 - CLK_12M_RC 2'b11 - CLK_32K_RC" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_CTRL" acronym="CFG0_MCU_R5FSS0_LBIST_CTRL" offset="0xC020" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="This bitfield is not used." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="This bitfield is not used." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_SUBCHIP_ID" width="5" begin="20" end="16" resetval="0x0" description="Specifies which sub-chip is to be tested" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode activate if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_activate switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_PATCOUNT" acronym="CFG0_MCU_R5FSS0_LBIST_PATCOUNT" offset="0xC024" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SEED0" acronym="CFG0_MCU_R5FSS0_LBIST_SEED0" offset="0xC028" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SEED1" acronym="CFG0_MCU_R5FSS0_LBIST_SEED1" offset="0xC02C" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SPARE0" acronym="CFG0_MCU_R5FSS0_LBIST_SPARE0" offset="0xC030" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="Isolates MCU_R5FSS0 inputs/outputs related to Memory BIST (PBIST).    Field values (others are reserved): 1'b0 - NOT_ISOLATED 1'b1 - ISOLATED" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="Isolates MCU_R5FSS0 inputs/outputs related to Logic BIST (LBIST) Field values (others are reserved): 1'b0 - NOT_ISOLATED 1'b1 - ISOLATED" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SPARE1" acronym="CFG0_MCU_R5FSS0_LBIST_SPARE1" offset="0xC034" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_STAT" acronym="CFG0_MCU_R5FSS0_LBIST_STAT" offset="0xC038" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU_R5FSS0_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU_R5FSS0_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output   00 - LBIST IP PID value   01 - LBIST CTRL ID value   1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_MISR" acronym="CFG0_MCU_R5FSS0_LBIST_MISR" offset="0xC03C" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0" acronym="CFG0_LOCK3_KICK0" offset="0xD008" width="32" description="">
		<bitfield id="LOCK3_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1" acronym="CFG0_LOCK3_KICK1" offset="0xD00C" width="32" description="">
		<bitfield id="LOCK3_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0_READONLY" acronym="CFG0_CLAIMREG_P3_R0_READONLY" offset="0xD100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_CTRL_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_CTRL_PROXY" offset="0xE020" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="This bitfield is not used." range="31" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="This bitfield is not used." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_SUBCHIP_ID_PROXY" width="5" begin="20" end="16" resetval="0x0" description="Specifies which sub-chip is to be tested" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode activate if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_activate switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_PATCOUNT_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_PATCOUNT_PROXY" offset="0xE024" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SEED0_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_SEED0_PROXY" offset="0xE028" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SEED1_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_SEED1_PROXY" offset="0xE02C" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SPARE0_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_SPARE0_PROXY" offset="0xE030" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Isolates MCU_R5FSS0 inputs/outputs related to Memory BIST (PBIST).    Field values (others are reserved): 1'b0 - NOT_ISOLATED 1'b1 - ISOLATED" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Isolates MCU_R5FSS0 inputs/outputs related to Logic BIST (LBIST) Field values (others are reserved): 1'b0 - NOT_ISOLATED 1'b1 - ISOLATED" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_SPARE1_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_SPARE1_PROXY" offset="0xE034" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_STAT_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_STAT_PROXY" offset="0xE038" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU_R5FSS0_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU_R5FSS0_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output   00 - LBIST IP PID value   01 - LBIST CTRL ID value   1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU_R5FSS0_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU_R5FSS0_LBIST_MISR_PROXY" acronym="CFG0_MCU_R5FSS0_LBIST_MISR_PROXY" offset="0xE03C" width="32" description="">
		<bitfield id="MCU_R5FSS0_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0_PROXY" acronym="CFG0_LOCK3_KICK0_PROXY" offset="0xF008" width="32" description="">
		<bitfield id="LOCK3_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1_PROXY" acronym="CFG0_LOCK3_KICK1_PROXY" offset="0xF00C" width="32" description="">
		<bitfield id="LOCK3_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0" acronym="CFG0_CLAIMREG_P3_R0" offset="0xF100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OLDI_PD_CTRL_TEST_REG" acronym="CFG0_OLDI_PD_CTRL_TEST_REG" offset="0x10874" width="32" description="">
		<bitfield id="OLDI_PD_CTRL_TEST_REG_BGOK" width="1" begin="31" end="31" resetval="0x0" description="Status of the Bandgap: 1 = Bandgap is On" range="31" rwaccess="R"/> 
		<bitfield id="OLDI_PD_CTRL_TEST_REG_PD_BG" width="1" begin="8" end="8" resetval="0x1" description="When Set, forces the LVDS Bandgap into Power Down" range="8" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_TEST_REG_PD_OLDI1" width="1" begin="1" end="1" resetval="0x1" description="When Set, overrides the biase_en of all OLDI1 LVDS IO to force power down" range="1" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_TEST_REG_PD_OLDI0" width="1" begin="0" end="0" resetval="0x1" description="When Set, overrides the biase_en of all OLDI0 LVDS IO to force power down" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0" acronym="CFG0_LOCK4_KICK0" offset="0x11008" width="32" description="">
		<bitfield id="LOCK4_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1" acronym="CFG0_LOCK4_KICK1" offset="0x1100C" width="32" description="">
		<bitfield id="LOCK4_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9_READONLY" acronym="CFG0_CLAIMREG_P4_R9_READONLY" offset="0x11124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10_READONLY" acronym="CFG0_CLAIMREG_P4_R10_READONLY" offset="0x11128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11_READONLY" acronym="CFG0_CLAIMREG_P4_R11_READONLY" offset="0x1112C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12_READONLY" acronym="CFG0_CLAIMREG_P4_R12_READONLY" offset="0x11130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R13_READONLY" acronym="CFG0_CLAIMREG_P4_R13_READONLY" offset="0x11134" width="32" description="">
		<bitfield id="CLAIMREG_P4_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R14_READONLY" acronym="CFG0_CLAIMREG_P4_R14_READONLY" offset="0x11138" width="32" description="">
		<bitfield id="CLAIMREG_P4_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R15_READONLY" acronym="CFG0_CLAIMREG_P4_R15_READONLY" offset="0x1113C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R15_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R16_READONLY" acronym="CFG0_CLAIMREG_P4_R16_READONLY" offset="0x11140" width="32" description="">
		<bitfield id="CLAIMREG_P4_R16_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R17_READONLY" acronym="CFG0_CLAIMREG_P4_R17_READONLY" offset="0x11144" width="32" description="">
		<bitfield id="CLAIMREG_P4_R17_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R18_READONLY" acronym="CFG0_CLAIMREG_P4_R18_READONLY" offset="0x11148" width="32" description="">
		<bitfield id="CLAIMREG_P4_R18_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R19_READONLY" acronym="CFG0_CLAIMREG_P4_R19_READONLY" offset="0x1114C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R19_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_OLDI_PD_CTRL_TEST_REG_PROXY" acronym="CFG0_OLDI_PD_CTRL_TEST_REG_PROXY" offset="0x12874" width="32" description="">
		<bitfield id="OLDI_PD_CTRL_TEST_REG_BGOK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Status of the Bandgap: 1 = Bandgap is On" range="31" rwaccess="R"/> 
		<bitfield id="OLDI_PD_CTRL_TEST_REG_PD_BG_PROXY" width="1" begin="8" end="8" resetval="0x1" description="When Set, forces the LVDS Bandgap into Power Down" range="8" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_TEST_REG_PD_OLDI1_PROXY" width="1" begin="1" end="1" resetval="0x1" description="When Set, overrides the biase_en of all OLDI1 LVDS IO to force power down" range="1" rwaccess="R/W"/> 
		<bitfield id="OLDI_PD_CTRL_TEST_REG_PD_OLDI0_PROXY" width="1" begin="0" end="0" resetval="0x1" description="When Set, overrides the biase_en of all OLDI0 LVDS IO to force power down" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK0_PROXY" acronym="CFG0_LOCK4_KICK0_PROXY" offset="0x13008" width="32" description="">
		<bitfield id="LOCK4_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK4_KICK1_PROXY" acronym="CFG0_LOCK4_KICK1_PROXY" offset="0x1300C" width="32" description="">
		<bitfield id="LOCK4_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9" acronym="CFG0_CLAIMREG_P4_R9" offset="0x13124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10" acronym="CFG0_CLAIMREG_P4_R10" offset="0x13128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11" acronym="CFG0_CLAIMREG_P4_R11" offset="0x1312C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R12" acronym="CFG0_CLAIMREG_P4_R12" offset="0x13130" width="32" description="">
		<bitfield id="CLAIMREG_P4_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R13" acronym="CFG0_CLAIMREG_P4_R13" offset="0x13134" width="32" description="">
		<bitfield id="CLAIMREG_P4_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R14" acronym="CFG0_CLAIMREG_P4_R14" offset="0x13138" width="32" description="">
		<bitfield id="CLAIMREG_P4_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R15" acronym="CFG0_CLAIMREG_P4_R15" offset="0x1313C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R15" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R16" acronym="CFG0_CLAIMREG_P4_R16" offset="0x13140" width="32" description="">
		<bitfield id="CLAIMREG_P4_R16" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R17" acronym="CFG0_CLAIMREG_P4_R17" offset="0x13144" width="32" description="">
		<bitfield id="CLAIMREG_P4_R17" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R18" acronym="CFG0_CLAIMREG_P4_R18" offset="0x13148" width="32" description="">
		<bitfield id="CLAIMREG_P4_R18" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R19" acronym="CFG0_CLAIMREG_P4_R19" offset="0x1314C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R19" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_CTRL" acronym="CFG0_POR_CTRL" offset="0x18000" width="32" description="">
		<bitfield id="POR_CTRL_OVRD_SET5" width="1" begin="29" end="29" resetval="0x0" description="Override value when override is active, for RESERVED output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="29" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET4" width="1" begin="28" end="28" resetval="0x0" description="Override value when override is active, for POKLVB output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="28" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET3" width="1" begin="27" end="27" resetval="0x0" description="Override value when override is active, for POKLVA output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="27" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET2" width="1" begin="26" end="26" resetval="0x0" description="Override value when override is active, for POKHV output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="26" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET1" width="1" begin="25" end="25" resetval="0x0" description="Override value when override is active, for BGOK output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="25" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET0" width="1" begin="24" end="24" resetval="0x0" description="Override value when override is active, for PORHV output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="24" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD5" width="1" begin="21" end="21" resetval="0x0" description="Activates override of RESERVED output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="21" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD4" width="1" begin="20" end="20" resetval="0x0" description="Activates override of POKLVB output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="20" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD3" width="1" begin="19" end="19" resetval="0x0" description="Activates override of POKLVA output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="19" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD2" width="1" begin="18" end="18" resetval="0x0" description="Activates override of POKHV output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="18" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD1" width="1" begin="17" end="17" resetval="0x0" description="Activates override of BGOK output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="17" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD0" width="1" begin="16" end="16" resetval="0x0" description="Activates override of PORHV output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="16" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_TRIM_SEL" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select - Fixed value or from POR_BANDGAP_CTRL and POR_POKxxx_CTRL registers MMRs Field values (others are reserved): 1'b0 - FIXED_TRIM 1'b1 - MMR_TRIM" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_MASK_HHV" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values Field values (others are reserved): 1'b0 - UNMASK 1'b1 - MASK" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_STAT" acronym="CFG0_POR_STAT" offset="0x18004" width="32" description="">
		<bitfield id="POR_STAT_BGOK" width="1" begin="8" end="8" resetval="0x0" description="Bandgap OK status Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - OK" range="8" rwaccess="R"/> 
		<bitfield id="POR_STAT_SOC_POR" width="1" begin="4" end="4" resetval="0x0" description="POR module status Field values (others are reserved): 1'b0 - POR_IS_ACTIVE 1'b1 - POR_IS_RESET" range="4" rwaccess="R"/>
	</register>
	<register id="CFG0_POR_BANDGAP_CTRL" acronym="CFG0_POR_BANDGAP_CTRL" offset="0x18100" width="32" description="">
		<bitfield id="POR_BANDGAP_CTRL_BGAPI" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPV" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPC" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_UV_CTRL" acronym="CFG0_POK_VDDA_MCU_UV_CTRL" offset="0x18110" width="32" description="">
		<bitfield id="POK_VDDA_MCU_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_OV_CTRL" acronym="CFG0_POK_VDDA_MCU_OV_CTRL" offset="0x18114" width="32" description="">
		<bitfield id="POK_VDDA_MCU_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_UV_CTRL" acronym="CFG0_POK_VDD_CORE_UV_CTRL" offset="0x18118" width="32" description="">
		<bitfield id="POK_VDD_CORE_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_OV_CTRL" acronym="CFG0_POK_VDD_CORE_OV_CTRL" offset="0x1811C" width="32" description="">
		<bitfield id="POK_VDD_CORE_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_UV_CTRL" acronym="CFG0_POK_VDDR_CORE_UV_CTRL" offset="0x18120" width="32" description="">
		<bitfield id="POK_VDDR_CORE_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_OV_CTRL" acronym="CFG0_POK_VDDR_CORE_OV_CTRL" offset="0x18124" width="32" description="">
		<bitfield id="POK_VDDR_CORE_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL" offset="0x18138" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL" offset="0x1813C" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL" offset="0x18140" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL" offset="0x18144" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL" offset="0x18148" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL" acronym="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL" offset="0x1814C" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_UV_CTRL" acronym="CFG0_POK_VDDS_DDRIO_UV_CTRL" offset="0x18150" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_OV_CTRL" acronym="CFG0_POK_VDDS_DDRIO_OV_CTRL" offset="0x18154" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_POK_TRIM" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_PMIC_IN_CTRL" acronym="CFG0_POK_VDDA_PMIC_IN_CTRL" offset="0x18160" width="32" description="">
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_OVER_VOLT_DET" width="1" begin="15" end="15" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL" acronym="CFG0_RST_CTRL" offset="0x18170" width="32" description="">
		<bitfield id="RST_CTRL_DM_WDT_RST_EN_Z" width="1" begin="22" end="22" resetval="0x1" description="Block Reset from DM WDT propogating to MCU domain Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="22" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MCU_RESET_ISO_DONE_Z" width="1" begin="18" end="18" resetval="0x0" description="Block Main Domain Warm Reset MCU domain Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MCU_ESM_ERROR_RST_EN_Z" width="1" begin="17" end="17" resetval="0x1" description="Block Reset of MCU by ESM Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SMS_COLD_RESET_EN_Z" width="1" begin="16" end="16" resetval="0x0" description="Block Reset of MCU by SMS Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MCU_WARMRST" width="4" begin="11" end="8" resetval="0x15" description="Causes MAIN Domain Warm Reset.   This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR" width="4" begin="7" end="4" resetval="0x15" description="Causes MAIN Domain Power On Reset.   This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST" width="4" begin="3" end="0" resetval="0x15" description="Causes MAIN Domain Warm Reset.  This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT" acronym="CFG0_RST_STAT" offset="0x18174" width="32" description="">
		<bitfield id="RST_STAT_MAIN_RESETSTATZ" width="1" begin="0" end="0" resetval="0x0" description="Status of Main Domain Reset: Field values (others are reserved): 1'b0 - BLOCKED 1'b1 - PROPOGATE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC" acronym="CFG0_RST_SRC" offset="0x18178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU_CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_DS_MAIN_PORZ" width="1" begin="23" end="23" resetval="0x0" description="Reset of Main/Wkup Domains while in Deep Sleep, as a result of an MCU Warm Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_DM_WDT_RST" width="1" begin="22" end="22" resetval="0x0" description="Watchdog Initiated Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset From CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU_CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST" width="1" begin="13" end="13" resetval="0x0" description="SMS Warm Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST" width="1" begin="12" end="12" resetval="0x0" description="SMS Cold Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_DEBUG_RST" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_THERMAL_RST" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD" acronym="CFG0_RST_MAGIC_WORD" offset="0x1817C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD" width="32" begin="31" end="0" resetval="0x0" description="A value of 0x00000000 (default value after reset) allows MAIN domain resets to also reset the MCU domain.   Any other value allows reset propogation into the MCU domain to be blocked by ISO_CTRL." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ISO_CTRL" acronym="CFG0_ISO_CTRL" offset="0x18180" width="32" description="">
		<bitfield id="ISO_CTRL_MCU_DBG_ISO_EN" width="1" begin="1" end="1" resetval="0x0" description="Isolates the MCU domain from Debug.  RST_MAGIC_WORD must also be non-zero for this bit to take effect. Field values (others are reserved): 1'b0 - DBG_ISO_OFF 1'b1 - DBG_ISO_ON" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_CTRL_MCU_RST_ISO_EN" width="1" begin="0" end="0" resetval="0x0" description="Isolates the MCU domain from Warm Reset initiated by Main.  RST_MAGIC_WORD must also be non-zero for this bit to take effect. Field values (others are reserved): 1'b0 - RST_ISO_OFF 1'b1 - RST_ISO_ON" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_CTRL" acronym="CFG0_VDD_CORE_GLDTC_CTRL" offset="0x18190" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_CTRL_PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.   Field values (others are reserved): 1'b0 - PWRDN 1'b1 - PWRUP" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events. Field values (others are reserved): 1'b0 - RESET 1'b1 - ACTIVE" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth Field values (others are reserved): 3'b000 - BW_150KHz 3'b001 - BW_125KHz 3'b010 - BW_100KHz 3'b011 - BW_80KHz 3'b100 - BW_60KHz 3'b101 - BW_45KHz 3'b110 - BW_30KHz 3'b111 - BW_15KHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage Field values (others are reserved): 6'b000000 - PCT_VDD_93P5 6'b000001 - PCT_VDD_94 6'b000010 - PCT_VDD_94P5 6'b000011 - PCT_VDD_95 6'b000100 - PCT_VDD_95P5 6'b000101 - PCT_VDD_96 6'b000110 - PCT_VDD_96P5 6'b000111 - PCT_VDD_97 6'b001000 - PCT_VDD_97P5 6'b001001 - PCT_VDD_98 6'b001010 - PCT_VDD_98P5 6'b001011 - PCT_VDD_99 6'b001100 - PCT_VDD_99P5 6'b001101 - PCT_VDD_100 6'b001110 - PCT_VDD_100P5 6'b001111 - PCT_VDD_101 6'b010000 - PCT_VDD_101P5 6'b010001 - PCT_VDD_102 6'b010010 - PCT_VDD_102P5 6'b010011 - PCT_VDD_103 6'b010100 - PCT_VDD_103P5 6'b010101 - PCT_VDD_104 6'b010110 - PCT_VDD_104P5 6'b010111 - PCT_VDD_105 6'b011000 - PCT_VDD_105P5 6'b011001 - PCT_VDD_106 6'b011010 - PCT_VDD_106P5 6'b011011 - PCT_VDD_107 6'b011100 - PCT_VDD_107P5 6'b011101 - PCT_VDD_108 6'b011110 - PCT_VDD_108P5 6'b011111 - PCT_VDD_109 6'b100000 - PCT_VDD_109P5 6'b100001 - PCT_VDD_110 6'b100010 - PCT_VDD_111 6'b100011 - PCT_VDD_112 6'b100100 - PCT_VDD_113 6'b100101 - PCT_VDD_114 6'b100110 - PCT_VDD_115 6'b100111 - PCT_VDD_116 6'b101000 - PCT_VDD_117 6'b101001 - PCT_VDD_118 6'b101010 - PCT_VDD_119 6'b101011 - PCT_VDD_120 6'b101100 - PCT_VDD_121 6'b101101 - PCT_VDD_122 6'b101110 - PCT_VDD_123 6'b101111 - PCT_VDD_124 6'b110000 - PCT_VDD_125 6'b110001 - PCT_VDD_126 6'b110010 - PCT_VDD_127 6'b110011 - PCT_VDD_128 6'b110100 - PCT_VDD_129 6'b110101 - PCT_VDD_130 6'b110110 - PCT_VDD_131 6'b110111 - PCT_VDD_132 6'b111000 - PCT_VDD_133 6'b111001 - PCT_VDD_134 6'b111010 - PCT_VDD_135 6'b111011 - PCT_VDD_136 6'b111100 - PCT_VDD_137 6'b111101 - PCT_VDD_138 6'b111110 - PCT_VDD_139 6'b111111 - PCT_VDD_140" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage Field values (others are reserved): 6'b000000 - PCT_VDD_106P5 6'b000001 - PCT_VDD_106 6'b000010 - PCT_VDD_105P5 6'b000011 - PCT_VDD_105 6'b000100 - PCT_VDD_104P5 6'b000101 - PCT_VDD_104 6'b000110 - PCT_VDD_103P5 6'b000111 - PCT_VDD_103 6'b001000 - PCT_VDD_102P5 6'b001001 - PCT_VDD_102 6'b001010 - PCT_VDD_101P5 6'b001011 - PCT_VDD_101 6'b001100 - PCT_VDD_100P5 6'b001101 - PCT_VDD_100 6'b001110 - PCT_VDD_99P5 6'b001111 - PCT_VDD_99 6'b010000 - PCT_VDD_98P5 6'b010001 - PCT_VDD_98 6'b010010 - PCT_VDD_97P5 6'b010011 - PCT_VDD_97 6'b010100 - PCT_VDD_96P5 6'b010101 - PCT_VDD_96 6'b010110 - PCT_VDD_95P5 6'b010111 - PCT_VDD_95 6'b011000 - PCT_VDD_94P5 6'b011001 - PCT_VDD_94 6'b011010 - PCT_VDD_93P5 6'b011011 - PCT_VDD_93 6'b011100 - PCT_VDD_92P5 6'b011101 - PCT_VDD_92 6'b011110 - PCT_VDD_91P5 6'b011111 - PCT_VDD_91 6'b100000 - PCT_VDD_90P5 6'b100001 - PCT_VDD_90 6'b100010 - PCT_VDD_89 6'b100011 - PCT_VDD_88 6'b100100 - PCT_VDD_87 6'b100101 - PCT_VDD_86 6'b100110 - PCT_VDD_85 6'b100111 - PCT_VDD_84 6'b101000 - PCT_VDD_83 6'b101001 - PCT_VDD_82 6'b101010 - PCT_VDD_81 6'b101011 - PCT_VDD_80 6'b101100 - PCT_VDD_79 6'b101101 - PCT_VDD_78 6'b101110 - PCT_VDD_77 6'b101111 - PCT_VDD_76 6'b110000 - PCT_VDD_75 6'b110001 - PCT_VDD_74 6'b110010 - PCT_VDD_73 6'b110011 - PCT_VDD_72 6'b110100 - PCT_VDD_71 6'b110101 - PCT_VDD_70 6'b110110 - PCT_VDD_69 6'b110111 - PCT_VDD_68 6'b111000 - PCT_VDD_67 6'b111001 - PCT_VDD_66 6'b111010 - PCT_VDD_65 6'b111011 - PCT_VDD_64 6'b111100 - PCT_VDD_63 6'b111101 - PCT_VDD_62 6'b111110 - PCT_VDD_61 6'b111111 - PCT_VDD_60" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_STAT" acronym="CFG0_VDD_CORE_GLDTC_STAT" offset="0x181B0" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit. Field values (others are reserved): 1'b0 - HV_UNKNOWN (not detected) 1'b1 - HV_DETECTED" range="8" rwaccess="R"/> 
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit. Field values (others are reserved): 1'b0 - LV_UNKNOWN (not detected) 1'b1 - LV_DETECTED" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PRG_PP_0_CTRL" acronym="CFG0_PRG_PP_0_CTRL" offset="0x18200" width="32" description="">
		<bitfield id="PRG_PP_0_CTRL_DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP1 POKs (microseconds) Field values (others are reserved): 2'b00 - DG_5_US 2'b01 - DG_10_US 2'b10 - DG_15_US 2'b11 - DG_20_US" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Selects source of POK controls Field values (others are reserved): 1'b0 - TIEOFFS 1'b1 - PRG_PP0_CTRL_REG" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_PMIC_IN_UV_EN" width="1" begin="4" end="4" resetval="0x1" description="Activate VDDA_PMIC_IN undervoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_OV_EN" width="1" begin="3" end="3" resetval="0x1" description="Activate VDD_MCU overvoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_UV_EN" width="1" begin="2" end="2" resetval="0x1" description="Activate VDD_MCU undervoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_OV_EN" width="1" begin="1" end="1" resetval="0x1" description="Activate 1.8V VDDA_MCU overvoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_UV_EN" width="1" begin="0" end="0" resetval="0x1" description="Activate 1.8V VDDA_MCU undervoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_1_CTRL" acronym="CFG0_PRG_PP_1_CTRL" offset="0x18208" width="32" description="">
		<bitfield id="PRG_PP_1_CTRL_POK_PP_EN" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong activate. When set, POKs with their ov_sel option set to UV_OR_PINGPONG are automatically cycled between UV and OV detection (ping-pong).   POKs with ov_sel selecting OV are unaffected by this bit. Field values (others are reserved): 1'b0 - UV_FIXED 1'b1 - UV_PINGPONG_OV" range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP1 POKs (microseconds) Field values (others are reserved): 2'b00 - DG_5_US 2'b01 - DG_10_US 2'b10 - DG_15_US 2'b11 - DG_20_US" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Selects source of POK controls Field values (others are reserved): 1'b0 - TIEOFFS 1'b1 - PRG_PP0_CTRL_REG" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_OV_SEL" width="1" begin="14" end="14" resetval="0x0" description="POK_VDDS_DDRIO mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="14" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_OV_SEL" width="1" begin="13" end="13" resetval="0x0" description="POK_VDDSHV_MAIN_3P3 mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="13" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_OV_SEL" width="1" begin="12" end="12" resetval="0x0" description="POK_VDDSHV_MAIN_1P8 mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="12" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_OV_SEL" width="1" begin="11" end="11" resetval="0x0" description="POK_VMON_CAP_MCU_GENERAL mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="11" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_OV_SEL" width="1" begin="8" end="8" resetval="0x0" description="POK_VDDR_CORE mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_EN" width="1" begin="6" end="6" resetval="0x1" description="Activate POK_VDDS_DDRIO (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="6" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_EN" width="1" begin="5" end="5" resetval="0x1" description="Activate POK_VDDSHV_MAIN_3P3 (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="5" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_EN" width="1" begin="4" end="4" resetval="0x1" description="Activate POK_VDDSHV_MAIN_1P8 (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_EN" width="1" begin="3" end="3" resetval="0x1" description="Activate POK_VMON_CAP_MCU_GENERAL (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_EN" width="1" begin="0" end="0" resetval="0x1" description="Activate POK_VDDR_CORE (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL" acronym="CFG0_CLKGATE_CTRL" offset="0x18280" width="32" description="">
		<bitfield id="CLKGATE_CTRL_RAM1_NOGATE" width="1" begin="25" end="25" resetval="0x1" description="MCU SRAM1 auto clockgate on idle deactivate Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="25" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_RAM0_NOGATE" width="1" begin="24" end="24" resetval="0x1" description="MCU SRAM1 auto clockgate on idle deactivate Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MCUSS_NOGATE" width="1" begin="2" end="2" resetval="0x0" description="MCU Subsystem auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="2" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MCU_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x0" description="MCU domain Data CBASS  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="1" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_WKUP_SAFE_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x0" description="WKUP domain CBASS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK0" acronym="CFG0_LOCK6_KICK0" offset="0x19008" width="32" description="">
		<bitfield id="LOCK6_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1" acronym="CFG0_LOCK6_KICK1" offset="0x1900C" width="32" description="">
		<bitfield id="LOCK6_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2_READONLY" acronym="CFG0_CLAIMREG_P6_R2_READONLY" offset="0x19108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3_READONLY" acronym="CFG0_CLAIMREG_P6_R3_READONLY" offset="0x1910C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4_READONLY" acronym="CFG0_CLAIMREG_P6_R4_READONLY" offset="0x19110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5_READONLY" acronym="CFG0_CLAIMREG_P6_R5_READONLY" offset="0x19114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6_READONLY" acronym="CFG0_CLAIMREG_P6_R6_READONLY" offset="0x19118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_POR_CTRL_PROXY" acronym="CFG0_POR_CTRL_PROXY" offset="0x1A000" width="32" description="">
		<bitfield id="POR_CTRL_OVRD_SET5_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Override value when override is active, for RESERVED output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="29" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET4_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Override value when override is active, for POKLVB output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="28" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET3_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Override value when override is active, for POKLVA output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="27" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET2_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Override value when override is active, for POKHV output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="26" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET1_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Override value when override is active, for BGOK output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="25" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD_SET0_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Override value when override is active, for PORHV output. Field values (others are reserved): 1'b0 - OVERRIDE_TO_0 1'b1 - OVERRIDE_TO_1" range="24" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD5_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Activates override of RESERVED output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="21" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD4_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Activates override of POKLVB output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="20" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD3_PROXY" width="1" begin="19" end="19" resetval="0x0" description="Activates override of POKLVA output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="19" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD2_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Activates override of POKHV output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="18" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD1_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Activates override of BGOK output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="17" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_OVRD0_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Activates override of PORHV output Field values (others are reserved): 1'b0 - NORMAL_OPERATION 1'b1 - OVERRIDE_OUTPUT" range="16" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_TRIM_SEL_PROXY" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select - Fixed value or from POR_BANDGAP_CTRL and POR_POKxxx_CTRL registers MMRs Field values (others are reserved): 1'b0 - FIXED_TRIM 1'b1 - MMR_TRIM" range="7" rwaccess="R/W"/> 
		<bitfield id="POR_CTRL_MASK_HHV_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values Field values (others are reserved): 1'b0 - UNMASK 1'b1 - MASK" range="4" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POR_STAT_PROXY" acronym="CFG0_POR_STAT_PROXY" offset="0x1A004" width="32" description="">
		<bitfield id="POR_STAT_BGOK_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Bandgap OK status Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - OK" range="8" rwaccess="R"/> 
		<bitfield id="POR_STAT_SOC_POR_PROXY" width="1" begin="4" end="4" resetval="0x0" description="POR module status Field values (others are reserved): 1'b0 - POR_IS_ACTIVE 1'b1 - POR_IS_RESET" range="4" rwaccess="R"/>
	</register>
	<register id="CFG0_POR_BANDGAP_CTRL_PROXY" acronym="CFG0_POR_BANDGAP_CTRL_PROXY" offset="0x1A100" width="32" description="">
		<bitfield id="POR_BANDGAP_CTRL_BGAPI_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPV_PROXY" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="POR_BANDGAP_CTRL_BGAPC_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_UV_CTRL_PROXY" acronym="CFG0_POK_VDDA_MCU_UV_CTRL_PROXY" offset="0x1A110" width="32" description="">
		<bitfield id="POK_VDDA_MCU_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_MCU_OV_CTRL_PROXY" acronym="CFG0_POK_VDDA_MCU_OV_CTRL_PROXY" offset="0x1A114" width="32" description="">
		<bitfield id="POK_VDDA_MCU_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_MCU_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_UV_CTRL_PROXY" acronym="CFG0_POK_VDD_CORE_UV_CTRL_PROXY" offset="0x1A118" width="32" description="">
		<bitfield id="POK_VDD_CORE_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDD_CORE_OV_CTRL_PROXY" acronym="CFG0_POK_VDD_CORE_OV_CTRL_PROXY" offset="0x1A11C" width="32" description="">
		<bitfield id="POK_VDD_CORE_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDD_CORE_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_UV_CTRL_PROXY" acronym="CFG0_POK_VDDR_CORE_UV_CTRL_PROXY" offset="0x1A120" width="32" description="">
		<bitfield id="POK_VDDR_CORE_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDR_CORE_OV_CTRL_PROXY" acronym="CFG0_POK_VDDR_CORE_OV_CTRL_PROXY" offset="0x1A124" width="32" description="">
		<bitfield id="POK_VDDR_CORE_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDR_CORE_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL_PROXY" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_UV_CTRL_PROXY" offset="0x1A138" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL_PROXY" acronym="CFG0_POK_VMON_CAP_MCU_GENERAL_OV_CTRL_PROXY" offset="0x1A13C" width="32" description="">
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VMON_CAP_MCU_GENERAL_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_1P8_UV_CTRL_PROXY" offset="0x1A140" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_1P8_OV_CTRL_PROXY" offset="0x1A144" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_1P8_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_3P3_UV_CTRL_PROXY" offset="0x1A148" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL_PROXY" acronym="CFG0_POK_VDDSHV_MAIN_3P3_OV_CTRL_PROXY" offset="0x1A14C" width="32" description="">
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDSHV_MAIN_3P3_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_UV_CTRL_PROXY" acronym="CFG0_POK_VDDS_DDRIO_UV_CTRL_PROXY" offset="0x1A150" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_UV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDS_DDRIO_OV_CTRL_PROXY" acronym="CFG0_POK_VDDS_DDRIO_OV_CTRL_PROXY" offset="0x1A154" width="32" description="">
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="7" rwaccess="R/W"/> 
		<bitfield id="POK_VDDS_DDRIO_OV_CTRL_POK_TRIM_PROXY" width="7" begin="6" end="0" resetval="0x0" description="POK Trim Value from Fuse" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_POK_VDDA_PMIC_IN_CTRL_PROXY" acronym="CFG0_POK_VDDA_PMIC_IN_CTRL_PROXY" offset="0x1A160" width="32" description="">
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_HYST_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Activate POK hysteresis Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="31" rwaccess="R/W"/> 
		<bitfield id="POK_VDDA_PMIC_IN_CTRL_OVER_VOLT_DET_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Over / under voltage detection mode Field values (others are reserved): 1'b0 - UNDERVOLTAGE_MODE 1'b1 - OVERVOLTAGE_MODE" range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_CTRL_PROXY" acronym="CFG0_RST_CTRL_PROXY" offset="0x1A170" width="32" description="">
		<bitfield id="RST_CTRL_DM_WDT_RST_EN_Z_PROXY" width="1" begin="22" end="22" resetval="0x1" description="Block Reset from DM WDT propogating to MCU domain Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="22" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MCU_RESET_ISO_DONE_Z_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Block Main Domain Warm Reset MCU domain Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="18" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_MCU_ESM_ERROR_RST_EN_Z_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Block Reset of MCU by ESM Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="17" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SMS_COLD_RESET_EN_Z_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Block Reset of MCU by SMS Field values (others are reserved): 1'b0 - PROPOGATE 1'b1 - BLOCK" range="16" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MCU_WARMRST_PROXY" width="4" begin="11" end="8" resetval="0x15" description="Causes MAIN Domain Warm Reset.   This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_POR_PROXY" width="4" begin="7" end="4" resetval="0x15" description="Causes MAIN Domain Power On Reset.   This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RST_CTRL_SW_MAIN_WARMRST_PROXY" width="4" begin="3" end="0" resetval="0x15" description="Causes MAIN Domain Warm Reset.  This is a fault tolerant bitfield.  Automatically resets to 4'b1111 after write. Field values (others are reserved): 4'b0110 - FORCE_RESET 4'b1111 - INACTIVE" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_RST_STAT_PROXY" acronym="CFG0_RST_STAT_PROXY" offset="0x1A174" width="32" description="">
		<bitfield id="RST_STAT_MAIN_RESETSTATZ_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Status of Main Domain Reset: Field values (others are reserved): 1'b0 - BLOCKED 1'b1 - PROPOGATE" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_RST_SRC_PROXY" acronym="CFG0_RST_SRC_PROXY" offset="0x1A178" width="32" description="">
		<bitfield id="RST_SRC_SAFETY_ERROR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset Caused by MCU ESM Error.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="31" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_MAIN_ESM_ERROR_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset Caused by Main ESM Error.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="30" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MAIN_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Software Main Power On Reset From CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="25" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_POR_FROM_MCU_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Software Main Power On Reset From MCU_CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_DS_MAIN_PORZ_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Reset of Main/Wkup Domains while in Deep Sleep, as a result of an MCU Warm Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="23" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_DM_WDT_RST_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Watchdog Initiated Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="22" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MAIN_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Software Main Warm Reset From CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="21" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MAIN_WARMRST_FROM_MCU_PROXY" width="1" begin="20" end="20" resetval="0x0" description="Software Main Warm Reset From MCU_CTRL_MMR0.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="20" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_SW_MCU_WARMRST_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Software Warm Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_WARM_OUT_RST_PROXY" width="1" begin="13" end="13" resetval="0x0" description="SMS Warm Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_COLD_OUT_RST_PROXY" width="1" begin="12" end="12" resetval="0x0" description="SMS Cold Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_DEBUG_RST_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Debug Subsystem Initiated Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_THERMAL_RST_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Thermal Reset.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_MAIN_RESET_REQ_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Main Reset Pin.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="RST_SRC_MCU_RESET_PIN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Rest Caused by MCU Reset Pin.   Write 1 to Clear. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_RST_MAGIC_WORD_PROXY" acronym="CFG0_RST_MAGIC_WORD_PROXY" offset="0x1A17C" width="32" description="">
		<bitfield id="RST_MAGIC_WORD_MCU_MAGIC_WORD_PROXY" width="32" begin="31" end="0" resetval="0x0" description="A value of 0x00000000 (default value after reset) allows MAIN domain resets to also reset the MCU domain.   Any other value allows reset propogation into the MCU domain to be blocked by ISO_CTRL." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ISO_CTRL_PROXY" acronym="CFG0_ISO_CTRL_PROXY" offset="0x1A180" width="32" description="">
		<bitfield id="ISO_CTRL_MCU_DBG_ISO_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Isolates the MCU domain from Debug.  RST_MAGIC_WORD must also be non-zero for this bit to take effect. Field values (others are reserved): 1'b0 - DBG_ISO_OFF 1'b1 - DBG_ISO_ON" range="1" rwaccess="R/W"/> 
		<bitfield id="ISO_CTRL_MCU_RST_ISO_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Isolates the MCU domain from Warm Reset initiated by Main.  RST_MAGIC_WORD must also be non-zero for this bit to take effect. Field values (others are reserved): 1'b0 - RST_ISO_OFF 1'b1 - RST_ISO_ON" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_CTRL_PROXY" acronym="CFG0_VDD_CORE_GLDTC_CTRL_PROXY" offset="0x1A190" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_CTRL_PWDB_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low.   Field values (others are reserved): 1'b0 - PWRDN 1'b1 - PWRUP" range="31" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_RSTB_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low.  To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted).  Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events. Field values (others are reserved): 1'b0 - RESET 1'b1 - ACTIVE" range="30" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL_PROXY" width="3" begin="18" end="16" resetval="0x0" description="Selects the glitch detect low-pass filter bandwidth Field values (others are reserved): 3'b000 - BW_150KHz 3'b001 - BW_125KHz 3'b010 - BW_100KHz 3'b011 - BW_80KHz 3'b100 - BW_60KHz 3'b101 - BW_45KHz 3'b110 - BW_30KHz 3'b111 - BW_15KHz" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL_PROXY" width="6" begin="13" end="8" resetval="0x0" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage Field values (others are reserved): 6'b000000 - PCT_VDD_93P5 6'b000001 - PCT_VDD_94 6'b000010 - PCT_VDD_94P5 6'b000011 - PCT_VDD_95 6'b000100 - PCT_VDD_95P5 6'b000101 - PCT_VDD_96 6'b000110 - PCT_VDD_96P5 6'b000111 - PCT_VDD_97 6'b001000 - PCT_VDD_97P5 6'b001001 - PCT_VDD_98 6'b001010 - PCT_VDD_98P5 6'b001011 - PCT_VDD_99 6'b001100 - PCT_VDD_99P5 6'b001101 - PCT_VDD_100 6'b001110 - PCT_VDD_100P5 6'b001111 - PCT_VDD_101 6'b010000 - PCT_VDD_101P5 6'b010001 - PCT_VDD_102 6'b010010 - PCT_VDD_102P5 6'b010011 - PCT_VDD_103 6'b010100 - PCT_VDD_103P5 6'b010101 - PCT_VDD_104 6'b010110 - PCT_VDD_104P5 6'b010111 - PCT_VDD_105 6'b011000 - PCT_VDD_105P5 6'b011001 - PCT_VDD_106 6'b011010 - PCT_VDD_106P5 6'b011011 - PCT_VDD_107 6'b011100 - PCT_VDD_107P5 6'b011101 - PCT_VDD_108 6'b011110 - PCT_VDD_108P5 6'b011111 - PCT_VDD_109 6'b100000 - PCT_VDD_109P5 6'b100001 - PCT_VDD_110 6'b100010 - PCT_VDD_111 6'b100011 - PCT_VDD_112 6'b100100 - PCT_VDD_113 6'b100101 - PCT_VDD_114 6'b100110 - PCT_VDD_115 6'b100111 - PCT_VDD_116 6'b101000 - PCT_VDD_117 6'b101001 - PCT_VDD_118 6'b101010 - PCT_VDD_119 6'b101011 - PCT_VDD_120 6'b101100 - PCT_VDD_121 6'b101101 - PCT_VDD_122 6'b101110 - PCT_VDD_123 6'b101111 - PCT_VDD_124 6'b110000 - PCT_VDD_125 6'b110001 - PCT_VDD_126 6'b110010 - PCT_VDD_127 6'b110011 - PCT_VDD_128 6'b110100 - PCT_VDD_129 6'b110101 - PCT_VDD_130 6'b110110 - PCT_VDD_131 6'b110111 - PCT_VDD_132 6'b111000 - PCT_VDD_133 6'b111001 - PCT_VDD_134 6'b111010 - PCT_VDD_135 6'b111011 - PCT_VDD_136 6'b111100 - PCT_VDD_137 6'b111101 - PCT_VDD_138 6'b111110 - PCT_VDD_139 6'b111111 - PCT_VDD_140" range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage Field values (others are reserved): 6'b000000 - PCT_VDD_106P5 6'b000001 - PCT_VDD_106 6'b000010 - PCT_VDD_105P5 6'b000011 - PCT_VDD_105 6'b000100 - PCT_VDD_104P5 6'b000101 - PCT_VDD_104 6'b000110 - PCT_VDD_103P5 6'b000111 - PCT_VDD_103 6'b001000 - PCT_VDD_102P5 6'b001001 - PCT_VDD_102 6'b001010 - PCT_VDD_101P5 6'b001011 - PCT_VDD_101 6'b001100 - PCT_VDD_100P5 6'b001101 - PCT_VDD_100 6'b001110 - PCT_VDD_99P5 6'b001111 - PCT_VDD_99 6'b010000 - PCT_VDD_98P5 6'b010001 - PCT_VDD_98 6'b010010 - PCT_VDD_97P5 6'b010011 - PCT_VDD_97 6'b010100 - PCT_VDD_96P5 6'b010101 - PCT_VDD_96 6'b010110 - PCT_VDD_95P5 6'b010111 - PCT_VDD_95 6'b011000 - PCT_VDD_94P5 6'b011001 - PCT_VDD_94 6'b011010 - PCT_VDD_93P5 6'b011011 - PCT_VDD_93 6'b011100 - PCT_VDD_92P5 6'b011101 - PCT_VDD_92 6'b011110 - PCT_VDD_91P5 6'b011111 - PCT_VDD_91 6'b100000 - PCT_VDD_90P5 6'b100001 - PCT_VDD_90 6'b100010 - PCT_VDD_89 6'b100011 - PCT_VDD_88 6'b100100 - PCT_VDD_87 6'b100101 - PCT_VDD_86 6'b100110 - PCT_VDD_85 6'b100111 - PCT_VDD_84 6'b101000 - PCT_VDD_83 6'b101001 - PCT_VDD_82 6'b101010 - PCT_VDD_81 6'b101011 - PCT_VDD_80 6'b101100 - PCT_VDD_79 6'b101101 - PCT_VDD_78 6'b101110 - PCT_VDD_77 6'b101111 - PCT_VDD_76 6'b110000 - PCT_VDD_75 6'b110001 - PCT_VDD_74 6'b110010 - PCT_VDD_73 6'b110011 - PCT_VDD_72 6'b110100 - PCT_VDD_71 6'b110101 - PCT_VDD_70 6'b110110 - PCT_VDD_69 6'b110111 - PCT_VDD_68 6'b111000 - PCT_VDD_67 6'b111001 - PCT_VDD_66 6'b111010 - PCT_VDD_65 6'b111011 - PCT_VDD_64 6'b111100 - PCT_VDD_63 6'b111101 - PCT_VDD_62 6'b111110 - PCT_VDD_61 6'b111111 - PCT_VDD_60" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VDD_CORE_GLDTC_STAT_PROXY" acronym="CFG0_VDD_CORE_GLDTC_STAT_PROXY" offset="0x1A1B0" width="32" description="">
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_HI_FLAG_PROXY" width="1" begin="8" end="8" resetval="0x0" description="High voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit. Field values (others are reserved): 1'b0 - HV_UNKNOWN (not detected) 1'b1 - HV_DETECTED" range="8" rwaccess="R"/> 
		<bitfield id="VDD_CORE_GLDTC_STAT_THRESH_LOW_FLAG_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Low voltage flag.  This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit. Field values (others are reserved): 1'b0 - LV_UNKNOWN (not detected) 1'b1 - LV_DETECTED" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_PRG_PP_0_CTRL_PROXY" acronym="CFG0_PRG_PP_0_CTRL_PROXY" offset="0x1A200" width="32" description="">
		<bitfield id="PRG_PP_0_CTRL_DEGLITCH_SEL_PROXY" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP1 POKs (microseconds) Field values (others are reserved): 2'b00 - DG_5_US 2'b01 - DG_10_US 2'b10 - DG_15_US 2'b11 - DG_20_US" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_EN_SEL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Selects source of POK controls Field values (others are reserved): 1'b0 - TIEOFFS 1'b1 - PRG_PP0_CTRL_REG" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_PMIC_IN_UV_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Activate VDDA_PMIC_IN undervoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_OV_EN_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Activate VDD_MCU overvoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDD_MCU_UV_EN_PROXY" width="1" begin="2" end="2" resetval="0x1" description="Activate VDD_MCU undervoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="2" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_OV_EN_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Activate 1.8V VDDA_MCU overvoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="1" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_0_CTRL_POK_VDDA_MCU_UV_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Activate 1.8V VDDA_MCU undervoltage POK detection Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PRG_PP_1_CTRL_PROXY" acronym="CFG0_PRG_PP_1_CTRL_PROXY" offset="0x1A208" width="32" description="">
		<bitfield id="PRG_PP_1_CTRL_POK_PP_EN_PROXY" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong activate. When set, POKs with their ov_sel option set to UV_OR_PINGPONG are automatically cycled between UV and OV detection (ping-pong).   POKs with ov_sel selecting OV are unaffected by this bit. Field values (others are reserved): 1'b0 - UV_FIXED 1'b1 - UV_PINGPONG_OV" range="19" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_DEGLITCH_SEL_PROXY" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP1 POKs (microseconds) Field values (others are reserved): 2'b00 - DG_5_US 2'b01 - DG_10_US 2'b10 - DG_15_US 2'b11 - DG_20_US" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_EN_SEL_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Selects source of POK controls Field values (others are reserved): 1'b0 - TIEOFFS 1'b1 - PRG_PP0_CTRL_REG" range="15" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_OV_SEL_PROXY" width="1" begin="14" end="14" resetval="0x0" description="POK_VDDS_DDRIO mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="14" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_OV_SEL_PROXY" width="1" begin="13" end="13" resetval="0x0" description="POK_VDDSHV_MAIN_3P3 mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="13" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_OV_SEL_PROXY" width="1" begin="12" end="12" resetval="0x0" description="POK_VDDSHV_MAIN_1P8 mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="12" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_OV_SEL_PROXY" width="1" begin="11" end="11" resetval="0x0" description="POK_VMON_CAP_MCU_GENERAL mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="11" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_OV_SEL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="POK_VDDR_CORE mode (undervoltage/ping-pong or over-voltage) Field values (others are reserved): 1'b0 - UV_OR_PINGPONG 1'b1 - OV" range="8" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDS_DDRIO_EN_PROXY" width="1" begin="6" end="6" resetval="0x1" description="Activate POK_VDDS_DDRIO (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="6" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_3P3_EN_PROXY" width="1" begin="5" end="5" resetval="0x1" description="Activate POK_VDDSHV_MAIN_3P3 (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="5" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDSHV_MAIN_1P8_EN_PROXY" width="1" begin="4" end="4" resetval="0x1" description="Activate POK_VDDSHV_MAIN_1P8 (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="4" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VMON_CAP_MCU_GENERAL_EN_PROXY" width="1" begin="3" end="3" resetval="0x1" description="Activate POK_VMON_CAP_MCU_GENERAL (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="3" rwaccess="R/W"/> 
		<bitfield id="PRG_PP_1_CTRL_POK_VDDR_CORE_EN_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Activate POK_VDDR_CORE (if pok_en_sel = 1): Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKGATE_CTRL_PROXY" acronym="CFG0_CLKGATE_CTRL_PROXY" offset="0x1A280" width="32" description="">
		<bitfield id="CLKGATE_CTRL_RAM1_NOGATE_PROXY" width="1" begin="25" end="25" resetval="0x1" description="MCU SRAM1 auto clockgate on idle deactivate Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="25" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_RAM0_NOGATE_PROXY" width="1" begin="24" end="24" resetval="0x1" description="MCU SRAM1 auto clockgate on idle deactivate Field values (others are reserved): 1'b0 - INACTIVE 1'b1 - ACTIVE" range="24" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MCUSS_NOGATE_PROXY" width="1" begin="2" end="2" resetval="0x0" description="MCU Subsystem auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="2" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_MCU_CBA_NOGATE_PROXY" width="1" begin="1" end="1" resetval="0x0" description="MCU domain Data CBASS  auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="1" rwaccess="R/W"/> 
		<bitfield id="CLKGATE_CTRL_WKUP_SAFE_CBA_NOGATE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="WKUP domain CBASS auto clock gate on idle deactivate.   Field values (others are reserved): 1'b0 - ACTIVE 1'b1 - INACTIVE" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK0_PROXY" acronym="CFG0_LOCK6_KICK0_PROXY" offset="0x1B008" width="32" description="">
		<bitfield id="LOCK6_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK6_KICK1_PROXY" acronym="CFG0_LOCK6_KICK1_PROXY" offset="0x1B00C" width="32" description="">
		<bitfield id="LOCK6_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R2" acronym="CFG0_CLAIMREG_P6_R2" offset="0x1B108" width="32" description="">
		<bitfield id="CLAIMREG_P6_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R3" acronym="CFG0_CLAIMREG_P6_R3" offset="0x1B10C" width="32" description="">
		<bitfield id="CLAIMREG_P6_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R4" acronym="CFG0_CLAIMREG_P6_R4" offset="0x1B110" width="32" description="">
		<bitfield id="CLAIMREG_P6_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R5" acronym="CFG0_CLAIMREG_P6_R5" offset="0x1B114" width="32" description="">
		<bitfield id="CLAIMREG_P6_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R6" acronym="CFG0_CLAIMREG_P6_R6" offset="0x1B118" width="32" description="">
		<bitfield id="CLAIMREG_P6_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>