# VHDL
Final PECL of "Modelado y Sintesis de Sistemas Electronicos Digitales" for course 2016/17
Folder in Google Drive:
https://drive.google.com/drive/folders/0B-zgqsX3xIp_eXg2OC1aSXVMeUU?usp=sharing

## Part 1 "Diseño del controlador del puerto paralelo (EPP)"
Memory of part 1 (in spanish): [Memoria PARTE 1](APARTADO1/Readme.md)
Delivery on March 13.
DONE.

## Part 2 "Diseño del controlador del códec"
Memory of part 2 (in spanish): [Memoria PARTE 2](APARTADO2/Readme.md)
Delivery on April 3.

## Part 3 "Modelado del decodificador del puerto EPP"
Memory of part 3 (in spanish): [Memoria PARTE 3](APARTADO3/Readme.md)
Delivery on April 24.

## Part 4 "Implementación del diseño completo"
Memory of part 4 (in spanish): [Memoria PARTE 4](APARTADO4/Readme.md)
Delivery on May 8.
