#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000020516598350 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0000020516608a20_0 .var "clk", 0 0;
v0000020516608980_0 .net "dataadr", 31 0, v00000205165e8da0_0;  1 drivers
v0000020516608ac0_0 .net "memwrite", 0 0, v00000205165e8e40_0;  1 drivers
v0000020516608700_0 .var "reset", 0 0;
v0000020516608200_0 .net "writedata", 31 0, L_0000020516607a80;  1 drivers
S_000002051659c410 .scope module, "dut" "Top" 2 9, 3 5 0, S_0000020516598350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v00000205166039c0_0 .net "clk", 0 0, v0000020516608a20_0;  1 drivers
v0000020516603a60_0 .net "dataadr", 31 0, v00000205165e8da0_0;  alias, 1 drivers
v0000020516603c40_0 .net "instr", 31 0, L_0000020516664240;  1 drivers
v0000020516603ce0_0 .net "memwrite", 0 0, v00000205165e8e40_0;  alias, 1 drivers
v0000020516603d80_0 .net "pc", 31 0, v00000205165eadb0_0;  1 drivers
v0000020516603e20_0 .net "readdata", 31 0, v000002051658d7d0_0;  1 drivers
v0000020516608e80_0 .net "reset", 0 0, v0000020516608700_0;  1 drivers
v0000020516608ca0_0 .net "writedata", 31 0, L_0000020516607a80;  alias, 1 drivers
L_0000020516664740 .part v00000205165eadb0_0, 2, 6;
S_000002051659c5a0 .scope module, "dmem" "DataMemory" 3 21, 4 20 0, S_000002051659c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "wd";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 32 "rd";
v000002051658e590 .array "RAM", 0 84, 31 0;
v000002051658ea90_0 .net "a", 31 0, v00000205165e8da0_0;  alias, 1 drivers
v000002051658e630_0 .net "clk", 0 0, v0000020516608a20_0;  alias, 1 drivers
v000002051658e6d0_0 .var/i "fd", 31 0;
v000002051658d7d0_0 .var "rd", 31 0;
v000002051658d9b0_0 .net "wd", 31 0, L_0000020516607a80;  alias, 1 drivers
v000002051658d910_0 .net "we", 0 0, v00000205165e8e40_0;  alias, 1 drivers
E_000002051657d400 .event posedge, v000002051658e630_0;
v000002051658e590_0 .array/port v000002051658e590, 0;
v000002051658e590_1 .array/port v000002051658e590, 1;
v000002051658e590_2 .array/port v000002051658e590, 2;
E_000002051657d700/0 .event anyedge, v000002051658ea90_0, v000002051658e590_0, v000002051658e590_1, v000002051658e590_2;
v000002051658e590_3 .array/port v000002051658e590, 3;
v000002051658e590_4 .array/port v000002051658e590, 4;
v000002051658e590_5 .array/port v000002051658e590, 5;
v000002051658e590_6 .array/port v000002051658e590, 6;
E_000002051657d700/1 .event anyedge, v000002051658e590_3, v000002051658e590_4, v000002051658e590_5, v000002051658e590_6;
v000002051658e590_7 .array/port v000002051658e590, 7;
v000002051658e590_8 .array/port v000002051658e590, 8;
v000002051658e590_9 .array/port v000002051658e590, 9;
v000002051658e590_10 .array/port v000002051658e590, 10;
E_000002051657d700/2 .event anyedge, v000002051658e590_7, v000002051658e590_8, v000002051658e590_9, v000002051658e590_10;
v000002051658e590_11 .array/port v000002051658e590, 11;
v000002051658e590_12 .array/port v000002051658e590, 12;
v000002051658e590_13 .array/port v000002051658e590, 13;
v000002051658e590_14 .array/port v000002051658e590, 14;
E_000002051657d700/3 .event anyedge, v000002051658e590_11, v000002051658e590_12, v000002051658e590_13, v000002051658e590_14;
v000002051658e590_15 .array/port v000002051658e590, 15;
v000002051658e590_16 .array/port v000002051658e590, 16;
v000002051658e590_17 .array/port v000002051658e590, 17;
v000002051658e590_18 .array/port v000002051658e590, 18;
E_000002051657d700/4 .event anyedge, v000002051658e590_15, v000002051658e590_16, v000002051658e590_17, v000002051658e590_18;
v000002051658e590_19 .array/port v000002051658e590, 19;
v000002051658e590_20 .array/port v000002051658e590, 20;
v000002051658e590_21 .array/port v000002051658e590, 21;
v000002051658e590_22 .array/port v000002051658e590, 22;
E_000002051657d700/5 .event anyedge, v000002051658e590_19, v000002051658e590_20, v000002051658e590_21, v000002051658e590_22;
v000002051658e590_23 .array/port v000002051658e590, 23;
v000002051658e590_24 .array/port v000002051658e590, 24;
v000002051658e590_25 .array/port v000002051658e590, 25;
v000002051658e590_26 .array/port v000002051658e590, 26;
E_000002051657d700/6 .event anyedge, v000002051658e590_23, v000002051658e590_24, v000002051658e590_25, v000002051658e590_26;
v000002051658e590_27 .array/port v000002051658e590, 27;
v000002051658e590_28 .array/port v000002051658e590, 28;
v000002051658e590_29 .array/port v000002051658e590, 29;
v000002051658e590_30 .array/port v000002051658e590, 30;
E_000002051657d700/7 .event anyedge, v000002051658e590_27, v000002051658e590_28, v000002051658e590_29, v000002051658e590_30;
v000002051658e590_31 .array/port v000002051658e590, 31;
v000002051658e590_32 .array/port v000002051658e590, 32;
v000002051658e590_33 .array/port v000002051658e590, 33;
v000002051658e590_34 .array/port v000002051658e590, 34;
E_000002051657d700/8 .event anyedge, v000002051658e590_31, v000002051658e590_32, v000002051658e590_33, v000002051658e590_34;
v000002051658e590_35 .array/port v000002051658e590, 35;
v000002051658e590_36 .array/port v000002051658e590, 36;
v000002051658e590_37 .array/port v000002051658e590, 37;
v000002051658e590_38 .array/port v000002051658e590, 38;
E_000002051657d700/9 .event anyedge, v000002051658e590_35, v000002051658e590_36, v000002051658e590_37, v000002051658e590_38;
v000002051658e590_39 .array/port v000002051658e590, 39;
v000002051658e590_40 .array/port v000002051658e590, 40;
v000002051658e590_41 .array/port v000002051658e590, 41;
v000002051658e590_42 .array/port v000002051658e590, 42;
E_000002051657d700/10 .event anyedge, v000002051658e590_39, v000002051658e590_40, v000002051658e590_41, v000002051658e590_42;
v000002051658e590_43 .array/port v000002051658e590, 43;
v000002051658e590_44 .array/port v000002051658e590, 44;
v000002051658e590_45 .array/port v000002051658e590, 45;
v000002051658e590_46 .array/port v000002051658e590, 46;
E_000002051657d700/11 .event anyedge, v000002051658e590_43, v000002051658e590_44, v000002051658e590_45, v000002051658e590_46;
v000002051658e590_47 .array/port v000002051658e590, 47;
v000002051658e590_48 .array/port v000002051658e590, 48;
v000002051658e590_49 .array/port v000002051658e590, 49;
v000002051658e590_50 .array/port v000002051658e590, 50;
E_000002051657d700/12 .event anyedge, v000002051658e590_47, v000002051658e590_48, v000002051658e590_49, v000002051658e590_50;
v000002051658e590_51 .array/port v000002051658e590, 51;
v000002051658e590_52 .array/port v000002051658e590, 52;
v000002051658e590_53 .array/port v000002051658e590, 53;
v000002051658e590_54 .array/port v000002051658e590, 54;
E_000002051657d700/13 .event anyedge, v000002051658e590_51, v000002051658e590_52, v000002051658e590_53, v000002051658e590_54;
v000002051658e590_55 .array/port v000002051658e590, 55;
v000002051658e590_56 .array/port v000002051658e590, 56;
v000002051658e590_57 .array/port v000002051658e590, 57;
v000002051658e590_58 .array/port v000002051658e590, 58;
E_000002051657d700/14 .event anyedge, v000002051658e590_55, v000002051658e590_56, v000002051658e590_57, v000002051658e590_58;
v000002051658e590_59 .array/port v000002051658e590, 59;
v000002051658e590_60 .array/port v000002051658e590, 60;
v000002051658e590_61 .array/port v000002051658e590, 61;
v000002051658e590_62 .array/port v000002051658e590, 62;
E_000002051657d700/15 .event anyedge, v000002051658e590_59, v000002051658e590_60, v000002051658e590_61, v000002051658e590_62;
v000002051658e590_63 .array/port v000002051658e590, 63;
v000002051658e590_64 .array/port v000002051658e590, 64;
v000002051658e590_65 .array/port v000002051658e590, 65;
v000002051658e590_66 .array/port v000002051658e590, 66;
E_000002051657d700/16 .event anyedge, v000002051658e590_63, v000002051658e590_64, v000002051658e590_65, v000002051658e590_66;
v000002051658e590_67 .array/port v000002051658e590, 67;
v000002051658e590_68 .array/port v000002051658e590, 68;
v000002051658e590_69 .array/port v000002051658e590, 69;
v000002051658e590_70 .array/port v000002051658e590, 70;
E_000002051657d700/17 .event anyedge, v000002051658e590_67, v000002051658e590_68, v000002051658e590_69, v000002051658e590_70;
v000002051658e590_71 .array/port v000002051658e590, 71;
v000002051658e590_72 .array/port v000002051658e590, 72;
v000002051658e590_73 .array/port v000002051658e590, 73;
v000002051658e590_74 .array/port v000002051658e590, 74;
E_000002051657d700/18 .event anyedge, v000002051658e590_71, v000002051658e590_72, v000002051658e590_73, v000002051658e590_74;
v000002051658e590_75 .array/port v000002051658e590, 75;
v000002051658e590_76 .array/port v000002051658e590, 76;
v000002051658e590_77 .array/port v000002051658e590, 77;
v000002051658e590_78 .array/port v000002051658e590, 78;
E_000002051657d700/19 .event anyedge, v000002051658e590_75, v000002051658e590_76, v000002051658e590_77, v000002051658e590_78;
v000002051658e590_79 .array/port v000002051658e590, 79;
v000002051658e590_80 .array/port v000002051658e590, 80;
v000002051658e590_81 .array/port v000002051658e590, 81;
v000002051658e590_82 .array/port v000002051658e590, 82;
E_000002051657d700/20 .event anyedge, v000002051658e590_79, v000002051658e590_80, v000002051658e590_81, v000002051658e590_82;
v000002051658e590_83 .array/port v000002051658e590, 83;
v000002051658e590_84 .array/port v000002051658e590, 84;
E_000002051657d700/21 .event anyedge, v000002051658e590_83, v000002051658e590_84;
E_000002051657d700 .event/or E_000002051657d700/0, E_000002051657d700/1, E_000002051657d700/2, E_000002051657d700/3, E_000002051657d700/4, E_000002051657d700/5, E_000002051657d700/6, E_000002051657d700/7, E_000002051657d700/8, E_000002051657d700/9, E_000002051657d700/10, E_000002051657d700/11, E_000002051657d700/12, E_000002051657d700/13, E_000002051657d700/14, E_000002051657d700/15, E_000002051657d700/16, E_000002051657d700/17, E_000002051657d700/18, E_000002051657d700/19, E_000002051657d700/20, E_000002051657d700/21;
S_00000205165733c0 .scope module, "imem" "InstructionMemory" 3 20, 5 1 0, S_000002051659c410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /OUTPUT 32 "RD";
v000002051658e8b0_0 .net "A", 5 0, L_0000020516664740;  1 drivers
v000002051658da50 .array "RAM", 0 17, 31 0;
v000002051658eb30_0 .net "RD", 31 0, L_0000020516664240;  alias, 1 drivers
v000002051658f2b0_0 .net *"_ivl_0", 31 0, L_0000020516609740;  1 drivers
L_0000020516609ca0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002051658f350_0 .net/2u *"_ivl_10", 31 0, L_0000020516609ca0;  1 drivers
v000002051658daf0_0 .net *"_ivl_12", 31 0, L_0000020516608480;  1 drivers
v000002051658dc30_0 .net *"_ivl_14", 31 0, L_0000020516609600;  1 drivers
v000002051658db90_0 .net *"_ivl_16", 31 0, L_0000020516607940;  1 drivers
v000002051658ebd0_0 .net *"_ivl_18", 31 0, L_0000020516607c60;  1 drivers
v000002051658ec70_0 .net *"_ivl_2", 31 0, L_0000020516607b20;  1 drivers
L_0000020516609ce8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002051658ee50_0 .net *"_ivl_21", 25 0, L_0000020516609ce8;  1 drivers
L_0000020516609d30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002051658ed10_0 .net/2u *"_ivl_22", 31 0, L_0000020516609d30;  1 drivers
v000002051658dcd0_0 .net *"_ivl_24", 31 0, L_0000020516607d00;  1 drivers
v000002051658eef0_0 .net *"_ivl_26", 31 0, L_0000020516608660;  1 drivers
v000002051658f0d0_0 .net *"_ivl_28", 31 0, L_0000020516607da0;  1 drivers
v000002051658f3f0_0 .net *"_ivl_30", 31 0, L_0000020516608160;  1 drivers
L_0000020516609d78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002051658dd70_0 .net *"_ivl_33", 25 0, L_0000020516609d78;  1 drivers
L_0000020516609dc0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020516584e10_0 .net/2u *"_ivl_34", 31 0, L_0000020516609dc0;  1 drivers
v00000205165e8f80_0 .net *"_ivl_36", 31 0, L_0000020516608340;  1 drivers
v00000205165e8a80_0 .net *"_ivl_38", 31 0, L_00000205166638e0;  1 drivers
v00000205165e9a20_0 .net *"_ivl_4", 31 0, L_0000020516607f80;  1 drivers
v00000205165e8620_0 .net *"_ivl_40", 127 0, L_00000205166646a0;  1 drivers
v00000205165e8d00_0 .net *"_ivl_6", 31 0, L_0000020516609420;  1 drivers
L_0000020516609c58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165e84e0_0 .net *"_ivl_9", 25 0, L_0000020516609c58;  1 drivers
L_0000020516609740 .array/port v000002051658da50, L_0000020516664740;
L_0000020516607b20 .concat [ 32 0 0 0], L_0000020516609740;
L_0000020516607f80 .array/port v000002051658da50, L_0000020516608480;
L_0000020516609420 .concat [ 6 26 0 0], L_0000020516664740, L_0000020516609c58;
L_0000020516608480 .arith/sum 32, L_0000020516609420, L_0000020516609ca0;
L_0000020516609600 .concat [ 32 0 0 0], L_0000020516607f80;
L_0000020516607940 .array/port v000002051658da50, L_0000020516607d00;
L_0000020516607c60 .concat [ 6 26 0 0], L_0000020516664740, L_0000020516609ce8;
L_0000020516607d00 .arith/sum 32, L_0000020516607c60, L_0000020516609d30;
L_0000020516608660 .concat [ 32 0 0 0], L_0000020516607940;
L_0000020516607da0 .array/port v000002051658da50, L_0000020516608340;
L_0000020516608160 .concat [ 6 26 0 0], L_0000020516664740, L_0000020516609d78;
L_0000020516608340 .arith/sum 32, L_0000020516608160, L_0000020516609dc0;
L_00000205166638e0 .concat [ 32 0 0 0], L_0000020516607da0;
L_00000205166646a0 .concat [ 32 32 32 32], L_00000205166638e0, L_0000020516608660, L_0000020516609600, L_0000020516607b20;
L_0000020516664240 .part L_00000205166646a0, 0, 32;
S_000002051656fb10 .scope module, "mips" "Mips" 3 10, 6 4 0, S_000002051659c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v00000205166040a0_0 .net "alucontrol", 2 0, v00000205165e9fc0_0;  1 drivers
v0000020516604640_0 .net "aluout", 31 0, v00000205165e8da0_0;  alias, 1 drivers
v0000020516603920_0 .net "alusrc", 0 0, v00000205165e8120_0;  1 drivers
v0000020516604000_0 .net "clk", 0 0, v0000020516608a20_0;  alias, 1 drivers
v0000020516604460_0 .net "instr", 31 0, L_0000020516664240;  alias, 1 drivers
v0000020516604500_0 .net "jump", 0 0, v00000205165e90c0_0;  1 drivers
v0000020516604a00_0 .net "memtoreg", 0 0, v00000205165e86c0_0;  1 drivers
v0000020516603ec0_0 .net "memwrite", 0 0, v00000205165e8e40_0;  alias, 1 drivers
v0000020516604280_0 .net "pc", 31 0, v00000205165eadb0_0;  alias, 1 drivers
v0000020516604aa0_0 .net "pcsrc", 0 0, L_0000020516596180;  1 drivers
v0000020516605540_0 .net "readdata", 31 0, v000002051658d7d0_0;  alias, 1 drivers
v00000205166055e0_0 .net "regdst", 0 0, v00000205165e9020_0;  1 drivers
v0000020516604b40_0 .net "regwrite", 0 0, v00000205165e83a0_0;  1 drivers
v0000020516604140_0 .net "reset", 0 0, v0000020516608700_0;  alias, 1 drivers
v0000020516604c80_0 .net "writedata", 31 0, L_0000020516607a80;  alias, 1 drivers
v0000020516605680_0 .net "zero", 0 0, L_0000020516609100;  1 drivers
L_00000205166094c0 .part L_0000020516664240, 26, 6;
L_00000205166096a0 .part L_0000020516664240, 0, 6;
S_00000205165506c0 .scope module, "controller" "Controller" 6 18, 7 4 0, S_000002051656fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0000020516596180 .functor AND 1, v00000205165e95c0_0, L_0000020516609100, C4<1>, C4<1>;
v00000205165e9b60_0 .net "alucontrol", 2 0, v00000205165e9fc0_0;  alias, 1 drivers
v00000205165e9660_0 .net "aluop", 1 0, v00000205165e9f20_0;  1 drivers
v00000205165e89e0_0 .net "alusrc", 0 0, v00000205165e8120_0;  alias, 1 drivers
v00000205165e8760_0 .net "branch", 0 0, v00000205165e95c0_0;  1 drivers
v00000205165e9160_0 .net "funct", 5 0, L_00000205166096a0;  1 drivers
v00000205165e8ee0_0 .net "jump", 0 0, v00000205165e90c0_0;  alias, 1 drivers
v00000205165e9ac0_0 .net "memtoreg", 0 0, v00000205165e86c0_0;  alias, 1 drivers
v00000205165e97a0_0 .net "memwrite", 0 0, v00000205165e8e40_0;  alias, 1 drivers
v00000205165e9200_0 .net "op", 5 0, L_00000205166094c0;  1 drivers
v00000205165e9980_0 .net "pcsrc", 0 0, L_0000020516596180;  alias, 1 drivers
v00000205165e8c60_0 .net "regdst", 0 0, v00000205165e9020_0;  alias, 1 drivers
v00000205165e8800_0 .net "regwrite", 0 0, v00000205165e83a0_0;  alias, 1 drivers
v00000205165e81c0_0 .net "zero", 0 0, L_0000020516609100;  alias, 1 drivers
S_0000020516550850 .scope module, "ad" "AluDecoder" 7 23, 8 1 0, S_00000205165506c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v00000205165e9fc0_0 .var "alucontrol", 2 0;
v00000205165e8bc0_0 .net "aluop", 1 0, v00000205165e9f20_0;  alias, 1 drivers
v00000205165e8b20_0 .net "funct", 5 0, L_00000205166096a0;  alias, 1 drivers
E_000002051657dbc0 .event anyedge, v00000205165e8bc0_0, v00000205165e8b20_0;
S_000002051654b420 .scope module, "md" "MainDecoder" 7 21, 9 1 0, S_00000205165506c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v00000205165e9f20_0 .var "aluop", 1 0;
v00000205165e8120_0 .var "alusrc", 0 0;
v00000205165e95c0_0 .var "branch", 0 0;
v00000205165e90c0_0 .var "jump", 0 0;
v00000205165e86c0_0 .var "memtoreg", 0 0;
v00000205165e8e40_0 .var "memwrite", 0 0;
v00000205165e8940_0 .net "op", 5 0, L_00000205166094c0;  alias, 1 drivers
v00000205165e9020_0 .var "regdst", 0 0;
v00000205165e83a0_0 .var "regwrite", 0 0;
E_000002051657de40 .event anyedge, v00000205165e8940_0;
S_000002051654b5b0 .scope module, "datapath" "DataPath" 6 21, 10 8 0, S_000002051656fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v00000205166046e0_0 .net *"_ivl_3", 3 0, L_0000020516607e40;  1 drivers
v0000020516604be0_0 .net *"_ivl_5", 25 0, L_00000205166080c0;  1 drivers
L_00000205166098f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020516603880_0 .net/2u *"_ivl_6", 1 0, L_00000205166098f8;  1 drivers
v00000205166041e0_0 .net "alucontrol", 2 0, v00000205165e9fc0_0;  alias, 1 drivers
v0000020516605220_0 .net "aluout", 31 0, v00000205165e8da0_0;  alias, 1 drivers
v0000020516604d20_0 .net "alusrc", 0 0, v00000205165e8120_0;  alias, 1 drivers
v0000020516604320_0 .net "clk", 0 0, v0000020516608a20_0;  alias, 1 drivers
v0000020516604960_0 .net "instr", 31 0, L_0000020516664240;  alias, 1 drivers
v0000020516603ba0_0 .net "jump", 0 0, v00000205165e90c0_0;  alias, 1 drivers
v0000020516605040_0 .net "memtoreg", 0 0, v00000205165e86c0_0;  alias, 1 drivers
v00000205166045a0_0 .net "pc", 31 0, v00000205165eadb0_0;  alias, 1 drivers
v00000205166052c0_0 .net "pcbranch", 31 0, L_0000020516608020;  1 drivers
v0000020516604780_0 .net "pcnext", 31 0, L_0000020516609380;  1 drivers
v0000020516604820_0 .net "pcnextbr", 31 0, L_00000205166082a0;  1 drivers
v0000020516605720_0 .net "pcplus4", 31 0, L_0000020516608d40;  1 drivers
v00000205166048c0_0 .net "pcsrc", 0 0, L_0000020516596180;  alias, 1 drivers
v0000020516603b00_0 .net "readdata", 31 0, v000002051658d7d0_0;  alias, 1 drivers
v0000020516605360_0 .net "regdst", 0 0, v00000205165e9020_0;  alias, 1 drivers
v0000020516603f60_0 .net "regwrite", 0 0, v00000205165e83a0_0;  alias, 1 drivers
v0000020516604f00_0 .net "reset", 0 0, v0000020516608700_0;  alias, 1 drivers
v0000020516604e60_0 .net "result", 31 0, L_0000020516609240;  1 drivers
o00000205165a2fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020516605400_0 .net "signimm", 31 0, o00000205165a2fe8;  0 drivers
v0000020516605180_0 .net "signimmsh", 31 0, L_00000205166092e0;  1 drivers
v00000205166043c0_0 .net "srca", 31 0, L_0000020516608fc0;  1 drivers
v00000205166054a0_0 .net "srcb", 31 0, L_0000020516608de0;  1 drivers
v0000020516604dc0_0 .net "writedata", 31 0, L_0000020516607a80;  alias, 1 drivers
v0000020516604fa0_0 .net "writereg", 4 0, L_0000020516608840;  1 drivers
v00000205166050e0_0 .net "zero", 0 0, L_0000020516609100;  alias, 1 drivers
L_0000020516607e40 .part L_0000020516608d40, 28, 4;
L_00000205166080c0 .part L_0000020516664240, 0, 26;
L_00000205166088e0 .concat [ 2 26 4 0], L_00000205166098f8, L_00000205166080c0, L_0000020516607e40;
L_0000020516608f20 .part L_0000020516664240, 21, 5;
L_00000205166087a0 .part L_0000020516664240, 16, 5;
L_00000205166078a0 .part L_0000020516664240, 16, 5;
L_00000205166085c0 .part L_0000020516664240, 11, 5;
S_000002051655fe70 .scope module, "Alu" "Alu" 10 42, 11 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "inputULA";
    .port_info 1 /INPUT 32 "srca";
    .port_info 2 /INPUT 32 "srcb";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "outputULA";
L_0000020516609b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165e92a0_0 .net/2u *"_ivl_0", 31 0, L_0000020516609b80;  1 drivers
v00000205165e8260_0 .net *"_ivl_2", 0 0, L_0000020516608c00;  1 drivers
L_0000020516609bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000205165e9700_0 .net/2u *"_ivl_4", 0 0, L_0000020516609bc8;  1 drivers
L_0000020516609c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000205165e9d40_0 .net/2u *"_ivl_6", 0 0, L_0000020516609c10;  1 drivers
v00000205165e9340_0 .net "inputULA", 2 0, v00000205165e9fc0_0;  alias, 1 drivers
v00000205165e8da0_0 .var "outputULA", 31 0;
v00000205165e88a0_0 .net "srca", 31 0, L_0000020516608fc0;  alias, 1 drivers
v00000205165e9de0_0 .net "srcb", 31 0, L_0000020516608de0;  alias, 1 drivers
v00000205165e9c00_0 .net "zero", 0 0, L_0000020516609100;  alias, 1 drivers
E_000002051657d440 .event anyedge, v00000205165e9fc0_0, v00000205165e88a0_0, v00000205165e9de0_0;
L_0000020516608c00 .cmp/ne 32, v00000205165e8da0_0, L_0000020516609b80;
L_0000020516609100 .functor MUXZ 1, L_0000020516609c10, L_0000020516609bc8, L_0000020516608c00, C4<>;
S_0000020516560000 .scope module, "immsh" "Sl2" 10 30, 12 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000205165e93e0_0 .net *"_ivl_1", 29 0, L_0000020516608b60;  1 drivers
L_00000205166098b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000205165e9480_0 .net/2u *"_ivl_2", 1 0, L_00000205166098b0;  1 drivers
v00000205165e9520_0 .net "a", 31 0, o00000205165a2fe8;  alias, 0 drivers
v00000205165e9ca0_0 .net "y", 31 0, L_00000205166092e0;  alias, 1 drivers
L_0000020516608b60 .part o00000205165a2fe8, 0, 30;
L_00000205166092e0 .concat [ 2 30 0 0], L_00000205166098b0, L_0000020516608b60;
S_0000020516568ed0 .scope module, "pcadd1" "Adder" 10 29, 13 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000205165e9840_0 .net "a", 31 0, v00000205165eadb0_0;  alias, 1 drivers
L_0000020516609868 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000205165e98e0_0 .net "b", 31 0, L_0000020516609868;  1 drivers
v00000205165e8300_0 .net "y", 31 0, L_0000020516608d40;  alias, 1 drivers
L_0000020516608d40 .arith/sum 32, v00000205165eadb0_0, L_0000020516609868;
S_0000020516569060 .scope module, "pcadd2" "Adder" 10 31, 13 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000205165e9e80_0 .net "a", 31 0, L_0000020516608d40;  alias, 1 drivers
v00000205165e8440_0 .net "b", 31 0, L_00000205166092e0;  alias, 1 drivers
v00000205165eb850_0 .net "y", 31 0, L_0000020516608020;  alias, 1 drivers
L_0000020516608020 .arith/sum 32, L_0000020516608d40, L_00000205166092e0;
S_0000020516548150 .scope module, "pcbrmux" "Mux2_1" 10 32, 14 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002051657df80 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000205165eaf90_0 .net "d0", 31 0, L_0000020516608d40;  alias, 1 drivers
v00000205165ea130_0 .net "d1", 31 0, L_0000020516608020;  alias, 1 drivers
v00000205165eb7b0_0 .net "s", 0 0, L_0000020516596180;  alias, 1 drivers
v00000205165eb8f0_0 .net "y", 31 0, L_00000205166082a0;  alias, 1 drivers
L_00000205166082a0 .functor MUXZ 32, L_0000020516608d40, L_0000020516608020, L_0000020516596180, C4<>;
S_00000205165482e0 .scope module, "pcmux" "Mux2_1" 10 33, 14 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002051657d6c0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000205165eb670_0 .net "d0", 31 0, L_00000205166082a0;  alias, 1 drivers
v00000205165eb990_0 .net "d1", 31 0, L_00000205166088e0;  1 drivers
v00000205165ea1d0_0 .net "s", 0 0, v00000205165e90c0_0;  alias, 1 drivers
v00000205165ea310_0 .net "y", 31 0, L_0000020516609380;  alias, 1 drivers
L_0000020516609380 .functor MUXZ 32, L_00000205166082a0, L_00000205166088e0, v00000205165e90c0_0, C4<>;
S_0000020516556940 .scope module, "pcreg" "Flopr" 10 28, 15 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002051657d480 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v00000205165ea270_0 .net "clk", 0 0, v0000020516608a20_0;  alias, 1 drivers
v00000205165ea6d0_0 .net "d", 31 0, L_0000020516609380;  alias, 1 drivers
v00000205165eadb0_0 .var "q", 31 0;
v00000205165ebd50_0 .net "rst", 0 0, v0000020516608700_0;  alias, 1 drivers
E_000002051657d4c0 .event posedge, v00000205165ebd50_0, v000002051658e630_0;
S_00000205166034f0 .scope module, "resmux" "Mux2_1" 10 38, 14 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002051657dac0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000205165eb3f0_0 .net "d0", 31 0, v00000205165e8da0_0;  alias, 1 drivers
v00000205165ebc10_0 .net "d1", 31 0, v000002051658d7d0_0;  alias, 1 drivers
v00000205165eabd0_0 .net "s", 0 0, v00000205165e86c0_0;  alias, 1 drivers
v00000205165ebcb0_0 .net "y", 31 0, L_0000020516609240;  alias, 1 drivers
L_0000020516609240 .functor MUXZ 32, v00000205165e8da0_0, v000002051658d7d0_0, v00000205165e86c0_0, C4<>;
S_0000020516603680 .scope module, "rf" "RegisterFile" 10 36, 16 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000205165ead10_0 .net *"_ivl_0", 31 0, L_0000020516608520;  1 drivers
v00000205165eb710_0 .net *"_ivl_10", 31 0, L_00000205166079e0;  1 drivers
v00000205165eac70_0 .net *"_ivl_12", 6 0, L_0000020516607ee0;  1 drivers
L_0000020516609a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000205165ebf30_0 .net *"_ivl_15", 1 0, L_0000020516609a18;  1 drivers
v00000205165eae50_0 .net *"_ivl_18", 31 0, L_0000020516609060;  1 drivers
L_0000020516609a60 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165ea3b0_0 .net *"_ivl_21", 26 0, L_0000020516609a60;  1 drivers
L_0000020516609aa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165ebad0_0 .net/2u *"_ivl_22", 31 0, L_0000020516609aa8;  1 drivers
v00000205165eaef0_0 .net *"_ivl_24", 0 0, L_00000205166083e0;  1 drivers
L_0000020516609af0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165eb030_0 .net/2u *"_ivl_26", 31 0, L_0000020516609af0;  1 drivers
v00000205165ebb70_0 .net *"_ivl_28", 31 0, L_0000020516607bc0;  1 drivers
L_0000020516609940 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165ea450_0 .net *"_ivl_3", 26 0, L_0000020516609940;  1 drivers
v00000205165ea4f0_0 .net *"_ivl_30", 6 0, L_0000020516609560;  1 drivers
L_0000020516609b38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000205165eb0d0_0 .net *"_ivl_33", 1 0, L_0000020516609b38;  1 drivers
L_0000020516609988 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165eb490_0 .net/2u *"_ivl_4", 31 0, L_0000020516609988;  1 drivers
v00000205165ebfd0_0 .net *"_ivl_6", 0 0, L_00000205166091a0;  1 drivers
L_00000205166099d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000205165eb170_0 .net/2u *"_ivl_8", 31 0, L_00000205166099d0;  1 drivers
v00000205165eb210_0 .net "clk", 0 0, v0000020516608a20_0;  alias, 1 drivers
v00000205165ea590_0 .net "ra1", 4 0, L_0000020516608f20;  1 drivers
v00000205165eb350_0 .net "ra2", 4 0, L_00000205166087a0;  1 drivers
v00000205165eb2b0_0 .net "rd1", 31 0, L_0000020516608fc0;  alias, 1 drivers
v00000205165eb530_0 .net "rd2", 31 0, L_0000020516607a80;  alias, 1 drivers
v00000205165eb5d0 .array "rf", 0 31, 31 0;
v00000205165eba30_0 .net "wa3", 4 0, L_0000020516608840;  alias, 1 drivers
v00000205165ea630_0 .net "wd3", 31 0, L_0000020516609240;  alias, 1 drivers
v00000205165ebdf0_0 .net "we3", 0 0, v00000205165e83a0_0;  alias, 1 drivers
L_0000020516608520 .concat [ 5 27 0 0], L_0000020516608f20, L_0000020516609940;
L_00000205166091a0 .cmp/eq 32, L_0000020516608520, L_0000020516609988;
L_00000205166079e0 .array/port v00000205165eb5d0, L_0000020516607ee0;
L_0000020516607ee0 .concat [ 5 2 0 0], L_0000020516608f20, L_0000020516609a18;
L_0000020516608fc0 .functor MUXZ 32, L_00000205166079e0, L_00000205166099d0, L_00000205166091a0, C4<>;
L_0000020516609060 .concat [ 5 27 0 0], L_00000205166087a0, L_0000020516609a60;
L_00000205166083e0 .cmp/eq 32, L_0000020516609060, L_0000020516609aa8;
L_0000020516607bc0 .array/port v00000205165eb5d0, L_0000020516609560;
L_0000020516609560 .concat [ 5 2 0 0], L_00000205166087a0, L_0000020516609b38;
L_0000020516607a80 .functor MUXZ 32, L_0000020516607bc0, L_0000020516609af0, L_00000205166083e0, C4<>;
S_0000020516602d20 .scope module, "srcbmux" "Mux2_1" 10 41, 14 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002051657d740 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000205165ebe90_0 .net "d0", 31 0, L_0000020516607a80;  alias, 1 drivers
v00000205165ea770_0 .net "d1", 31 0, o00000205165a2fe8;  alias, 0 drivers
v00000205165ea810_0 .net "s", 0 0, v00000205165e8120_0;  alias, 1 drivers
v00000205165ea8b0_0 .net "y", 31 0, L_0000020516608de0;  alias, 1 drivers
L_0000020516608de0 .functor MUXZ 32, L_0000020516607a80, o00000205165a2fe8, v00000205165e8120_0, C4<>;
S_0000020516602eb0 .scope module, "wrmux" "Mux2_1" 10 37, 14 1 0, S_000002051654b5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_000002051657dfc0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000101>;
v00000205165ea950_0 .net "d0", 4 0, L_00000205166078a0;  1 drivers
v00000205165ea9f0_0 .net "d1", 4 0, L_00000205166085c0;  1 drivers
v00000205165eaa90_0 .net "s", 0 0, v00000205165e9020_0;  alias, 1 drivers
v00000205165eab30_0 .net "y", 4 0, L_0000020516608840;  alias, 1 drivers
L_0000020516608840 .functor MUXZ 5, L_00000205166078a0, L_00000205166085c0, v00000205165e9020_0, C4<>;
    .scope S_000002051654b420;
T_0 ;
    %wait E_000002051657de40;
    %load/vec4 v00000205165e8940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e83a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e9020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e86c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000205165e9f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e90c0_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e9020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e86c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000205165e9f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e90c0_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e9020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e95c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e8e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e86c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000205165e9f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e90c0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e9020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e86c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000205165e9f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e90c0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e9020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e86c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000205165e9f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e90c0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e9020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e95c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e8e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000205165e86c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000205165e9f20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000205165e90c0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020516550850;
T_1 ;
    %wait E_000002051657dbc0;
    %load/vec4 v00000205165e8bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v00000205165e8b20_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000205165e9fc0_0, 0, 3;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020516556940;
T_2 ;
    %wait E_000002051657d4c0;
    %load/vec4 v00000205165ebd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000205165eadb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000205165ea6d0_0;
    %assign/vec4 v00000205165eadb0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020516603680;
T_3 ;
    %wait E_000002051657d400;
    %load/vec4 v00000205165ebdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000205165ea630_0;
    %load/vec4 v00000205165eba30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000205165eb5d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002051655fe70;
T_4 ;
    %wait E_000002051657d440;
    %load/vec4 v00000205165e9340_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v00000205165e88a0_0;
    %load/vec4 v00000205165e9de0_0;
    %add;
    %store/vec4 v00000205165e8da0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v00000205165e88a0_0;
    %load/vec4 v00000205165e9de0_0;
    %sub;
    %store/vec4 v00000205165e8da0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000205165e88a0_0;
    %load/vec4 v00000205165e9de0_0;
    %and;
    %store/vec4 v00000205165e8da0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000205165e88a0_0;
    %load/vec4 v00000205165e9de0_0;
    %or;
    %store/vec4 v00000205165e8da0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v00000205165e88a0_0;
    %load/vec4 v00000205165e9de0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v00000205165e8da0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002051656fb10;
T_5 ;
    %vpi_call 6 24 "$display", "alucontrol: %b", v00000205166040a0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000205165733c0;
T_6 ;
    %vpi_call 5 9 "$readmemh", "./memfile.dat", v000002051658da50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010001 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002051659c5a0;
T_7 ;
    %wait E_000002051657d700;
    %ix/getv 4, v000002051658ea90_0;
    %load/vec4a v000002051658e590, 4;
    %store/vec4 v000002051658d7d0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002051659c5a0;
T_8 ;
    %vpi_func 4 40 "$fopen" 32, "./MEM_Data.txt", "w" {0 0 0};
    %store/vec4 v000002051658e6d0_0, 0, 32;
    %delay 500, 0;
    %vpi_call 4 42 "$fclose", v000002051658e6d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002051659c5a0;
T_9 ;
    %wait E_000002051657d400;
    %load/vec4 v000002051658d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002051658d9b0_0;
    %ix/getv 3, v000002051658ea90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002051658e590, 0, 4;
    %vpi_call 4 48 "$fdisplay", v000002051658e6d0_0, "The Write Address A is %h", v000002051658ea90_0 {0 0 0};
    %vpi_call 4 49 "$fdisplay", v000002051658e6d0_0, "RAM[A] is %h", v000002051658d9b0_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020516598350;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020516608a20_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020516608a20_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020516598350;
T_11 ;
    %wait E_000002051657d400;
    %load/vec4 v0000020516608ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 27 "$display", "memwrite: %b, dataadr: %h, writedata: %h", v0000020516608ac0_0, v0000020516608980_0, v0000020516608200_0 {0 0 0};
    %load/vec4 v0000020516608980_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000020516608200_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 2 29 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 30 "$stop" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000020516608980_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_11.4, 6;
    %vpi_call 2 32 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 33 "$stop" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020516598350;
T_12 ;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "Simulation timeout" {0 0 0};
    %vpi_call 2 41 "$stop" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./Top.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./Mips.v";
    "./Controller.v";
    "./AluDecoder.v";
    "./MainDecoder.v";
    "./DataPath.v";
    "./Alu.v";
    "./Sl2.v";
    "./Adder.v";
    "./Mux2_1.v";
    "./Flopr.v";
    "./RegisterFile.v";
