
#Begin clock constraint
define_clock -name {TOP|FPGA_OSC} {p:TOP|FPGA_OSC} -period 89.520 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 44.760 -route 0.000 
#End clock constraint
