vendor_name = ModelSim
source_file = 1, F:/hit/eda/program3/test3.v
source_file = 1, F:/hit/eda/program3/db/test3.cbx.xml
design_name = test3
instance = comp, \data_code[0]~output , data_code[0]~output, test3, 1
instance = comp, \data_code[1]~output , data_code[1]~output, test3, 1
instance = comp, \data_code[2]~output , data_code[2]~output, test3, 1
instance = comp, \data_code[3]~output , data_code[3]~output, test3, 1
instance = comp, \data_code[4]~output , data_code[4]~output, test3, 1
instance = comp, \data_code[5]~output , data_code[5]~output, test3, 1
instance = comp, \data_code[6]~output , data_code[6]~output, test3, 1
instance = comp, \data_code[7]~output , data_code[7]~output, test3, 1
instance = comp, \success~output , success~output, test3, 1
instance = comp, \clk~input , clk~input, test3, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, test3, 1
instance = comp, \div_cnt[0]~32 , div_cnt[0]~32, test3, 1
instance = comp, \reset~input , reset~input, test3, 1
instance = comp, \LessThan0~8 , LessThan0~8, test3, 1
instance = comp, \LessThan0~6 , LessThan0~6, test3, 1
instance = comp, \LessThan0~5 , LessThan0~5, test3, 1
instance = comp, \LessThan0~7 , LessThan0~7, test3, 1
instance = comp, \LessThan0~9 , LessThan0~9, test3, 1
instance = comp, \LessThan0~0 , LessThan0~0, test3, 1
instance = comp, \LessThan0~1 , LessThan0~1, test3, 1
instance = comp, \LessThan0~3 , LessThan0~3, test3, 1
instance = comp, \LessThan0~2 , LessThan0~2, test3, 1
instance = comp, \LessThan0~4 , LessThan0~4, test3, 1
instance = comp, \div_cnt[20]~58 , div_cnt[20]~58, test3, 1
instance = comp, \div_cnt[0] , div_cnt[0], test3, 1
instance = comp, \div_cnt[1]~34 , div_cnt[1]~34, test3, 1
instance = comp, \div_cnt[1] , div_cnt[1], test3, 1
instance = comp, \div_cnt[2]~36 , div_cnt[2]~36, test3, 1
instance = comp, \div_cnt[2] , div_cnt[2], test3, 1
instance = comp, \div_cnt[3]~38 , div_cnt[3]~38, test3, 1
instance = comp, \div_cnt[3] , div_cnt[3], test3, 1
instance = comp, \div_cnt[4]~40 , div_cnt[4]~40, test3, 1
instance = comp, \div_cnt[4] , div_cnt[4], test3, 1
instance = comp, \div_cnt[5]~42 , div_cnt[5]~42, test3, 1
instance = comp, \div_cnt[5] , div_cnt[5], test3, 1
instance = comp, \div_cnt[6]~44 , div_cnt[6]~44, test3, 1
instance = comp, \div_cnt[6] , div_cnt[6], test3, 1
instance = comp, \div_cnt[7]~46 , div_cnt[7]~46, test3, 1
instance = comp, \div_cnt[7] , div_cnt[7], test3, 1
instance = comp, \div_cnt[8]~48 , div_cnt[8]~48, test3, 1
instance = comp, \div_cnt[8] , div_cnt[8], test3, 1
instance = comp, \div_cnt[9]~50 , div_cnt[9]~50, test3, 1
instance = comp, \div_cnt[9] , div_cnt[9], test3, 1
instance = comp, \div_cnt[10]~52 , div_cnt[10]~52, test3, 1
instance = comp, \div_cnt[10] , div_cnt[10], test3, 1
instance = comp, \div_cnt[11]~54 , div_cnt[11]~54, test3, 1
instance = comp, \div_cnt[11] , div_cnt[11], test3, 1
instance = comp, \div_cnt[12]~56 , div_cnt[12]~56, test3, 1
instance = comp, \div_cnt[12] , div_cnt[12], test3, 1
instance = comp, \div_cnt[13]~59 , div_cnt[13]~59, test3, 1
instance = comp, \div_cnt[13] , div_cnt[13], test3, 1
instance = comp, \div_cnt[14]~61 , div_cnt[14]~61, test3, 1
instance = comp, \div_cnt[14] , div_cnt[14], test3, 1
instance = comp, \div_cnt[15]~63 , div_cnt[15]~63, test3, 1
instance = comp, \div_cnt[15] , div_cnt[15], test3, 1
instance = comp, \div_cnt[16]~65 , div_cnt[16]~65, test3, 1
instance = comp, \div_cnt[16] , div_cnt[16], test3, 1
instance = comp, \div_cnt[17]~67 , div_cnt[17]~67, test3, 1
instance = comp, \div_cnt[17] , div_cnt[17], test3, 1
instance = comp, \div_cnt[18]~69 , div_cnt[18]~69, test3, 1
instance = comp, \div_cnt[18] , div_cnt[18], test3, 1
instance = comp, \div_cnt[19]~71 , div_cnt[19]~71, test3, 1
instance = comp, \div_cnt[19] , div_cnt[19], test3, 1
instance = comp, \div_cnt[20]~73 , div_cnt[20]~73, test3, 1
instance = comp, \div_cnt[20] , div_cnt[20], test3, 1
instance = comp, \div_cnt[21]~75 , div_cnt[21]~75, test3, 1
instance = comp, \div_cnt[21] , div_cnt[21], test3, 1
instance = comp, \div_cnt[22]~77 , div_cnt[22]~77, test3, 1
instance = comp, \div_cnt[22] , div_cnt[22], test3, 1
instance = comp, \div_cnt[23]~79 , div_cnt[23]~79, test3, 1
instance = comp, \div_cnt[23] , div_cnt[23], test3, 1
instance = comp, \div_cnt[24]~81 , div_cnt[24]~81, test3, 1
instance = comp, \div_cnt[24] , div_cnt[24], test3, 1
instance = comp, \div_cnt[25]~83 , div_cnt[25]~83, test3, 1
instance = comp, \div_cnt[25] , div_cnt[25], test3, 1
instance = comp, \div_cnt[26]~85 , div_cnt[26]~85, test3, 1
instance = comp, \div_cnt[26] , div_cnt[26], test3, 1
instance = comp, \div_cnt[27]~87 , div_cnt[27]~87, test3, 1
instance = comp, \div_cnt[27] , div_cnt[27], test3, 1
instance = comp, \div_cnt[28]~89 , div_cnt[28]~89, test3, 1
instance = comp, \div_cnt[28] , div_cnt[28], test3, 1
instance = comp, \div_cnt[29]~91 , div_cnt[29]~91, test3, 1
instance = comp, \div_cnt[29] , div_cnt[29], test3, 1
instance = comp, \div_cnt[30]~93 , div_cnt[30]~93, test3, 1
instance = comp, \div_cnt[30] , div_cnt[30], test3, 1
instance = comp, \div_cnt[31]~95 , div_cnt[31]~95, test3, 1
instance = comp, \div_cnt[31] , div_cnt[31], test3, 1
instance = comp, \div_clk~0 , div_clk~0, test3, 1
instance = comp, \div_clk~clkctrl , div_clk~clkctrl, test3, 1
instance = comp, \signal~input , signal~input, test3, 1
instance = comp, \i[0]~8 , i[0]~8, test3, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, test3, 1
instance = comp, \sig_tmp[0] , sig_tmp[0], test3, 1
instance = comp, \sig_tmp[1] , sig_tmp[1], test3, 1
instance = comp, \Mux1~0 , Mux1~0, test3, 1
instance = comp, \cnt[0]~10 , cnt[0]~10, test3, 1
instance = comp, \cnt[9]~20 , cnt[9]~20, test3, 1
instance = comp, \cnt[9]~21 , cnt[9]~21, test3, 1
instance = comp, \cnt[6]~26 , cnt[6]~26, test3, 1
instance = comp, \cnt[7]~28 , cnt[7]~28, test3, 1
instance = comp, \cnt[7] , cnt[7], test3, 1
instance = comp, \cnt[8]~30 , cnt[8]~30, test3, 1
instance = comp, \cnt[8] , cnt[8], test3, 1
instance = comp, \cnt[9]~32 , cnt[9]~32, test3, 1
instance = comp, \cnt[9] , cnt[9], test3, 1
instance = comp, \Equal0~0 , Equal0~0, test3, 1
instance = comp, \always2~0 , always2~0, test3, 1
instance = comp, \always2~1 , always2~1, test3, 1
instance = comp, \cnt[9]~22 , cnt[9]~22, test3, 1
instance = comp, \cnt[9]~23 , cnt[9]~23, test3, 1
instance = comp, \cnt[0] , cnt[0], test3, 1
instance = comp, \cnt[1]~12 , cnt[1]~12, test3, 1
instance = comp, \cnt[1] , cnt[1], test3, 1
instance = comp, \cnt[2]~14 , cnt[2]~14, test3, 1
instance = comp, \cnt[2] , cnt[2], test3, 1
instance = comp, \cnt[3]~16 , cnt[3]~16, test3, 1
instance = comp, \cnt[3] , cnt[3], test3, 1
instance = comp, \cnt[4]~18 , cnt[4]~18, test3, 1
instance = comp, \cnt[4] , cnt[4], test3, 1
instance = comp, \cnt[5]~24 , cnt[5]~24, test3, 1
instance = comp, \cnt[5] , cnt[5], test3, 1
instance = comp, \cnt[6] , cnt[6], test3, 1
instance = comp, \always2~2 , always2~2, test3, 1
instance = comp, \always2~3 , always2~3, test3, 1
instance = comp, \step[2]~0 , step[2]~0, test3, 1
instance = comp, \step[2]~1 , step[2]~1, test3, 1
instance = comp, \step[2] , step[2], test3, 1
instance = comp, \Mux1~1 , Mux1~1, test3, 1
instance = comp, \Equal0~1 , Equal0~1, test3, 1
instance = comp, \Equal0~2 , Equal0~2, test3, 1
instance = comp, \Mux1~2 , Mux1~2, test3, 1
instance = comp, \Mux1~3 , Mux1~3, test3, 1
instance = comp, \Mux3~0 , Mux3~0, test3, 1
instance = comp, \Mux3~1 , Mux3~1, test3, 1
instance = comp, \step[0]~2 , step[0]~2, test3, 1
instance = comp, \step[0] , step[0], test3, 1
instance = comp, \Mux0~0 , Mux0~0, test3, 1
instance = comp, \step[3] , step[3], test3, 1
instance = comp, \i[2]~12 , i[2]~12, test3, 1
instance = comp, \i[3]~14 , i[3]~14, test3, 1
instance = comp, \i[4]~18 , i[4]~18, test3, 1
instance = comp, \i[4]~19 , i[4]~19, test3, 1
instance = comp, \i[3] , i[3], test3, 1
instance = comp, \i[4]~16 , i[4]~16, test3, 1
instance = comp, \i[4] , i[4], test3, 1
instance = comp, \i[5]~20 , i[5]~20, test3, 1
instance = comp, \i[5] , i[5], test3, 1
instance = comp, \i[6]~22 , i[6]~22, test3, 1
instance = comp, \i[6] , i[6], test3, 1
instance = comp, \i[7]~24 , i[7]~24, test3, 1
instance = comp, \i[7] , i[7], test3, 1
instance = comp, \Mux2~0 , Mux2~0, test3, 1
instance = comp, \Decoder0~7 , Decoder0~7, test3, 1
instance = comp, \Mux2~1 , Mux2~1, test3, 1
instance = comp, \Mux2~2 , Mux2~2, test3, 1
instance = comp, \Mux2~3 , Mux2~3, test3, 1
instance = comp, \Mux2~4 , Mux2~4, test3, 1
instance = comp, \step[1] , step[1], test3, 1
instance = comp, \i[0] , i[0], test3, 1
instance = comp, \i[1]~10 , i[1]~10, test3, 1
instance = comp, \i[1] , i[1], test3, 1
instance = comp, \i[2] , i[2], test3, 1
instance = comp, \Decoder0~3 , Decoder0~3, test3, 1
instance = comp, \Decoder0~0 , Decoder0~0, test3, 1
instance = comp, \Decoder0~1 , Decoder0~1, test3, 1
instance = comp, \Decoder0~2 , Decoder0~2, test3, 1
instance = comp, \data[16]~0 , data[16]~0, test3, 1
instance = comp, \data[16] , data[16], test3, 1
instance = comp, \Decoder0~4 , Decoder0~4, test3, 1
instance = comp, \data[17]~1 , data[17]~1, test3, 1
instance = comp, \data[17] , data[17], test3, 1
instance = comp, \Decoder0~5 , Decoder0~5, test3, 1
instance = comp, \data[18]~2 , data[18]~2, test3, 1
instance = comp, \data[18] , data[18], test3, 1
instance = comp, \data[19]~3 , data[19]~3, test3, 1
instance = comp, \data[19] , data[19], test3, 1
instance = comp, \Decoder0~6 , Decoder0~6, test3, 1
instance = comp, \data[20]~4 , data[20]~4, test3, 1
instance = comp, \data[20] , data[20], test3, 1
instance = comp, \data[21]~5 , data[21]~5, test3, 1
instance = comp, \data[21] , data[21], test3, 1
instance = comp, \data[22]~6 , data[22]~6, test3, 1
instance = comp, \data[22] , data[22], test3, 1
instance = comp, \data[23]~7 , data[23]~7, test3, 1
instance = comp, \data[23] , data[23], test3, 1
instance = comp, \suc~0 , suc~0, test3, 1
instance = comp, \suc~1 , suc~1, test3, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
