{"vcs1":{"timestamp_begin":1694998966.114423636, "rt":0.49, "ut":0.26, "st":0.16}}
{"vcselab":{"timestamp_begin":1694998966.659201857, "rt":0.56, "ut":0.44, "st":0.08}}
{"link":{"timestamp_begin":1694998967.262235758, "rt":0.51, "ut":0.24, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694998965.553737787}
{"VCS_COMP_START_TIME": 1694998965.553737787}
{"VCS_COMP_END_TIME": 1694998968.619318408}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob4.sv"}
{"vcs1": {"peak_mem": 336184}}
{"stitch_vcselab": {"peak_mem": 222564}}
