//--------------------------------------------------------------------------------
// Auto-generated by Migen (5585912) & LiteX (e637aa65) on 2019-08-02 13:06:18
//--------------------------------------------------------------------------------
module top(
	input serial_rx,
	output reg serial_tx,
	input clk100,
	input cpu_reset,
	output ddram_clock_p,
	output ddram_clock_n,
	output reg spiflash4x_cs_n,
	output reg spiflash4x_clk,
	inout [3:0] spiflash4x_dq,
	output reg ddram_cke,
	output reg ddram_ras_n,
	output reg ddram_cas_n,
	output reg ddram_we_n,
	output reg [2:0] ddram_ba,
	output reg [12:0] ddram_a,
	inout [15:0] ddram_dq,
	output [1:0] ddram_dqs,
	output [1:0] ddram_dqs_n,
	output [1:0] ddram_dm,
	output reg ddram_odt,
	input hdmi_in0_clk_p,
	input hdmi_in0_clk_n,
	input hdmi_in0_data0_p,
	input hdmi_in0_data0_n,
	input hdmi_in0_data1_p,
	input hdmi_in0_data1_n,
	input hdmi_in0_data2_p,
	input hdmi_in0_data2_n,
	input hdmi_in0_scl,
	inout hdmi_in0_sda,
	input hdmi_in1_clk_p,
	input hdmi_in1_clk_n,
	input hdmi_in1_data0_p,
	input hdmi_in1_data0_n,
	input hdmi_in1_data1_p,
	input hdmi_in1_data1_n,
	input hdmi_in1_data2_p,
	input hdmi_in1_data2_n,
	input hdmi_in1_scl,
	inout hdmi_in1_sda,
	output hdmi_out0_clk_p,
	output hdmi_out0_clk_n,
	output hdmi_out0_data0_p,
	output hdmi_out0_data0_n,
	output hdmi_out0_data1_p,
	output hdmi_out0_data1_n,
	output hdmi_out0_data2_p,
	output hdmi_out0_data2_n,
	input hdmi_out0_scl,
	input hdmi_out0_sda,
	output hdmi_out1_clk_p,
	output hdmi_out1_clk_n,
	output hdmi_out1_data0_p,
	output hdmi_out1_data0_n,
	output hdmi_out1_data1_p,
	output hdmi_out1_data1_n,
	output hdmi_out1_data2_p,
	output hdmi_out1_data2_n
);

wire soc_videosoc_ctrl_reset_reset_re;
wire soc_videosoc_ctrl_reset_reset_r;
reg soc_videosoc_ctrl_reset_reset_w = 1'd0;
reg [31:0] soc_videosoc_ctrl_storage_full = 32'd305419896;
wire [31:0] soc_videosoc_ctrl_storage;
reg soc_videosoc_ctrl_re = 1'd0;
wire [31:0] soc_videosoc_ctrl_bus_errors_status;
wire soc_videosoc_ctrl_reset;
wire soc_videosoc_ctrl_bus_error;
reg [31:0] soc_videosoc_ctrl_bus_errors = 32'd0;
wire soc_videosoc_lm32_reset;
wire [29:0] soc_videosoc_lm32_ibus_adr;
wire [31:0] soc_videosoc_lm32_ibus_dat_w;
wire [31:0] soc_videosoc_lm32_ibus_dat_r;
wire [3:0] soc_videosoc_lm32_ibus_sel;
wire soc_videosoc_lm32_ibus_cyc;
wire soc_videosoc_lm32_ibus_stb;
wire soc_videosoc_lm32_ibus_ack;
wire soc_videosoc_lm32_ibus_we;
wire [2:0] soc_videosoc_lm32_ibus_cti;
wire [1:0] soc_videosoc_lm32_ibus_bte;
wire soc_videosoc_lm32_ibus_err;
wire [29:0] soc_videosoc_lm32_dbus_adr;
wire [31:0] soc_videosoc_lm32_dbus_dat_w;
wire [31:0] soc_videosoc_lm32_dbus_dat_r;
wire [3:0] soc_videosoc_lm32_dbus_sel;
wire soc_videosoc_lm32_dbus_cyc;
wire soc_videosoc_lm32_dbus_stb;
wire soc_videosoc_lm32_dbus_ack;
wire soc_videosoc_lm32_dbus_we;
wire [2:0] soc_videosoc_lm32_dbus_cti;
wire [1:0] soc_videosoc_lm32_dbus_bte;
wire soc_videosoc_lm32_dbus_err;
reg [31:0] soc_videosoc_lm32_interrupt = 32'd0;
wire [31:0] soc_videosoc_lm32_i_adr_o;
wire [31:0] soc_videosoc_lm32_d_adr_o;
wire [29:0] soc_videosoc_rom_bus_adr;
wire [31:0] soc_videosoc_rom_bus_dat_w;
wire [31:0] soc_videosoc_rom_bus_dat_r;
wire [3:0] soc_videosoc_rom_bus_sel;
wire soc_videosoc_rom_bus_cyc;
wire soc_videosoc_rom_bus_stb;
reg soc_videosoc_rom_bus_ack = 1'd0;
wire soc_videosoc_rom_bus_we;
wire [2:0] soc_videosoc_rom_bus_cti;
wire [1:0] soc_videosoc_rom_bus_bte;
reg soc_videosoc_rom_bus_err = 1'd0;
wire [12:0] soc_videosoc_rom_adr;
wire [31:0] soc_videosoc_rom_dat_r;
wire [29:0] soc_videosoc_sram_bus_adr;
wire [31:0] soc_videosoc_sram_bus_dat_w;
wire [31:0] soc_videosoc_sram_bus_dat_r;
wire [3:0] soc_videosoc_sram_bus_sel;
wire soc_videosoc_sram_bus_cyc;
wire soc_videosoc_sram_bus_stb;
reg soc_videosoc_sram_bus_ack = 1'd0;
wire soc_videosoc_sram_bus_we;
wire [2:0] soc_videosoc_sram_bus_cti;
wire [1:0] soc_videosoc_sram_bus_bte;
reg soc_videosoc_sram_bus_err = 1'd0;
wire [12:0] soc_videosoc_sram_adr;
wire [31:0] soc_videosoc_sram_dat_r;
reg [3:0] soc_videosoc_sram_we = 4'd0;
wire [31:0] soc_videosoc_sram_dat_w;
reg [13:0] soc_videosoc_interface_adr = 14'd0;
reg soc_videosoc_interface_we = 1'd0;
reg [7:0] soc_videosoc_interface_dat_w = 8'd0;
wire [7:0] soc_videosoc_interface_dat_r;
wire [29:0] soc_videosoc_bus_wishbone_adr;
wire [31:0] soc_videosoc_bus_wishbone_dat_w;
reg [31:0] soc_videosoc_bus_wishbone_dat_r = 32'd0;
wire [3:0] soc_videosoc_bus_wishbone_sel;
wire soc_videosoc_bus_wishbone_cyc;
wire soc_videosoc_bus_wishbone_stb;
reg soc_videosoc_bus_wishbone_ack = 1'd0;
wire soc_videosoc_bus_wishbone_we;
wire [2:0] soc_videosoc_bus_wishbone_cti;
wire [1:0] soc_videosoc_bus_wishbone_bte;
reg soc_videosoc_bus_wishbone_err = 1'd0;
reg [1:0] soc_videosoc_counter = 2'd0;
reg [31:0] soc_videosoc_uart_phy_storage_full = 32'd6597069;
wire [31:0] soc_videosoc_uart_phy_storage;
reg soc_videosoc_uart_phy_re = 1'd0;
wire soc_videosoc_uart_phy_sink_valid;
reg soc_videosoc_uart_phy_sink_ready = 1'd0;
wire soc_videosoc_uart_phy_sink_first;
wire soc_videosoc_uart_phy_sink_last;
wire [7:0] soc_videosoc_uart_phy_sink_payload_data;
reg soc_videosoc_uart_phy_uart_clk_txen = 1'd0;
reg [31:0] soc_videosoc_uart_phy_phase_accumulator_tx = 32'd0;
reg [7:0] soc_videosoc_uart_phy_tx_reg = 8'd0;
reg [3:0] soc_videosoc_uart_phy_tx_bitcount = 4'd0;
reg soc_videosoc_uart_phy_tx_busy = 1'd0;
reg soc_videosoc_uart_phy_source_valid = 1'd0;
wire soc_videosoc_uart_phy_source_ready;
reg soc_videosoc_uart_phy_source_first = 1'd0;
reg soc_videosoc_uart_phy_source_last = 1'd0;
reg [7:0] soc_videosoc_uart_phy_source_payload_data = 8'd0;
reg soc_videosoc_uart_phy_uart_clk_rxen = 1'd0;
reg [31:0] soc_videosoc_uart_phy_phase_accumulator_rx = 32'd0;
wire soc_videosoc_uart_phy_rx;
reg soc_videosoc_uart_phy_rx_r = 1'd0;
reg [7:0] soc_videosoc_uart_phy_rx_reg = 8'd0;
reg [3:0] soc_videosoc_uart_phy_rx_bitcount = 4'd0;
reg soc_videosoc_uart_phy_rx_busy = 1'd0;
wire soc_videosoc_uart_rxtx_re;
wire [7:0] soc_videosoc_uart_rxtx_r;
wire [7:0] soc_videosoc_uart_rxtx_w;
wire soc_videosoc_uart_txfull_status;
wire soc_videosoc_uart_rxempty_status;
wire soc_videosoc_uart_irq;
wire soc_videosoc_uart_tx_status;
reg soc_videosoc_uart_tx_pending = 1'd0;
wire soc_videosoc_uart_tx_trigger;
reg soc_videosoc_uart_tx_clear = 1'd0;
reg soc_videosoc_uart_tx_old_trigger = 1'd0;
wire soc_videosoc_uart_rx_status;
reg soc_videosoc_uart_rx_pending = 1'd0;
wire soc_videosoc_uart_rx_trigger;
reg soc_videosoc_uart_rx_clear = 1'd0;
reg soc_videosoc_uart_rx_old_trigger = 1'd0;
wire soc_videosoc_uart_eventmanager_status_re;
wire [1:0] soc_videosoc_uart_eventmanager_status_r;
reg [1:0] soc_videosoc_uart_eventmanager_status_w = 2'd0;
wire soc_videosoc_uart_eventmanager_pending_re;
wire [1:0] soc_videosoc_uart_eventmanager_pending_r;
reg [1:0] soc_videosoc_uart_eventmanager_pending_w = 2'd0;
reg [1:0] soc_videosoc_uart_eventmanager_storage_full = 2'd0;
wire [1:0] soc_videosoc_uart_eventmanager_storage;
reg soc_videosoc_uart_eventmanager_re = 1'd0;
wire soc_videosoc_uart_tx_fifo_sink_valid;
wire soc_videosoc_uart_tx_fifo_sink_ready;
reg soc_videosoc_uart_tx_fifo_sink_first = 1'd0;
reg soc_videosoc_uart_tx_fifo_sink_last = 1'd0;
wire [7:0] soc_videosoc_uart_tx_fifo_sink_payload_data;
wire soc_videosoc_uart_tx_fifo_source_valid;
wire soc_videosoc_uart_tx_fifo_source_ready;
wire soc_videosoc_uart_tx_fifo_source_first;
wire soc_videosoc_uart_tx_fifo_source_last;
wire [7:0] soc_videosoc_uart_tx_fifo_source_payload_data;
wire soc_videosoc_uart_tx_fifo_re;
reg soc_videosoc_uart_tx_fifo_readable = 1'd0;
wire soc_videosoc_uart_tx_fifo_syncfifo_we;
wire soc_videosoc_uart_tx_fifo_syncfifo_writable;
wire soc_videosoc_uart_tx_fifo_syncfifo_re;
wire soc_videosoc_uart_tx_fifo_syncfifo_readable;
wire [9:0] soc_videosoc_uart_tx_fifo_syncfifo_din;
wire [9:0] soc_videosoc_uart_tx_fifo_syncfifo_dout;
reg [4:0] soc_videosoc_uart_tx_fifo_level0 = 5'd0;
reg soc_videosoc_uart_tx_fifo_replace = 1'd0;
reg [3:0] soc_videosoc_uart_tx_fifo_produce = 4'd0;
reg [3:0] soc_videosoc_uart_tx_fifo_consume = 4'd0;
reg [3:0] soc_videosoc_uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] soc_videosoc_uart_tx_fifo_wrport_dat_r;
wire soc_videosoc_uart_tx_fifo_wrport_we;
wire [9:0] soc_videosoc_uart_tx_fifo_wrport_dat_w;
wire soc_videosoc_uart_tx_fifo_do_read;
wire [3:0] soc_videosoc_uart_tx_fifo_rdport_adr;
wire [9:0] soc_videosoc_uart_tx_fifo_rdport_dat_r;
wire soc_videosoc_uart_tx_fifo_rdport_re;
wire [4:0] soc_videosoc_uart_tx_fifo_level1;
wire [7:0] soc_videosoc_uart_tx_fifo_fifo_in_payload_data;
wire soc_videosoc_uart_tx_fifo_fifo_in_first;
wire soc_videosoc_uart_tx_fifo_fifo_in_last;
wire [7:0] soc_videosoc_uart_tx_fifo_fifo_out_payload_data;
wire soc_videosoc_uart_tx_fifo_fifo_out_first;
wire soc_videosoc_uart_tx_fifo_fifo_out_last;
wire soc_videosoc_uart_rx_fifo_sink_valid;
wire soc_videosoc_uart_rx_fifo_sink_ready;
wire soc_videosoc_uart_rx_fifo_sink_first;
wire soc_videosoc_uart_rx_fifo_sink_last;
wire [7:0] soc_videosoc_uart_rx_fifo_sink_payload_data;
wire soc_videosoc_uart_rx_fifo_source_valid;
wire soc_videosoc_uart_rx_fifo_source_ready;
wire soc_videosoc_uart_rx_fifo_source_first;
wire soc_videosoc_uart_rx_fifo_source_last;
wire [7:0] soc_videosoc_uart_rx_fifo_source_payload_data;
wire soc_videosoc_uart_rx_fifo_re;
reg soc_videosoc_uart_rx_fifo_readable = 1'd0;
wire soc_videosoc_uart_rx_fifo_syncfifo_we;
wire soc_videosoc_uart_rx_fifo_syncfifo_writable;
wire soc_videosoc_uart_rx_fifo_syncfifo_re;
wire soc_videosoc_uart_rx_fifo_syncfifo_readable;
wire [9:0] soc_videosoc_uart_rx_fifo_syncfifo_din;
wire [9:0] soc_videosoc_uart_rx_fifo_syncfifo_dout;
reg [4:0] soc_videosoc_uart_rx_fifo_level0 = 5'd0;
reg soc_videosoc_uart_rx_fifo_replace = 1'd0;
reg [3:0] soc_videosoc_uart_rx_fifo_produce = 4'd0;
reg [3:0] soc_videosoc_uart_rx_fifo_consume = 4'd0;
reg [3:0] soc_videosoc_uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] soc_videosoc_uart_rx_fifo_wrport_dat_r;
wire soc_videosoc_uart_rx_fifo_wrport_we;
wire [9:0] soc_videosoc_uart_rx_fifo_wrport_dat_w;
wire soc_videosoc_uart_rx_fifo_do_read;
wire [3:0] soc_videosoc_uart_rx_fifo_rdport_adr;
wire [9:0] soc_videosoc_uart_rx_fifo_rdport_dat_r;
wire soc_videosoc_uart_rx_fifo_rdport_re;
wire [4:0] soc_videosoc_uart_rx_fifo_level1;
wire [7:0] soc_videosoc_uart_rx_fifo_fifo_in_payload_data;
wire soc_videosoc_uart_rx_fifo_fifo_in_first;
wire soc_videosoc_uart_rx_fifo_fifo_in_last;
wire [7:0] soc_videosoc_uart_rx_fifo_fifo_out_payload_data;
wire soc_videosoc_uart_rx_fifo_fifo_out_first;
wire soc_videosoc_uart_rx_fifo_fifo_out_last;
reg soc_videosoc_uart_reset = 1'd0;
reg [31:0] soc_videosoc_timer0_load_storage_full = 32'd0;
wire [31:0] soc_videosoc_timer0_load_storage;
reg soc_videosoc_timer0_load_re = 1'd0;
reg [31:0] soc_videosoc_timer0_reload_storage_full = 32'd0;
wire [31:0] soc_videosoc_timer0_reload_storage;
reg soc_videosoc_timer0_reload_re = 1'd0;
reg soc_videosoc_timer0_en_storage_full = 1'd0;
wire soc_videosoc_timer0_en_storage;
reg soc_videosoc_timer0_en_re = 1'd0;
wire soc_videosoc_timer0_update_value_re;
wire soc_videosoc_timer0_update_value_r;
reg soc_videosoc_timer0_update_value_w = 1'd0;
reg [31:0] soc_videosoc_timer0_value_status = 32'd0;
wire soc_videosoc_timer0_irq;
wire soc_videosoc_timer0_zero_status;
reg soc_videosoc_timer0_zero_pending = 1'd0;
wire soc_videosoc_timer0_zero_trigger;
reg soc_videosoc_timer0_zero_clear = 1'd0;
reg soc_videosoc_timer0_zero_old_trigger = 1'd0;
wire soc_videosoc_timer0_eventmanager_status_re;
wire soc_videosoc_timer0_eventmanager_status_r;
wire soc_videosoc_timer0_eventmanager_status_w;
wire soc_videosoc_timer0_eventmanager_pending_re;
wire soc_videosoc_timer0_eventmanager_pending_r;
wire soc_videosoc_timer0_eventmanager_pending_w;
reg soc_videosoc_timer0_eventmanager_storage_full = 1'd0;
wire soc_videosoc_timer0_eventmanager_storage;
reg soc_videosoc_timer0_eventmanager_re = 1'd0;
reg [31:0] soc_videosoc_timer0_value = 32'd0;
wire [29:0] soc_videosoc_interface0_wb_sdram_adr;
wire [31:0] soc_videosoc_interface0_wb_sdram_dat_w;
reg [31:0] soc_videosoc_interface0_wb_sdram_dat_r = 32'd0;
wire [3:0] soc_videosoc_interface0_wb_sdram_sel;
wire soc_videosoc_interface0_wb_sdram_cyc;
wire soc_videosoc_interface0_wb_sdram_stb;
reg soc_videosoc_interface0_wb_sdram_ack = 1'd0;
wire soc_videosoc_interface0_wb_sdram_we;
wire [2:0] soc_videosoc_interface0_wb_sdram_cti;
wire [1:0] soc_videosoc_interface0_wb_sdram_bte;
reg soc_videosoc_interface0_wb_sdram_err = 1'd0;
wire sys_clk;
wire sys_rst;
wire sdram_half_clk;
reg sdram_half_rst = 1'd0;
wire sdram_full_wr_clk;
wire sdram_full_rd_clk;
wire base50_clk;
wire base50_rst;
wire encoder_clk;
wire encoder_rst;
reg soc_crg_reset = 1'd0;
wire soc_crg_clk100a;
wire soc_crg_clk100b;
wire soc_crg_unbuf_sdram_full;
wire soc_crg_unbuf_sdram_half_a;
wire soc_crg_unbuf_sdram_half_b;
wire soc_crg_unbuf_encoder;
wire soc_crg_unbuf_sys;
wire soc_crg_unbuf_unused;
wire soc_crg_pll_lckd;
wire soc_crg_pll_fb;
wire por_clk;
wire por_rst;
reg [10:0] soc_crg_por = 11'd2047;
wire soc_crg_clk4x_wr_strb;
wire soc_crg_clk4x_rd_strb;
wire soc_crg_clk_sdram_half_shifted;
wire soc_crg_output_clk;
wire soc_crg_dcm_base50_locked;
reg [56:0] soc_dna_status = 57'd0;
wire soc_dna_do;
reg [6:0] soc_dna_cnt = 7'd0;
wire [159:0] soc_git_status;
wire [63:0] soc_platform_status;
wire [63:0] soc_target_status;
wire [29:0] soc_spiflash_bus_adr;
wire [31:0] soc_spiflash_bus_dat_w;
wire [31:0] soc_spiflash_bus_dat_r;
wire [3:0] soc_spiflash_bus_sel;
wire soc_spiflash_bus_cyc;
wire soc_spiflash_bus_stb;
reg soc_spiflash_bus_ack = 1'd0;
wire soc_spiflash_bus_we;
wire [2:0] soc_spiflash_bus_cti;
wire [1:0] soc_spiflash_bus_bte;
reg soc_spiflash_bus_err = 1'd0;
reg [3:0] soc_spiflash_bitbang_storage_full = 4'd0;
wire [3:0] soc_spiflash_bitbang_storage;
reg soc_spiflash_bitbang_re = 1'd0;
reg soc_spiflash_status = 1'd0;
reg soc_spiflash_bitbang_en_storage_full = 1'd0;
wire soc_spiflash_bitbang_en_storage;
reg soc_spiflash_bitbang_en_re = 1'd0;
reg soc_spiflash_cs_n = 1'd1;
reg soc_spiflash_clk = 1'd0;
reg soc_spiflash_dq_oe = 1'd0;
reg [3:0] soc_spiflash_o = 4'd0;
reg soc_spiflash_oe = 1'd0;
wire [3:0] soc_spiflash_i0;
reg [31:0] soc_spiflash_sr = 32'd0;
reg [1:0] soc_spiflash_i1 = 2'd0;
reg [3:0] soc_spiflash_dqi = 4'd0;
reg [7:0] soc_spiflash_counter = 8'd0;
wire [12:0] soc_ddrphy_dfi_p0_address;
wire [2:0] soc_ddrphy_dfi_p0_bank;
wire soc_ddrphy_dfi_p0_cas_n;
wire soc_ddrphy_dfi_p0_cs_n;
wire soc_ddrphy_dfi_p0_ras_n;
wire soc_ddrphy_dfi_p0_we_n;
wire soc_ddrphy_dfi_p0_cke;
wire soc_ddrphy_dfi_p0_odt;
wire soc_ddrphy_dfi_p0_reset_n;
wire soc_ddrphy_dfi_p0_act_n;
wire [31:0] soc_ddrphy_dfi_p0_wrdata;
wire soc_ddrphy_dfi_p0_wrdata_en;
wire [3:0] soc_ddrphy_dfi_p0_wrdata_mask;
wire soc_ddrphy_dfi_p0_rddata_en;
wire [31:0] soc_ddrphy_dfi_p0_rddata;
wire soc_ddrphy_dfi_p0_rddata_valid;
wire [12:0] soc_ddrphy_dfi_p1_address;
wire [2:0] soc_ddrphy_dfi_p1_bank;
wire soc_ddrphy_dfi_p1_cas_n;
wire soc_ddrphy_dfi_p1_cs_n;
wire soc_ddrphy_dfi_p1_ras_n;
wire soc_ddrphy_dfi_p1_we_n;
wire soc_ddrphy_dfi_p1_cke;
wire soc_ddrphy_dfi_p1_odt;
wire soc_ddrphy_dfi_p1_reset_n;
wire soc_ddrphy_dfi_p1_act_n;
wire [31:0] soc_ddrphy_dfi_p1_wrdata;
wire soc_ddrphy_dfi_p1_wrdata_en;
wire [3:0] soc_ddrphy_dfi_p1_wrdata_mask;
wire soc_ddrphy_dfi_p1_rddata_en;
wire [31:0] soc_ddrphy_dfi_p1_rddata;
wire soc_ddrphy_dfi_p1_rddata_valid;
wire soc_ddrphy_clk4x_wr_strb;
wire soc_ddrphy_clk4x_rd_strb;
reg soc_ddrphy_phase_sel = 1'd0;
reg soc_ddrphy_phase_half = 1'd0;
reg soc_ddrphy_phase_sys = 1'd0;
reg [12:0] soc_ddrphy_record0_address = 13'd0;
reg [2:0] soc_ddrphy_record0_bank = 3'd0;
reg soc_ddrphy_record0_cas_n = 1'd0;
reg soc_ddrphy_record0_cs_n = 1'd0;
reg soc_ddrphy_record0_ras_n = 1'd0;
reg soc_ddrphy_record0_we_n = 1'd0;
reg soc_ddrphy_record0_cke = 1'd0;
reg soc_ddrphy_record0_odt = 1'd0;
reg soc_ddrphy_record0_reset_n = 1'd0;
reg [12:0] soc_ddrphy_record1_address = 13'd0;
reg [2:0] soc_ddrphy_record1_bank = 3'd0;
reg soc_ddrphy_record1_cas_n = 1'd0;
reg soc_ddrphy_record1_cs_n = 1'd0;
reg soc_ddrphy_record1_ras_n = 1'd0;
reg soc_ddrphy_record1_we_n = 1'd0;
reg soc_ddrphy_record1_cke = 1'd0;
reg soc_ddrphy_record1_odt = 1'd0;
reg soc_ddrphy_record1_reset_n = 1'd0;
reg [3:0] soc_ddrphy_bitslip_cnt = 4'd0;
reg soc_ddrphy_bitslip_inc = 1'd0;
wire soc_ddrphy_sdram_half_clk_n;
reg soc_ddrphy_postamble = 1'd0;
wire soc_ddrphy_drive_dqs;
wire soc_ddrphy_dqs_t_d0;
wire soc_ddrphy_dqs_t_d1;
wire [1:0] soc_ddrphy_dqs_o;
wire [1:0] soc_ddrphy_dqs_t;
wire [31:0] soc_ddrphy_record0_wrdata;
wire soc_ddrphy_record0_wrdata_en;
wire [3:0] soc_ddrphy_record0_wrdata_mask;
wire soc_ddrphy_record0_rddata_en;
wire [31:0] soc_ddrphy_record0_rddata;
wire [31:0] soc_ddrphy_record1_wrdata;
wire soc_ddrphy_record1_wrdata_en;
wire [3:0] soc_ddrphy_record1_wrdata_mask;
wire soc_ddrphy_record1_rddata_en;
wire [31:0] soc_ddrphy_record1_rddata;
reg [31:0] soc_ddrphy_record2_wrdata = 32'd0;
reg [3:0] soc_ddrphy_record2_wrdata_mask = 4'd0;
reg [31:0] soc_ddrphy_record3_wrdata = 32'd0;
reg [3:0] soc_ddrphy_record3_wrdata_mask = 4'd0;
wire soc_ddrphy_drive_dq;
wire soc_ddrphy_drive_dq_n0;
reg soc_ddrphy_drive_dq_n1 = 1'd0;
wire [15:0] soc_ddrphy_dq_t;
wire [15:0] soc_ddrphy_dq_o;
wire [15:0] soc_ddrphy_dq_i;
wire soc_ddrphy_wrdata_en;
reg soc_ddrphy_wrdata_en_d = 1'd0;
reg [2:0] soc_ddrphy_r_dfi_wrdata_en = 3'd0;
wire soc_ddrphy_rddata_en;
reg [4:0] soc_ddrphy_rddata_sr = 5'd0;
wire [12:0] soc_videosoc_sdram_inti_p0_address;
wire [2:0] soc_videosoc_sdram_inti_p0_bank;
reg soc_videosoc_sdram_inti_p0_cas_n = 1'd1;
reg soc_videosoc_sdram_inti_p0_cs_n = 1'd1;
reg soc_videosoc_sdram_inti_p0_ras_n = 1'd1;
reg soc_videosoc_sdram_inti_p0_we_n = 1'd1;
wire soc_videosoc_sdram_inti_p0_cke;
wire soc_videosoc_sdram_inti_p0_odt;
wire soc_videosoc_sdram_inti_p0_reset_n;
reg soc_videosoc_sdram_inti_p0_act_n = 1'd1;
wire [31:0] soc_videosoc_sdram_inti_p0_wrdata;
wire soc_videosoc_sdram_inti_p0_wrdata_en;
wire [3:0] soc_videosoc_sdram_inti_p0_wrdata_mask;
wire soc_videosoc_sdram_inti_p0_rddata_en;
reg [31:0] soc_videosoc_sdram_inti_p0_rddata = 32'd0;
reg soc_videosoc_sdram_inti_p0_rddata_valid = 1'd0;
wire [12:0] soc_videosoc_sdram_inti_p1_address;
wire [2:0] soc_videosoc_sdram_inti_p1_bank;
reg soc_videosoc_sdram_inti_p1_cas_n = 1'd1;
reg soc_videosoc_sdram_inti_p1_cs_n = 1'd1;
reg soc_videosoc_sdram_inti_p1_ras_n = 1'd1;
reg soc_videosoc_sdram_inti_p1_we_n = 1'd1;
wire soc_videosoc_sdram_inti_p1_cke;
wire soc_videosoc_sdram_inti_p1_odt;
wire soc_videosoc_sdram_inti_p1_reset_n;
reg soc_videosoc_sdram_inti_p1_act_n = 1'd1;
wire [31:0] soc_videosoc_sdram_inti_p1_wrdata;
wire soc_videosoc_sdram_inti_p1_wrdata_en;
wire [3:0] soc_videosoc_sdram_inti_p1_wrdata_mask;
wire soc_videosoc_sdram_inti_p1_rddata_en;
reg [31:0] soc_videosoc_sdram_inti_p1_rddata = 32'd0;
reg soc_videosoc_sdram_inti_p1_rddata_valid = 1'd0;
wire [12:0] soc_videosoc_sdram_slave_p0_address;
wire [2:0] soc_videosoc_sdram_slave_p0_bank;
wire soc_videosoc_sdram_slave_p0_cas_n;
wire soc_videosoc_sdram_slave_p0_cs_n;
wire soc_videosoc_sdram_slave_p0_ras_n;
wire soc_videosoc_sdram_slave_p0_we_n;
wire soc_videosoc_sdram_slave_p0_cke;
wire soc_videosoc_sdram_slave_p0_odt;
wire soc_videosoc_sdram_slave_p0_reset_n;
wire soc_videosoc_sdram_slave_p0_act_n;
wire [31:0] soc_videosoc_sdram_slave_p0_wrdata;
wire soc_videosoc_sdram_slave_p0_wrdata_en;
wire [3:0] soc_videosoc_sdram_slave_p0_wrdata_mask;
wire soc_videosoc_sdram_slave_p0_rddata_en;
reg [31:0] soc_videosoc_sdram_slave_p0_rddata = 32'd0;
reg soc_videosoc_sdram_slave_p0_rddata_valid = 1'd0;
wire [12:0] soc_videosoc_sdram_slave_p1_address;
wire [2:0] soc_videosoc_sdram_slave_p1_bank;
wire soc_videosoc_sdram_slave_p1_cas_n;
wire soc_videosoc_sdram_slave_p1_cs_n;
wire soc_videosoc_sdram_slave_p1_ras_n;
wire soc_videosoc_sdram_slave_p1_we_n;
wire soc_videosoc_sdram_slave_p1_cke;
wire soc_videosoc_sdram_slave_p1_odt;
wire soc_videosoc_sdram_slave_p1_reset_n;
wire soc_videosoc_sdram_slave_p1_act_n;
wire [31:0] soc_videosoc_sdram_slave_p1_wrdata;
wire soc_videosoc_sdram_slave_p1_wrdata_en;
wire [3:0] soc_videosoc_sdram_slave_p1_wrdata_mask;
wire soc_videosoc_sdram_slave_p1_rddata_en;
reg [31:0] soc_videosoc_sdram_slave_p1_rddata = 32'd0;
reg soc_videosoc_sdram_slave_p1_rddata_valid = 1'd0;
reg [12:0] soc_videosoc_sdram_master_p0_address = 13'd0;
reg [2:0] soc_videosoc_sdram_master_p0_bank = 3'd0;
reg soc_videosoc_sdram_master_p0_cas_n = 1'd1;
reg soc_videosoc_sdram_master_p0_cs_n = 1'd1;
reg soc_videosoc_sdram_master_p0_ras_n = 1'd1;
reg soc_videosoc_sdram_master_p0_we_n = 1'd1;
reg soc_videosoc_sdram_master_p0_cke = 1'd0;
reg soc_videosoc_sdram_master_p0_odt = 1'd0;
reg soc_videosoc_sdram_master_p0_reset_n = 1'd0;
reg soc_videosoc_sdram_master_p0_act_n = 1'd1;
reg [31:0] soc_videosoc_sdram_master_p0_wrdata = 32'd0;
reg soc_videosoc_sdram_master_p0_wrdata_en = 1'd0;
reg [3:0] soc_videosoc_sdram_master_p0_wrdata_mask = 4'd0;
reg soc_videosoc_sdram_master_p0_rddata_en = 1'd0;
wire [31:0] soc_videosoc_sdram_master_p0_rddata;
wire soc_videosoc_sdram_master_p0_rddata_valid;
reg [12:0] soc_videosoc_sdram_master_p1_address = 13'd0;
reg [2:0] soc_videosoc_sdram_master_p1_bank = 3'd0;
reg soc_videosoc_sdram_master_p1_cas_n = 1'd1;
reg soc_videosoc_sdram_master_p1_cs_n = 1'd1;
reg soc_videosoc_sdram_master_p1_ras_n = 1'd1;
reg soc_videosoc_sdram_master_p1_we_n = 1'd1;
reg soc_videosoc_sdram_master_p1_cke = 1'd0;
reg soc_videosoc_sdram_master_p1_odt = 1'd0;
reg soc_videosoc_sdram_master_p1_reset_n = 1'd0;
reg soc_videosoc_sdram_master_p1_act_n = 1'd1;
reg [31:0] soc_videosoc_sdram_master_p1_wrdata = 32'd0;
reg soc_videosoc_sdram_master_p1_wrdata_en = 1'd0;
reg [3:0] soc_videosoc_sdram_master_p1_wrdata_mask = 4'd0;
reg soc_videosoc_sdram_master_p1_rddata_en = 1'd0;
wire [31:0] soc_videosoc_sdram_master_p1_rddata;
wire soc_videosoc_sdram_master_p1_rddata_valid;
reg [3:0] soc_videosoc_sdram_storage_full = 4'd0;
wire [3:0] soc_videosoc_sdram_storage;
reg soc_videosoc_sdram_re = 1'd0;
reg [5:0] soc_videosoc_sdram_phaseinjector0_command_storage_full = 6'd0;
wire [5:0] soc_videosoc_sdram_phaseinjector0_command_storage;
reg soc_videosoc_sdram_phaseinjector0_command_re = 1'd0;
wire soc_videosoc_sdram_phaseinjector0_command_issue_re;
wire soc_videosoc_sdram_phaseinjector0_command_issue_r;
reg soc_videosoc_sdram_phaseinjector0_command_issue_w = 1'd0;
reg [12:0] soc_videosoc_sdram_phaseinjector0_address_storage_full = 13'd0;
wire [12:0] soc_videosoc_sdram_phaseinjector0_address_storage;
reg soc_videosoc_sdram_phaseinjector0_address_re = 1'd0;
reg [2:0] soc_videosoc_sdram_phaseinjector0_baddress_storage_full = 3'd0;
wire [2:0] soc_videosoc_sdram_phaseinjector0_baddress_storage;
reg soc_videosoc_sdram_phaseinjector0_baddress_re = 1'd0;
reg [31:0] soc_videosoc_sdram_phaseinjector0_wrdata_storage_full = 32'd0;
wire [31:0] soc_videosoc_sdram_phaseinjector0_wrdata_storage;
reg soc_videosoc_sdram_phaseinjector0_wrdata_re = 1'd0;
reg [31:0] soc_videosoc_sdram_phaseinjector0_status = 32'd0;
reg [5:0] soc_videosoc_sdram_phaseinjector1_command_storage_full = 6'd0;
wire [5:0] soc_videosoc_sdram_phaseinjector1_command_storage;
reg soc_videosoc_sdram_phaseinjector1_command_re = 1'd0;
wire soc_videosoc_sdram_phaseinjector1_command_issue_re;
wire soc_videosoc_sdram_phaseinjector1_command_issue_r;
reg soc_videosoc_sdram_phaseinjector1_command_issue_w = 1'd0;
reg [12:0] soc_videosoc_sdram_phaseinjector1_address_storage_full = 13'd0;
wire [12:0] soc_videosoc_sdram_phaseinjector1_address_storage;
reg soc_videosoc_sdram_phaseinjector1_address_re = 1'd0;
reg [2:0] soc_videosoc_sdram_phaseinjector1_baddress_storage_full = 3'd0;
wire [2:0] soc_videosoc_sdram_phaseinjector1_baddress_storage;
reg soc_videosoc_sdram_phaseinjector1_baddress_re = 1'd0;
reg [31:0] soc_videosoc_sdram_phaseinjector1_wrdata_storage_full = 32'd0;
wire [31:0] soc_videosoc_sdram_phaseinjector1_wrdata_storage;
reg soc_videosoc_sdram_phaseinjector1_wrdata_re = 1'd0;
reg [31:0] soc_videosoc_sdram_phaseinjector1_status = 32'd0;
reg [12:0] soc_videosoc_sdram_dfi_p0_address = 13'd0;
reg [2:0] soc_videosoc_sdram_dfi_p0_bank = 3'd0;
reg soc_videosoc_sdram_dfi_p0_cas_n = 1'd1;
reg soc_videosoc_sdram_dfi_p0_cs_n = 1'd1;
reg soc_videosoc_sdram_dfi_p0_ras_n = 1'd1;
reg soc_videosoc_sdram_dfi_p0_we_n = 1'd1;
wire soc_videosoc_sdram_dfi_p0_cke;
wire soc_videosoc_sdram_dfi_p0_odt;
wire soc_videosoc_sdram_dfi_p0_reset_n;
reg soc_videosoc_sdram_dfi_p0_act_n = 1'd1;
wire [31:0] soc_videosoc_sdram_dfi_p0_wrdata;
reg soc_videosoc_sdram_dfi_p0_wrdata_en = 1'd0;
wire [3:0] soc_videosoc_sdram_dfi_p0_wrdata_mask;
reg soc_videosoc_sdram_dfi_p0_rddata_en = 1'd0;
wire [31:0] soc_videosoc_sdram_dfi_p0_rddata;
wire soc_videosoc_sdram_dfi_p0_rddata_valid;
reg [12:0] soc_videosoc_sdram_dfi_p1_address = 13'd0;
reg [2:0] soc_videosoc_sdram_dfi_p1_bank = 3'd0;
reg soc_videosoc_sdram_dfi_p1_cas_n = 1'd1;
reg soc_videosoc_sdram_dfi_p1_cs_n = 1'd1;
reg soc_videosoc_sdram_dfi_p1_ras_n = 1'd1;
reg soc_videosoc_sdram_dfi_p1_we_n = 1'd1;
wire soc_videosoc_sdram_dfi_p1_cke;
wire soc_videosoc_sdram_dfi_p1_odt;
wire soc_videosoc_sdram_dfi_p1_reset_n;
reg soc_videosoc_sdram_dfi_p1_act_n = 1'd1;
wire [31:0] soc_videosoc_sdram_dfi_p1_wrdata;
reg soc_videosoc_sdram_dfi_p1_wrdata_en = 1'd0;
wire [3:0] soc_videosoc_sdram_dfi_p1_wrdata_mask;
reg soc_videosoc_sdram_dfi_p1_rddata_en = 1'd0;
wire [31:0] soc_videosoc_sdram_dfi_p1_rddata;
wire soc_videosoc_sdram_dfi_p1_rddata_valid;
wire soc_videosoc_sdram_interface_bank0_valid;
wire soc_videosoc_sdram_interface_bank0_ready;
wire soc_videosoc_sdram_interface_bank0_we;
wire [20:0] soc_videosoc_sdram_interface_bank0_addr;
wire soc_videosoc_sdram_interface_bank0_lock;
wire soc_videosoc_sdram_interface_bank0_wdata_ready;
wire soc_videosoc_sdram_interface_bank0_rdata_valid;
wire soc_videosoc_sdram_interface_bank1_valid;
wire soc_videosoc_sdram_interface_bank1_ready;
wire soc_videosoc_sdram_interface_bank1_we;
wire [20:0] soc_videosoc_sdram_interface_bank1_addr;
wire soc_videosoc_sdram_interface_bank1_lock;
wire soc_videosoc_sdram_interface_bank1_wdata_ready;
wire soc_videosoc_sdram_interface_bank1_rdata_valid;
wire soc_videosoc_sdram_interface_bank2_valid;
wire soc_videosoc_sdram_interface_bank2_ready;
wire soc_videosoc_sdram_interface_bank2_we;
wire [20:0] soc_videosoc_sdram_interface_bank2_addr;
wire soc_videosoc_sdram_interface_bank2_lock;
wire soc_videosoc_sdram_interface_bank2_wdata_ready;
wire soc_videosoc_sdram_interface_bank2_rdata_valid;
wire soc_videosoc_sdram_interface_bank3_valid;
wire soc_videosoc_sdram_interface_bank3_ready;
wire soc_videosoc_sdram_interface_bank3_we;
wire [20:0] soc_videosoc_sdram_interface_bank3_addr;
wire soc_videosoc_sdram_interface_bank3_lock;
wire soc_videosoc_sdram_interface_bank3_wdata_ready;
wire soc_videosoc_sdram_interface_bank3_rdata_valid;
wire soc_videosoc_sdram_interface_bank4_valid;
wire soc_videosoc_sdram_interface_bank4_ready;
wire soc_videosoc_sdram_interface_bank4_we;
wire [20:0] soc_videosoc_sdram_interface_bank4_addr;
wire soc_videosoc_sdram_interface_bank4_lock;
wire soc_videosoc_sdram_interface_bank4_wdata_ready;
wire soc_videosoc_sdram_interface_bank4_rdata_valid;
wire soc_videosoc_sdram_interface_bank5_valid;
wire soc_videosoc_sdram_interface_bank5_ready;
wire soc_videosoc_sdram_interface_bank5_we;
wire [20:0] soc_videosoc_sdram_interface_bank5_addr;
wire soc_videosoc_sdram_interface_bank5_lock;
wire soc_videosoc_sdram_interface_bank5_wdata_ready;
wire soc_videosoc_sdram_interface_bank5_rdata_valid;
wire soc_videosoc_sdram_interface_bank6_valid;
wire soc_videosoc_sdram_interface_bank6_ready;
wire soc_videosoc_sdram_interface_bank6_we;
wire [20:0] soc_videosoc_sdram_interface_bank6_addr;
wire soc_videosoc_sdram_interface_bank6_lock;
wire soc_videosoc_sdram_interface_bank6_wdata_ready;
wire soc_videosoc_sdram_interface_bank6_rdata_valid;
wire soc_videosoc_sdram_interface_bank7_valid;
wire soc_videosoc_sdram_interface_bank7_ready;
wire soc_videosoc_sdram_interface_bank7_we;
wire [20:0] soc_videosoc_sdram_interface_bank7_addr;
wire soc_videosoc_sdram_interface_bank7_lock;
wire soc_videosoc_sdram_interface_bank7_wdata_ready;
wire soc_videosoc_sdram_interface_bank7_rdata_valid;
reg [63:0] soc_videosoc_sdram_interface_wdata = 64'd0;
reg [7:0] soc_videosoc_sdram_interface_wdata_we = 8'd0;
wire [63:0] soc_videosoc_sdram_interface_rdata;
reg soc_videosoc_sdram_cmd_valid = 1'd0;
reg soc_videosoc_sdram_cmd_ready = 1'd0;
reg soc_videosoc_sdram_cmd_last = 1'd0;
reg [12:0] soc_videosoc_sdram_cmd_payload_a = 13'd0;
reg [2:0] soc_videosoc_sdram_cmd_payload_ba = 3'd0;
reg soc_videosoc_sdram_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_cmd_payload_is_write = 1'd0;
wire soc_videosoc_sdram_timer_wait;
wire soc_videosoc_sdram_timer_done;
reg [9:0] soc_videosoc_sdram_timer_count = 10'd585;
reg soc_videosoc_sdram_timer_load = 1'd0;
reg [9:0] soc_videosoc_sdram_timer_load_count = 10'd0;
wire soc_videosoc_sdram_timer_reset;
reg soc_videosoc_sdram_generator_start = 1'd0;
reg soc_videosoc_sdram_generator_done = 1'd0;
reg [3:0] soc_videosoc_sdram_generator_counter = 4'd0;
wire soc_videosoc_sdram_bankmachine0_req_valid;
wire soc_videosoc_sdram_bankmachine0_req_ready;
wire soc_videosoc_sdram_bankmachine0_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine0_req_addr;
wire soc_videosoc_sdram_bankmachine0_req_lock;
reg soc_videosoc_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine0_refresh_req;
reg soc_videosoc_sdram_bankmachine0_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine0_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine0_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [23:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [23:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [3:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine0_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine0_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine0_row = 13'd0;
reg soc_videosoc_sdram_bankmachine0_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine0_row_hit;
reg soc_videosoc_sdram_bankmachine0_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine0_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine0_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine0_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine0_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine0_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine0_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine0_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine0_trascon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine1_req_valid;
wire soc_videosoc_sdram_bankmachine1_req_ready;
wire soc_videosoc_sdram_bankmachine1_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine1_req_addr;
wire soc_videosoc_sdram_bankmachine1_req_lock;
reg soc_videosoc_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine1_refresh_req;
reg soc_videosoc_sdram_bankmachine1_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine1_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine1_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [23:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [23:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [3:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine1_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine1_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine1_row = 13'd0;
reg soc_videosoc_sdram_bankmachine1_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine1_row_hit;
reg soc_videosoc_sdram_bankmachine1_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine1_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine1_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine1_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine1_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine1_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine1_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine1_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine1_trascon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine2_req_valid;
wire soc_videosoc_sdram_bankmachine2_req_ready;
wire soc_videosoc_sdram_bankmachine2_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine2_req_addr;
wire soc_videosoc_sdram_bankmachine2_req_lock;
reg soc_videosoc_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine2_refresh_req;
reg soc_videosoc_sdram_bankmachine2_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine2_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine2_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [23:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [23:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [3:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine2_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine2_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine2_row = 13'd0;
reg soc_videosoc_sdram_bankmachine2_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine2_row_hit;
reg soc_videosoc_sdram_bankmachine2_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine2_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine2_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine2_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine2_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine2_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine2_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine2_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine2_trascon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine3_req_valid;
wire soc_videosoc_sdram_bankmachine3_req_ready;
wire soc_videosoc_sdram_bankmachine3_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine3_req_addr;
wire soc_videosoc_sdram_bankmachine3_req_lock;
reg soc_videosoc_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine3_refresh_req;
reg soc_videosoc_sdram_bankmachine3_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine3_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine3_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [23:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [23:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [3:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine3_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine3_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine3_row = 13'd0;
reg soc_videosoc_sdram_bankmachine3_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine3_row_hit;
reg soc_videosoc_sdram_bankmachine3_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine3_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine3_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine3_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine3_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine3_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine3_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine3_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine3_trascon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine4_req_valid;
wire soc_videosoc_sdram_bankmachine4_req_ready;
wire soc_videosoc_sdram_bankmachine4_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine4_req_addr;
wire soc_videosoc_sdram_bankmachine4_req_lock;
reg soc_videosoc_sdram_bankmachine4_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine4_refresh_req;
reg soc_videosoc_sdram_bankmachine4_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine4_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine4_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine4_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
wire [23:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
wire [23:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
reg [3:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine4_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine4_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine4_row = 13'd0;
reg soc_videosoc_sdram_bankmachine4_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine4_row_hit;
reg soc_videosoc_sdram_bankmachine4_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine4_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine4_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine4_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine4_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine4_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine4_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine4_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine4_trascon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine5_req_valid;
wire soc_videosoc_sdram_bankmachine5_req_ready;
wire soc_videosoc_sdram_bankmachine5_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine5_req_addr;
wire soc_videosoc_sdram_bankmachine5_req_lock;
reg soc_videosoc_sdram_bankmachine5_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine5_refresh_req;
reg soc_videosoc_sdram_bankmachine5_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine5_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine5_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine5_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
wire [23:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
wire [23:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
reg [3:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine5_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine5_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine5_row = 13'd0;
reg soc_videosoc_sdram_bankmachine5_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine5_row_hit;
reg soc_videosoc_sdram_bankmachine5_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine5_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine5_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine5_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine5_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine5_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine5_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine5_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine5_trascon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine6_req_valid;
wire soc_videosoc_sdram_bankmachine6_req_ready;
wire soc_videosoc_sdram_bankmachine6_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine6_req_addr;
wire soc_videosoc_sdram_bankmachine6_req_lock;
reg soc_videosoc_sdram_bankmachine6_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine6_refresh_req;
reg soc_videosoc_sdram_bankmachine6_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine6_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine6_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine6_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
wire [23:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
wire [23:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
reg [3:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine6_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine6_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine6_row = 13'd0;
reg soc_videosoc_sdram_bankmachine6_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine6_row_hit;
reg soc_videosoc_sdram_bankmachine6_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine6_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine6_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine6_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine6_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine6_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine6_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine6_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine6_trascon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine7_req_valid;
wire soc_videosoc_sdram_bankmachine7_req_ready;
wire soc_videosoc_sdram_bankmachine7_req_we;
wire [20:0] soc_videosoc_sdram_bankmachine7_req_addr;
wire soc_videosoc_sdram_bankmachine7_req_lock;
reg soc_videosoc_sdram_bankmachine7_req_wdata_ready = 1'd0;
reg soc_videosoc_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire soc_videosoc_sdram_bankmachine7_refresh_req;
reg soc_videosoc_sdram_bankmachine7_refresh_gnt = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_ready = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine7_cmd_payload_a = 13'd0;
wire [2:0] soc_videosoc_sdram_bankmachine7_cmd_payload_ba;
reg soc_videosoc_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg soc_videosoc_sdram_bankmachine7_auto_precharge = 1'd0;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
reg soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
wire [23:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
wire [23:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
reg [3:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level = 4'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [23:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
wire [23:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
wire [2:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr;
wire [23:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_valid;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_ready;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_first;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_last;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_payload_we;
wire [20:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_source_valid;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_source_ready;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_source_first;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_source_last;
reg soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0;
reg [20:0] soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr = 21'd0;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
wire soc_videosoc_sdram_bankmachine7_cmd_buffer_busy;
reg soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_buffer_first_n = 1'd0;
reg soc_videosoc_sdram_bankmachine7_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_videosoc_sdram_bankmachine7_row = 13'd0;
reg soc_videosoc_sdram_bankmachine7_row_opened = 1'd0;
wire soc_videosoc_sdram_bankmachine7_row_hit;
reg soc_videosoc_sdram_bankmachine7_row_open = 1'd0;
reg soc_videosoc_sdram_bankmachine7_row_close = 1'd0;
reg soc_videosoc_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire soc_videosoc_sdram_bankmachine7_twtpcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine7_twtpcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_bankmachine7_twtpcon_count = 3'd0;
wire soc_videosoc_sdram_bankmachine7_trccon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine7_trccon_ready = 1'd1;
wire soc_videosoc_sdram_bankmachine7_trascon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_bankmachine7_trascon_ready = 1'd1;
wire soc_videosoc_sdram_ras_allowed;
wire soc_videosoc_sdram_cas_allowed;
reg soc_videosoc_sdram_choose_cmd_want_reads = 1'd0;
reg soc_videosoc_sdram_choose_cmd_want_writes = 1'd0;
reg soc_videosoc_sdram_choose_cmd_want_cmds = 1'd0;
reg soc_videosoc_sdram_choose_cmd_want_activates = 1'd0;
wire soc_videosoc_sdram_choose_cmd_cmd_valid;
reg soc_videosoc_sdram_choose_cmd_cmd_ready = 1'd0;
wire [12:0] soc_videosoc_sdram_choose_cmd_cmd_payload_a;
wire [2:0] soc_videosoc_sdram_choose_cmd_cmd_payload_ba;
reg soc_videosoc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire soc_videosoc_sdram_choose_cmd_cmd_payload_is_cmd;
wire soc_videosoc_sdram_choose_cmd_cmd_payload_is_read;
wire soc_videosoc_sdram_choose_cmd_cmd_payload_is_write;
reg [7:0] soc_videosoc_sdram_choose_cmd_valids = 8'd0;
wire [7:0] soc_videosoc_sdram_choose_cmd_request;
reg [2:0] soc_videosoc_sdram_choose_cmd_grant = 3'd0;
wire soc_videosoc_sdram_choose_cmd_ce;
reg soc_videosoc_sdram_choose_req_want_reads = 1'd0;
reg soc_videosoc_sdram_choose_req_want_writes = 1'd0;
reg soc_videosoc_sdram_choose_req_want_cmds = 1'd0;
reg soc_videosoc_sdram_choose_req_want_activates = 1'd0;
wire soc_videosoc_sdram_choose_req_cmd_valid;
reg soc_videosoc_sdram_choose_req_cmd_ready = 1'd0;
wire [12:0] soc_videosoc_sdram_choose_req_cmd_payload_a;
wire [2:0] soc_videosoc_sdram_choose_req_cmd_payload_ba;
reg soc_videosoc_sdram_choose_req_cmd_payload_cas = 1'd0;
reg soc_videosoc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg soc_videosoc_sdram_choose_req_cmd_payload_we = 1'd0;
wire soc_videosoc_sdram_choose_req_cmd_payload_is_cmd;
wire soc_videosoc_sdram_choose_req_cmd_payload_is_read;
wire soc_videosoc_sdram_choose_req_cmd_payload_is_write;
reg [7:0] soc_videosoc_sdram_choose_req_valids = 8'd0;
wire [7:0] soc_videosoc_sdram_choose_req_request;
reg [2:0] soc_videosoc_sdram_choose_req_grant = 3'd0;
wire soc_videosoc_sdram_choose_req_ce;
reg [12:0] soc_videosoc_sdram_nop_a = 13'd0;
reg [2:0] soc_videosoc_sdram_nop_ba = 3'd0;
reg [1:0] soc_videosoc_sdram_steerer_sel0 = 2'd0;
reg [1:0] soc_videosoc_sdram_steerer_sel1 = 2'd0;
reg soc_videosoc_sdram_steerer0 = 1'd1;
reg soc_videosoc_sdram_steerer1 = 1'd1;
reg soc_videosoc_sdram_steerer2 = 1'd1;
reg soc_videosoc_sdram_steerer3 = 1'd1;
wire soc_videosoc_sdram_trrdcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_trrdcon_ready = 1'd1;
wire soc_videosoc_sdram_tfawcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_tfawcon_ready = 1'd1;
wire soc_videosoc_sdram_tccdcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_tccdcon_ready = 1'd1;
reg soc_videosoc_sdram_tccdcon_count = 1'd0;
wire soc_videosoc_sdram_twtrcon_valid;
(* register_balancing = "no" *) reg soc_videosoc_sdram_twtrcon_ready = 1'd1;
reg [2:0] soc_videosoc_sdram_twtrcon_count = 3'd0;
wire soc_videosoc_sdram_read_available;
wire soc_videosoc_sdram_write_available;
reg soc_videosoc_sdram_en0 = 1'd0;
wire soc_videosoc_sdram_max_time0;
reg [4:0] soc_videosoc_sdram_time0 = 5'd0;
reg soc_videosoc_sdram_en1 = 1'd0;
wire soc_videosoc_sdram_max_time1;
reg [3:0] soc_videosoc_sdram_time1 = 4'd0;
wire soc_videosoc_sdram_go_to_refresh;
wire soc_videosoc_sdram_bandwidth_update_re;
wire soc_videosoc_sdram_bandwidth_update_r;
reg soc_videosoc_sdram_bandwidth_update_w = 1'd0;
reg [23:0] soc_videosoc_sdram_bandwidth_nreads_status = 24'd0;
reg [23:0] soc_videosoc_sdram_bandwidth_nwrites_status = 24'd0;
reg [6:0] soc_videosoc_sdram_bandwidth_data_width_status = 7'd64;
reg soc_videosoc_sdram_bandwidth_cmd_valid = 1'd0;
reg soc_videosoc_sdram_bandwidth_cmd_ready = 1'd0;
reg soc_videosoc_sdram_bandwidth_cmd_is_read = 1'd0;
reg soc_videosoc_sdram_bandwidth_cmd_is_write = 1'd0;
reg [23:0] soc_videosoc_sdram_bandwidth_counter = 24'd0;
reg soc_videosoc_sdram_bandwidth_period = 1'd0;
reg [23:0] soc_videosoc_sdram_bandwidth_nreads = 24'd0;
reg [23:0] soc_videosoc_sdram_bandwidth_nwrites = 24'd0;
reg [23:0] soc_videosoc_sdram_bandwidth_nreads_r = 24'd0;
reg [23:0] soc_videosoc_sdram_bandwidth_nwrites_r = 24'd0;
wire [29:0] soc_videosoc_interface1_wb_sdram_adr;
wire [31:0] soc_videosoc_interface1_wb_sdram_dat_w;
wire [31:0] soc_videosoc_interface1_wb_sdram_dat_r;
wire [3:0] soc_videosoc_interface1_wb_sdram_sel;
wire soc_videosoc_interface1_wb_sdram_cyc;
wire soc_videosoc_interface1_wb_sdram_stb;
wire soc_videosoc_interface1_wb_sdram_ack;
wire soc_videosoc_interface1_wb_sdram_we;
wire [2:0] soc_videosoc_interface1_wb_sdram_cti;
wire [1:0] soc_videosoc_interface1_wb_sdram_bte;
wire soc_videosoc_interface1_wb_sdram_err;
reg soc_videosoc_port_cmd_valid = 1'd0;
wire soc_videosoc_port_cmd_ready;
reg soc_videosoc_port_cmd_payload_we = 1'd0;
reg [23:0] soc_videosoc_port_cmd_payload_addr = 24'd0;
reg soc_videosoc_port_wdata_valid = 1'd0;
wire soc_videosoc_port_wdata_ready;
reg [63:0] soc_videosoc_port_wdata_payload_data = 64'd0;
reg [7:0] soc_videosoc_port_wdata_payload_we = 8'd0;
wire soc_videosoc_port_rdata_valid;
reg soc_videosoc_port_rdata_ready = 1'd0;
wire [63:0] soc_videosoc_port_rdata_payload_data;
wire [29:0] soc_videosoc_adr;
wire [63:0] soc_videosoc_dat_w;
reg [63:0] soc_videosoc_dat_r = 64'd0;
wire [7:0] soc_videosoc_sel;
reg soc_videosoc_cyc = 1'd0;
reg soc_videosoc_stb = 1'd0;
reg soc_videosoc_ack = 1'd0;
reg soc_videosoc_we = 1'd0;
wire [9:0] soc_videosoc_data_port_adr;
wire [63:0] soc_videosoc_data_port_dat_r;
reg [7:0] soc_videosoc_data_port_we = 8'd0;
reg [63:0] soc_videosoc_data_port_dat_w = 64'd0;
reg soc_videosoc_write_from_slave = 1'd0;
reg soc_videosoc_adr_offset_r = 1'd0;
wire [9:0] soc_videosoc_tag_port_adr;
wire [21:0] soc_videosoc_tag_port_dat_r;
reg soc_videosoc_tag_port_we = 1'd0;
wire [21:0] soc_videosoc_tag_port_dat_w;
wire [20:0] soc_videosoc_tag_do_tag;
wire soc_videosoc_tag_do_dirty;
wire [20:0] soc_videosoc_tag_di_tag;
reg soc_videosoc_tag_di_dirty = 1'd0;
reg soc_videosoc_word_clr = 1'd0;
reg soc_videosoc_word_inc = 1'd0;
wire soc_litedramnativeport0_cmd_valid0;
wire soc_litedramnativeport0_cmd_ready0;
wire soc_litedramnativeport0_cmd_payload_we0;
wire [23:0] soc_litedramnativeport0_cmd_payload_addr0;
wire soc_litedramnativeport0_wdata_valid;
wire soc_litedramnativeport0_wdata_ready;
wire [63:0] soc_litedramnativeport0_wdata_payload_data;
wire [7:0] soc_litedramnativeport0_wdata_payload_we;
wire soc_litedramnativeport0_rdata_valid0;
wire [63:0] soc_litedramnativeport0_rdata_payload_data0;
wire soc_hdmi_in0_edid_status;
reg soc_hdmi_in0_edid_storage_full = 1'd0;
wire soc_hdmi_in0_edid_storage;
reg soc_hdmi_in0_edid_re = 1'd0;
wire soc_hdmi_in0_edid_scl_raw;
reg soc_hdmi_in0_edid_sda_i = 1'd0;
wire soc_hdmi_in0_edid_sda_raw;
reg soc_hdmi_in0_edid_sda_drv = 1'd0;
reg soc_hdmi_in0_edid_sda_drv_reg = 1'd0;
wire soc_hdmi_in0_edid_sda_i_async;
wire soc_hdmi_in0_edid_sda_o;
reg soc_hdmi_in0_edid_scl_i = 1'd0;
reg [5:0] soc_hdmi_in0_edid_samp_count = 6'd0;
reg soc_hdmi_in0_edid_samp_carry = 1'd0;
reg soc_hdmi_in0_edid_scl_r = 1'd0;
reg soc_hdmi_in0_edid_sda_r = 1'd0;
wire soc_hdmi_in0_edid_scl_rising;
wire soc_hdmi_in0_edid_sda_rising;
wire soc_hdmi_in0_edid_sda_falling;
wire soc_hdmi_in0_edid_start;
reg [7:0] soc_hdmi_in0_edid_din = 8'd0;
reg [3:0] soc_hdmi_in0_edid_counter = 4'd0;
reg soc_hdmi_in0_edid_is_read = 1'd0;
reg soc_hdmi_in0_edid_update_is_read = 1'd0;
reg [7:0] soc_hdmi_in0_edid_offset_counter = 8'd0;
reg soc_hdmi_in0_edid_oc_load = 1'd0;
reg soc_hdmi_in0_edid_oc_inc = 1'd0;
wire [7:0] soc_hdmi_in0_edid_adr;
wire [7:0] soc_hdmi_in0_edid_dat_r;
reg soc_hdmi_in0_edid_data_bit = 1'd0;
reg soc_hdmi_in0_edid_zero_drv = 1'd0;
reg soc_hdmi_in0_edid_data_drv = 1'd0;
reg soc_hdmi_in0_edid_data_drv_en = 1'd0;
reg soc_hdmi_in0_edid_data_drv_stop = 1'd0;
reg soc_hdmi_in0_pll_reset_storage_full = 1'd1;
wire soc_hdmi_in0_pll_reset_storage;
reg soc_hdmi_in0_pll_reset_re = 1'd0;
wire soc_hdmi_in0_locked_status;
reg [4:0] soc_hdmi_in0_pll_adr_storage_full = 5'd0;
wire [4:0] soc_hdmi_in0_pll_adr_storage;
reg soc_hdmi_in0_pll_adr_re = 1'd0;
wire [15:0] soc_hdmi_in0_pll_dat_r_status;
reg [15:0] soc_hdmi_in0_pll_dat_w_storage_full = 16'd0;
wire [15:0] soc_hdmi_in0_pll_dat_w_storage;
reg soc_hdmi_in0_pll_dat_w_re = 1'd0;
wire soc_hdmi_in0_pll_read_re;
wire soc_hdmi_in0_pll_read_r;
reg soc_hdmi_in0_pll_read_w = 1'd0;
wire soc_hdmi_in0_pll_write_re;
wire soc_hdmi_in0_pll_write_r;
reg soc_hdmi_in0_pll_write_w = 1'd0;
reg soc_hdmi_in0_pll_drdy_status = 1'd0;
wire soc_hdmi_in0_locked;
wire soc_hdmi_in0_serdesstrobe;
wire hdmi_in0_pix_clk;
wire hdmi_in0_pix_rst;
wire hdmi_in0_pix_o_clk;
reg hdmi_in0_pix_o_rst = 1'd0;
wire hdmi_in0_pix2x_clk;
wire hdmi_in0_pix2x_rst;
wire hdmi_in0_pix10x_clk;
wire soc_hdmi_in0_clk_input;
wire soc_hdmi_in0_clkfbout;
wire soc_hdmi_in0_pll_locked;
wire soc_hdmi_in0_pll_clk0;
wire soc_hdmi_in0_pll_clk1;
wire soc_hdmi_in0_pll_clk2;
wire soc_hdmi_in0_pll_drdy;
wire soc_hdmi_in0_locked_async;
wire soc_hdmi_in0_s6datacapture0_serdesstrobe;
reg [9:0] soc_hdmi_in0_s6datacapture0_d = 10'd0;
wire soc_hdmi_in0_s6datacapture0_dly_ctl_re;
wire [5:0] soc_hdmi_in0_s6datacapture0_dly_ctl_r;
reg [5:0] soc_hdmi_in0_s6datacapture0_dly_ctl_w = 6'd0;
wire [1:0] soc_hdmi_in0_s6datacapture0_dly_busy_status;
wire [1:0] soc_hdmi_in0_s6datacapture0_phase_status;
wire soc_hdmi_in0_s6datacapture0_phase_reset_re;
wire soc_hdmi_in0_s6datacapture0_phase_reset_r;
reg soc_hdmi_in0_s6datacapture0_phase_reset_w = 1'd0;
wire soc_hdmi_in0_s6datacapture0_pad_se;
wire soc_hdmi_in0_s6datacapture0_pad_delayed_master;
wire soc_hdmi_in0_s6datacapture0_pad_delayed_slave;
wire soc_hdmi_in0_s6datacapture0_delay_inc;
wire soc_hdmi_in0_s6datacapture0_delay_ce;
wire soc_hdmi_in0_s6datacapture0_delay_master_cal;
wire soc_hdmi_in0_s6datacapture0_delay_master_rst;
wire soc_hdmi_in0_s6datacapture0_delay_master_busy;
wire soc_hdmi_in0_s6datacapture0_delay_slave_cal;
wire soc_hdmi_in0_s6datacapture0_delay_slave_rst;
wire soc_hdmi_in0_s6datacapture0_delay_slave_busy;
wire [4:0] soc_hdmi_in0_s6datacapture0_dsr2;
wire soc_hdmi_in0_s6datacapture0_pd_valid;
wire soc_hdmi_in0_s6datacapture0_pd_incdec;
wire soc_hdmi_in0_s6datacapture0_pd_edge;
wire soc_hdmi_in0_s6datacapture0_pd_cascade;
reg [7:0] soc_hdmi_in0_s6datacapture0_lateness = 8'd128;
wire soc_hdmi_in0_s6datacapture0_too_late;
wire soc_hdmi_in0_s6datacapture0_too_early;
wire soc_hdmi_in0_s6datacapture0_reset_lateness;
reg soc_hdmi_in0_s6datacapture0_delay_master_done_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_delay_master_done_o;
reg soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o;
reg soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture0_delay_master_pending = 1'd0;
reg soc_hdmi_in0_s6datacapture0_delay_slave_done_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_delay_slave_done_o;
reg soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o;
reg soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture0_delay_slave_pending = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_master_cal_i;
wire soc_hdmi_in0_s6datacapture0_do_delay_master_cal_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_master_rst_i;
wire soc_hdmi_in0_s6datacapture0_do_delay_master_rst_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_i;
wire soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_i;
wire soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_inc_i;
wire soc_hdmi_in0_s6datacapture0_do_delay_inc_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_dec_i;
wire soc_hdmi_in0_s6datacapture0_do_delay_dec_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o;
reg soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture0_sys_delay_master_pending = 1'd0;
reg soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_reset_lateness_i;
wire soc_hdmi_in0_s6datacapture0_do_reset_lateness_o;
reg soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o;
reg soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r = 1'd0;
reg [9:0] soc_hdmi_in0_s6datacapture0_dsr = 10'd0;
wire [9:0] soc_hdmi_in0_charsync0_raw_data;
reg soc_hdmi_in0_charsync0_synced = 1'd0;
reg [9:0] soc_hdmi_in0_charsync0_data = 10'd0;
wire soc_hdmi_in0_charsync0_char_synced_status;
wire [3:0] soc_hdmi_in0_charsync0_ctl_pos_status;
reg [9:0] soc_hdmi_in0_charsync0_raw_data1 = 10'd0;
wire [19:0] soc_hdmi_in0_charsync0_raw;
reg soc_hdmi_in0_charsync0_found_control = 1'd0;
reg [3:0] soc_hdmi_in0_charsync0_control_position = 4'd0;
reg [2:0] soc_hdmi_in0_charsync0_control_counter = 3'd0;
reg [3:0] soc_hdmi_in0_charsync0_previous_control_position = 4'd0;
reg [3:0] soc_hdmi_in0_charsync0_word_sel = 4'd0;
wire [9:0] soc_hdmi_in0_wer0_data;
wire soc_hdmi_in0_wer0_update_re;
wire soc_hdmi_in0_wer0_update_r;
reg soc_hdmi_in0_wer0_update_w = 1'd0;
reg [23:0] soc_hdmi_in0_wer0_status = 24'd0;
reg [8:0] soc_hdmi_in0_wer0_data_r = 9'd0;
reg [7:0] soc_hdmi_in0_wer0_transitions = 8'd0;
reg [3:0] soc_hdmi_in0_wer0_transition_count = 4'd0;
reg soc_hdmi_in0_wer0_is_control = 1'd0;
reg soc_hdmi_in0_wer0_is_error = 1'd0;
reg [23:0] soc_hdmi_in0_wer0_period_counter = 24'd0;
reg soc_hdmi_in0_wer0_period_done = 1'd0;
reg [23:0] soc_hdmi_in0_wer0_wer_counter = 24'd0;
reg [23:0] soc_hdmi_in0_wer0_wer_counter_r = 24'd0;
reg soc_hdmi_in0_wer0_wer_counter_r_updated = 1'd0;
reg [23:0] soc_hdmi_in0_wer0_wer_counter_sys = 24'd0;
wire soc_hdmi_in0_wer0_i;
wire soc_hdmi_in0_wer0_o;
reg soc_hdmi_in0_wer0_toggle_i = 1'd0;
wire soc_hdmi_in0_wer0_toggle_o;
reg soc_hdmi_in0_wer0_toggle_o_r = 1'd0;
wire soc_hdmi_in0_decoding0_valid_i;
wire [9:0] soc_hdmi_in0_decoding0_input;
reg soc_hdmi_in0_decoding0_valid_o = 1'd0;
reg [9:0] soc_hdmi_in0_decoding0_output_raw = 10'd0;
reg [7:0] soc_hdmi_in0_decoding0_output_d = 8'd0;
reg [1:0] soc_hdmi_in0_decoding0_output_c = 2'd0;
reg soc_hdmi_in0_decoding0_output_de = 1'd0;
wire soc_hdmi_in0_s6datacapture1_serdesstrobe;
reg [9:0] soc_hdmi_in0_s6datacapture1_d = 10'd0;
wire soc_hdmi_in0_s6datacapture1_dly_ctl_re;
wire [5:0] soc_hdmi_in0_s6datacapture1_dly_ctl_r;
reg [5:0] soc_hdmi_in0_s6datacapture1_dly_ctl_w = 6'd0;
wire [1:0] soc_hdmi_in0_s6datacapture1_dly_busy_status;
wire [1:0] soc_hdmi_in0_s6datacapture1_phase_status;
wire soc_hdmi_in0_s6datacapture1_phase_reset_re;
wire soc_hdmi_in0_s6datacapture1_phase_reset_r;
reg soc_hdmi_in0_s6datacapture1_phase_reset_w = 1'd0;
wire soc_hdmi_in0_s6datacapture1_pad_se;
wire soc_hdmi_in0_s6datacapture1_pad_delayed_master;
wire soc_hdmi_in0_s6datacapture1_pad_delayed_slave;
wire soc_hdmi_in0_s6datacapture1_delay_inc;
wire soc_hdmi_in0_s6datacapture1_delay_ce;
wire soc_hdmi_in0_s6datacapture1_delay_master_cal;
wire soc_hdmi_in0_s6datacapture1_delay_master_rst;
wire soc_hdmi_in0_s6datacapture1_delay_master_busy;
wire soc_hdmi_in0_s6datacapture1_delay_slave_cal;
wire soc_hdmi_in0_s6datacapture1_delay_slave_rst;
wire soc_hdmi_in0_s6datacapture1_delay_slave_busy;
wire [4:0] soc_hdmi_in0_s6datacapture1_dsr2;
wire soc_hdmi_in0_s6datacapture1_pd_valid;
wire soc_hdmi_in0_s6datacapture1_pd_incdec;
wire soc_hdmi_in0_s6datacapture1_pd_edge;
wire soc_hdmi_in0_s6datacapture1_pd_cascade;
reg [7:0] soc_hdmi_in0_s6datacapture1_lateness = 8'd128;
wire soc_hdmi_in0_s6datacapture1_too_late;
wire soc_hdmi_in0_s6datacapture1_too_early;
wire soc_hdmi_in0_s6datacapture1_reset_lateness;
reg soc_hdmi_in0_s6datacapture1_delay_master_done_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_delay_master_done_o;
reg soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o;
reg soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture1_delay_master_pending = 1'd0;
reg soc_hdmi_in0_s6datacapture1_delay_slave_done_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_delay_slave_done_o;
reg soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o;
reg soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture1_delay_slave_pending = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_master_cal_i;
wire soc_hdmi_in0_s6datacapture1_do_delay_master_cal_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_master_rst_i;
wire soc_hdmi_in0_s6datacapture1_do_delay_master_rst_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_i;
wire soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_i;
wire soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_inc_i;
wire soc_hdmi_in0_s6datacapture1_do_delay_inc_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_dec_i;
wire soc_hdmi_in0_s6datacapture1_do_delay_dec_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o;
reg soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture1_sys_delay_master_pending = 1'd0;
reg soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_reset_lateness_i;
wire soc_hdmi_in0_s6datacapture1_do_reset_lateness_o;
reg soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o;
reg soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r = 1'd0;
reg [9:0] soc_hdmi_in0_s6datacapture1_dsr = 10'd0;
wire [9:0] soc_hdmi_in0_charsync1_raw_data;
reg soc_hdmi_in0_charsync1_synced = 1'd0;
reg [9:0] soc_hdmi_in0_charsync1_data = 10'd0;
wire soc_hdmi_in0_charsync1_char_synced_status;
wire [3:0] soc_hdmi_in0_charsync1_ctl_pos_status;
reg [9:0] soc_hdmi_in0_charsync1_raw_data1 = 10'd0;
wire [19:0] soc_hdmi_in0_charsync1_raw;
reg soc_hdmi_in0_charsync1_found_control = 1'd0;
reg [3:0] soc_hdmi_in0_charsync1_control_position = 4'd0;
reg [2:0] soc_hdmi_in0_charsync1_control_counter = 3'd0;
reg [3:0] soc_hdmi_in0_charsync1_previous_control_position = 4'd0;
reg [3:0] soc_hdmi_in0_charsync1_word_sel = 4'd0;
wire [9:0] soc_hdmi_in0_wer1_data;
wire soc_hdmi_in0_wer1_update_re;
wire soc_hdmi_in0_wer1_update_r;
reg soc_hdmi_in0_wer1_update_w = 1'd0;
reg [23:0] soc_hdmi_in0_wer1_status = 24'd0;
reg [8:0] soc_hdmi_in0_wer1_data_r = 9'd0;
reg [7:0] soc_hdmi_in0_wer1_transitions = 8'd0;
reg [3:0] soc_hdmi_in0_wer1_transition_count = 4'd0;
reg soc_hdmi_in0_wer1_is_control = 1'd0;
reg soc_hdmi_in0_wer1_is_error = 1'd0;
reg [23:0] soc_hdmi_in0_wer1_period_counter = 24'd0;
reg soc_hdmi_in0_wer1_period_done = 1'd0;
reg [23:0] soc_hdmi_in0_wer1_wer_counter = 24'd0;
reg [23:0] soc_hdmi_in0_wer1_wer_counter_r = 24'd0;
reg soc_hdmi_in0_wer1_wer_counter_r_updated = 1'd0;
reg [23:0] soc_hdmi_in0_wer1_wer_counter_sys = 24'd0;
wire soc_hdmi_in0_wer1_i;
wire soc_hdmi_in0_wer1_o;
reg soc_hdmi_in0_wer1_toggle_i = 1'd0;
wire soc_hdmi_in0_wer1_toggle_o;
reg soc_hdmi_in0_wer1_toggle_o_r = 1'd0;
wire soc_hdmi_in0_decoding1_valid_i;
wire [9:0] soc_hdmi_in0_decoding1_input;
reg soc_hdmi_in0_decoding1_valid_o = 1'd0;
reg [9:0] soc_hdmi_in0_decoding1_output_raw = 10'd0;
reg [7:0] soc_hdmi_in0_decoding1_output_d = 8'd0;
reg [1:0] soc_hdmi_in0_decoding1_output_c = 2'd0;
reg soc_hdmi_in0_decoding1_output_de = 1'd0;
wire soc_hdmi_in0_s6datacapture2_serdesstrobe;
reg [9:0] soc_hdmi_in0_s6datacapture2_d = 10'd0;
wire soc_hdmi_in0_s6datacapture2_dly_ctl_re;
wire [5:0] soc_hdmi_in0_s6datacapture2_dly_ctl_r;
reg [5:0] soc_hdmi_in0_s6datacapture2_dly_ctl_w = 6'd0;
wire [1:0] soc_hdmi_in0_s6datacapture2_dly_busy_status;
wire [1:0] soc_hdmi_in0_s6datacapture2_phase_status;
wire soc_hdmi_in0_s6datacapture2_phase_reset_re;
wire soc_hdmi_in0_s6datacapture2_phase_reset_r;
reg soc_hdmi_in0_s6datacapture2_phase_reset_w = 1'd0;
wire soc_hdmi_in0_s6datacapture2_pad_se;
wire soc_hdmi_in0_s6datacapture2_pad_delayed_master;
wire soc_hdmi_in0_s6datacapture2_pad_delayed_slave;
wire soc_hdmi_in0_s6datacapture2_delay_inc;
wire soc_hdmi_in0_s6datacapture2_delay_ce;
wire soc_hdmi_in0_s6datacapture2_delay_master_cal;
wire soc_hdmi_in0_s6datacapture2_delay_master_rst;
wire soc_hdmi_in0_s6datacapture2_delay_master_busy;
wire soc_hdmi_in0_s6datacapture2_delay_slave_cal;
wire soc_hdmi_in0_s6datacapture2_delay_slave_rst;
wire soc_hdmi_in0_s6datacapture2_delay_slave_busy;
wire [4:0] soc_hdmi_in0_s6datacapture2_dsr2;
wire soc_hdmi_in0_s6datacapture2_pd_valid;
wire soc_hdmi_in0_s6datacapture2_pd_incdec;
wire soc_hdmi_in0_s6datacapture2_pd_edge;
wire soc_hdmi_in0_s6datacapture2_pd_cascade;
reg [7:0] soc_hdmi_in0_s6datacapture2_lateness = 8'd128;
wire soc_hdmi_in0_s6datacapture2_too_late;
wire soc_hdmi_in0_s6datacapture2_too_early;
wire soc_hdmi_in0_s6datacapture2_reset_lateness;
reg soc_hdmi_in0_s6datacapture2_delay_master_done_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_delay_master_done_o;
reg soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o;
reg soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture2_delay_master_pending = 1'd0;
reg soc_hdmi_in0_s6datacapture2_delay_slave_done_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_delay_slave_done_o;
reg soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o;
reg soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture2_delay_slave_pending = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_master_cal_i;
wire soc_hdmi_in0_s6datacapture2_do_delay_master_cal_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_master_rst_i;
wire soc_hdmi_in0_s6datacapture2_do_delay_master_rst_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_i;
wire soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_i;
wire soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_inc_i;
wire soc_hdmi_in0_s6datacapture2_do_delay_inc_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_dec_i;
wire soc_hdmi_in0_s6datacapture2_do_delay_dec_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o;
reg soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r = 1'd0;
reg soc_hdmi_in0_s6datacapture2_sys_delay_master_pending = 1'd0;
reg soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_reset_lateness_i;
wire soc_hdmi_in0_s6datacapture2_do_reset_lateness_o;
reg soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i = 1'd0;
wire soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o;
reg soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r = 1'd0;
reg [9:0] soc_hdmi_in0_s6datacapture2_dsr = 10'd0;
wire [9:0] soc_hdmi_in0_charsync2_raw_data;
reg soc_hdmi_in0_charsync2_synced = 1'd0;
reg [9:0] soc_hdmi_in0_charsync2_data = 10'd0;
wire soc_hdmi_in0_charsync2_char_synced_status;
wire [3:0] soc_hdmi_in0_charsync2_ctl_pos_status;
reg [9:0] soc_hdmi_in0_charsync2_raw_data1 = 10'd0;
wire [19:0] soc_hdmi_in0_charsync2_raw;
reg soc_hdmi_in0_charsync2_found_control = 1'd0;
reg [3:0] soc_hdmi_in0_charsync2_control_position = 4'd0;
reg [2:0] soc_hdmi_in0_charsync2_control_counter = 3'd0;
reg [3:0] soc_hdmi_in0_charsync2_previous_control_position = 4'd0;
reg [3:0] soc_hdmi_in0_charsync2_word_sel = 4'd0;
wire [9:0] soc_hdmi_in0_wer2_data;
wire soc_hdmi_in0_wer2_update_re;
wire soc_hdmi_in0_wer2_update_r;
reg soc_hdmi_in0_wer2_update_w = 1'd0;
reg [23:0] soc_hdmi_in0_wer2_status = 24'd0;
reg [8:0] soc_hdmi_in0_wer2_data_r = 9'd0;
reg [7:0] soc_hdmi_in0_wer2_transitions = 8'd0;
reg [3:0] soc_hdmi_in0_wer2_transition_count = 4'd0;
reg soc_hdmi_in0_wer2_is_control = 1'd0;
reg soc_hdmi_in0_wer2_is_error = 1'd0;
reg [23:0] soc_hdmi_in0_wer2_period_counter = 24'd0;
reg soc_hdmi_in0_wer2_period_done = 1'd0;
reg [23:0] soc_hdmi_in0_wer2_wer_counter = 24'd0;
reg [23:0] soc_hdmi_in0_wer2_wer_counter_r = 24'd0;
reg soc_hdmi_in0_wer2_wer_counter_r_updated = 1'd0;
reg [23:0] soc_hdmi_in0_wer2_wer_counter_sys = 24'd0;
wire soc_hdmi_in0_wer2_i;
wire soc_hdmi_in0_wer2_o;
reg soc_hdmi_in0_wer2_toggle_i = 1'd0;
wire soc_hdmi_in0_wer2_toggle_o;
reg soc_hdmi_in0_wer2_toggle_o_r = 1'd0;
wire soc_hdmi_in0_decoding2_valid_i;
wire [9:0] soc_hdmi_in0_decoding2_input;
reg soc_hdmi_in0_decoding2_valid_o = 1'd0;
reg [9:0] soc_hdmi_in0_decoding2_output_raw = 10'd0;
reg [7:0] soc_hdmi_in0_decoding2_output_d = 8'd0;
reg [1:0] soc_hdmi_in0_decoding2_output_c = 2'd0;
reg soc_hdmi_in0_decoding2_output_de = 1'd0;
wire soc_hdmi_in0_chansync_valid_i;
reg soc_hdmi_in0_chansync_chan_synced = 1'd0;
wire soc_hdmi_in0_chansync_status;
wire soc_hdmi_in0_chansync_all_control;
wire [9:0] soc_hdmi_in0_chansync_data_in0_raw;
wire [7:0] soc_hdmi_in0_chansync_data_in0_d;
wire [1:0] soc_hdmi_in0_chansync_data_in0_c;
wire soc_hdmi_in0_chansync_data_in0_de;
wire [9:0] soc_hdmi_in0_chansync_data_out0_raw;
wire [7:0] soc_hdmi_in0_chansync_data_out0_d;
wire [1:0] soc_hdmi_in0_chansync_data_out0_c;
wire soc_hdmi_in0_chansync_data_out0_de;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer0_din;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer0_dout;
wire soc_hdmi_in0_chansync_syncbuffer0_re;
reg [2:0] soc_hdmi_in0_chansync_syncbuffer0_produce = 3'd0;
reg [2:0] soc_hdmi_in0_chansync_syncbuffer0_consume = 3'd0;
wire [2:0] soc_hdmi_in0_chansync_syncbuffer0_wrport_adr;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r;
wire soc_hdmi_in0_chansync_syncbuffer0_wrport_we;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_w;
wire [2:0] soc_hdmi_in0_chansync_syncbuffer0_rdport_adr;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer0_rdport_dat_r;
wire soc_hdmi_in0_chansync_is_control0;
wire [9:0] soc_hdmi_in0_chansync_data_in1_raw;
wire [7:0] soc_hdmi_in0_chansync_data_in1_d;
wire [1:0] soc_hdmi_in0_chansync_data_in1_c;
wire soc_hdmi_in0_chansync_data_in1_de;
wire [9:0] soc_hdmi_in0_chansync_data_out1_raw;
wire [7:0] soc_hdmi_in0_chansync_data_out1_d;
wire [1:0] soc_hdmi_in0_chansync_data_out1_c;
wire soc_hdmi_in0_chansync_data_out1_de;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer1_din;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer1_dout;
wire soc_hdmi_in0_chansync_syncbuffer1_re;
reg [2:0] soc_hdmi_in0_chansync_syncbuffer1_produce = 3'd0;
reg [2:0] soc_hdmi_in0_chansync_syncbuffer1_consume = 3'd0;
wire [2:0] soc_hdmi_in0_chansync_syncbuffer1_wrport_adr;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r;
wire soc_hdmi_in0_chansync_syncbuffer1_wrport_we;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_w;
wire [2:0] soc_hdmi_in0_chansync_syncbuffer1_rdport_adr;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer1_rdport_dat_r;
wire soc_hdmi_in0_chansync_is_control1;
wire [9:0] soc_hdmi_in0_chansync_data_in2_raw;
wire [7:0] soc_hdmi_in0_chansync_data_in2_d;
wire [1:0] soc_hdmi_in0_chansync_data_in2_c;
wire soc_hdmi_in0_chansync_data_in2_de;
wire [9:0] soc_hdmi_in0_chansync_data_out2_raw;
wire [7:0] soc_hdmi_in0_chansync_data_out2_d;
wire [1:0] soc_hdmi_in0_chansync_data_out2_c;
wire soc_hdmi_in0_chansync_data_out2_de;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer2_din;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer2_dout;
wire soc_hdmi_in0_chansync_syncbuffer2_re;
reg [2:0] soc_hdmi_in0_chansync_syncbuffer2_produce = 3'd0;
reg [2:0] soc_hdmi_in0_chansync_syncbuffer2_consume = 3'd0;
wire [2:0] soc_hdmi_in0_chansync_syncbuffer2_wrport_adr;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r;
wire soc_hdmi_in0_chansync_syncbuffer2_wrport_we;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_w;
wire [2:0] soc_hdmi_in0_chansync_syncbuffer2_rdport_adr;
wire [20:0] soc_hdmi_in0_chansync_syncbuffer2_rdport_dat_r;
wire soc_hdmi_in0_chansync_is_control2;
wire soc_hdmi_in0_chansync_some_control;
wire soc_hdmi_in0_syncpol_valid_i;
wire [9:0] soc_hdmi_in0_syncpol_data_in0_raw;
wire [7:0] soc_hdmi_in0_syncpol_data_in0_d;
wire [1:0] soc_hdmi_in0_syncpol_data_in0_c;
wire soc_hdmi_in0_syncpol_data_in0_de;
wire [9:0] soc_hdmi_in0_syncpol_data_in1_raw;
wire [7:0] soc_hdmi_in0_syncpol_data_in1_d;
wire [1:0] soc_hdmi_in0_syncpol_data_in1_c;
wire soc_hdmi_in0_syncpol_data_in1_de;
wire [9:0] soc_hdmi_in0_syncpol_data_in2_raw;
wire [7:0] soc_hdmi_in0_syncpol_data_in2_d;
wire [1:0] soc_hdmi_in0_syncpol_data_in2_c;
wire soc_hdmi_in0_syncpol_data_in2_de;
reg soc_hdmi_in0_syncpol_valid_o = 1'd0;
wire soc_hdmi_in0_syncpol_de;
wire soc_hdmi_in0_syncpol_hsync;
wire soc_hdmi_in0_syncpol_vsync;
reg [7:0] soc_hdmi_in0_syncpol_r = 8'd0;
reg [7:0] soc_hdmi_in0_syncpol_g = 8'd0;
reg [7:0] soc_hdmi_in0_syncpol_b = 8'd0;
reg [9:0] soc_hdmi_in0_syncpol_c0 = 10'd0;
reg [9:0] soc_hdmi_in0_syncpol_c1 = 10'd0;
reg [9:0] soc_hdmi_in0_syncpol_c2 = 10'd0;
wire soc_hdmi_in0_syncpol_de_rising;
reg soc_hdmi_in0_syncpol_de_r = 1'd0;
reg [1:0] soc_hdmi_in0_syncpol_c_polarity = 2'd0;
reg [1:0] soc_hdmi_in0_syncpol_c_out = 2'd0;
wire soc_hdmi_in0_resdetection_valid_i;
wire soc_hdmi_in0_resdetection_vsync;
wire soc_hdmi_in0_resdetection_de;
wire [10:0] soc_hdmi_in0_resdetection_hres_status;
wire [10:0] soc_hdmi_in0_resdetection_vres_status;
reg soc_hdmi_in0_resdetection_de_r = 1'd0;
wire soc_hdmi_in0_resdetection_pn_de;
reg [10:0] soc_hdmi_in0_resdetection_hcounter = 11'd0;
reg [10:0] soc_hdmi_in0_resdetection_hcounter_st = 11'd0;
reg soc_hdmi_in0_resdetection_vsync_r = 1'd0;
wire soc_hdmi_in0_resdetection_p_vsync;
reg [10:0] soc_hdmi_in0_resdetection_vcounter = 11'd0;
reg [10:0] soc_hdmi_in0_resdetection_vcounter_st = 11'd0;
wire soc_hdmi_in0_frame_valid_i;
wire soc_hdmi_in0_frame_vsync;
wire soc_hdmi_in0_frame_de;
wire [7:0] soc_hdmi_in0_frame_r;
wire [7:0] soc_hdmi_in0_frame_g;
wire [7:0] soc_hdmi_in0_frame_b;
wire soc_hdmi_in0_frame_frame_valid;
wire soc_hdmi_in0_frame_frame_ready;
wire soc_hdmi_in0_frame_frame_first;
wire soc_hdmi_in0_frame_frame_last;
wire soc_hdmi_in0_frame_frame_payload_sof;
wire [63:0] soc_hdmi_in0_frame_frame_payload_pixels;
wire soc_hdmi_in0_frame_busy;
wire soc_hdmi_in0_frame_overflow_re;
wire soc_hdmi_in0_frame_overflow_r;
wire soc_hdmi_in0_frame_overflow_w;
reg soc_hdmi_in0_frame_vsync_r = 1'd0;
wire soc_hdmi_in0_frame_new_frame;
reg soc_hdmi_in0_frame_de_r = 1'd0;
wire soc_hdmi_in0_frame_rgb2ycbcr_sink_valid;
wire soc_hdmi_in0_frame_rgb2ycbcr_sink_ready;
reg soc_hdmi_in0_frame_rgb2ycbcr_sink_first = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_sink_last = 1'd0;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_r;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_g;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_b;
wire soc_hdmi_in0_frame_rgb2ycbcr_source_valid;
wire soc_hdmi_in0_frame_rgb2ycbcr_source_ready;
wire soc_hdmi_in0_frame_rgb2ycbcr_source_first;
wire soc_hdmi_in0_frame_rgb2ycbcr_source_last;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_source_payload_y;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_source_payload_cb;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_source_payload_cr;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_sink_r;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_sink_g;
wire [7:0] soc_hdmi_in0_frame_rgb2ycbcr_sink_b;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_source_y = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_source_cb = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_source_cr = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_b = 8'd0;
reg signed [8:0] soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g = 9'sd512;
reg signed [8:0] soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g = 9'sd512;
reg signed [16:0] soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg = 17'sd131072;
reg signed [16:0] soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg = 17'sd131072;
reg signed [24:0] soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg = 25'sd33554432;
reg signed [10:0] soc_hdmi_in0_frame_rgb2ycbcr_yraw = 11'sd2048;
reg signed [11:0] soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw = 12'sd4096;
reg signed [11:0] soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw = 12'sd4096;
reg signed [10:0] soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0 = 11'sd2048;
reg signed [19:0] soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw = 20'sd1048576;
reg signed [19:0] soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw = 20'sd1048576;
reg signed [10:0] soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1 = 11'sd2048;
reg signed [10:0] soc_hdmi_in0_frame_rgb2ycbcr_y = 11'sd2048;
reg signed [11:0] soc_hdmi_in0_frame_rgb2ycbcr_cb = 12'sd4096;
reg signed [11:0] soc_hdmi_in0_frame_rgb2ycbcr_cr = 12'sd4096;
wire soc_hdmi_in0_frame_rgb2ycbcr_ce;
wire soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce;
wire soc_hdmi_in0_frame_rgb2ycbcr_busy;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n0 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n1 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n2 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n3 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n4 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n5 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n6 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_valid_n7 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n0 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n0 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n1 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n1 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n2 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n2 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n3 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n3 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n4 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n4 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n5 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n5 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n6 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n6 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_first_n7 = 1'd0;
reg soc_hdmi_in0_frame_rgb2ycbcr_last_n7 = 1'd0;
wire soc_hdmi_in0_frame_chroma_downsampler_sink_valid;
wire soc_hdmi_in0_frame_chroma_downsampler_sink_ready;
wire soc_hdmi_in0_frame_chroma_downsampler_sink_first;
wire soc_hdmi_in0_frame_chroma_downsampler_sink_last;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_sink_payload_y;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_sink_payload_cb;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_sink_payload_cr;
wire soc_hdmi_in0_frame_chroma_downsampler_source_valid;
wire soc_hdmi_in0_frame_chroma_downsampler_source_ready;
wire soc_hdmi_in0_frame_chroma_downsampler_source_first;
wire soc_hdmi_in0_frame_chroma_downsampler_source_last;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_source_payload_y;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_source_payload_cb_cr;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_sink_y;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_sink_cb;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_sink_cr;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_source_y = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr = 8'd0;
wire soc_hdmi_in0_frame_chroma_downsampler_first;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_cr = 8'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_parity = 1'd0;
reg [8:0] soc_hdmi_in0_frame_chroma_downsampler_cb_sum = 9'd0;
reg [8:0] soc_hdmi_in0_frame_chroma_downsampler_cr_sum = 9'd0;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_cb_mean;
wire [7:0] soc_hdmi_in0_frame_chroma_downsampler_cr_mean;
wire soc_hdmi_in0_frame_chroma_downsampler_ce;
wire soc_hdmi_in0_frame_chroma_downsampler_pipe_ce;
wire soc_hdmi_in0_frame_chroma_downsampler_busy;
reg soc_hdmi_in0_frame_chroma_downsampler_valid_n0 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_valid_n1 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_valid_n2 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_first_n0 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_last_n0 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_first_n1 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_last_n1 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_first_n2 = 1'd0;
reg soc_hdmi_in0_frame_chroma_downsampler_last_n2 = 1'd0;
reg soc_hdmi_in0_frame_next_de0 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync0 = 1'd0;
reg soc_hdmi_in0_frame_next_de1 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync1 = 1'd0;
reg soc_hdmi_in0_frame_next_de2 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync2 = 1'd0;
reg soc_hdmi_in0_frame_next_de3 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync3 = 1'd0;
reg soc_hdmi_in0_frame_next_de4 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync4 = 1'd0;
reg soc_hdmi_in0_frame_next_de5 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync5 = 1'd0;
reg soc_hdmi_in0_frame_next_de6 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync6 = 1'd0;
reg soc_hdmi_in0_frame_next_de7 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync7 = 1'd0;
reg soc_hdmi_in0_frame_next_de8 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync8 = 1'd0;
reg soc_hdmi_in0_frame_next_de9 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync9 = 1'd0;
reg soc_hdmi_in0_frame_next_de10 = 1'd0;
reg soc_hdmi_in0_frame_next_vsync10 = 1'd0;
reg [63:0] soc_hdmi_in0_frame_cur_word = 64'd0;
reg soc_hdmi_in0_frame_cur_word_valid = 1'd0;
wire [15:0] soc_hdmi_in0_frame_encoded_pixel;
reg [1:0] soc_hdmi_in0_frame_pack_counter = 2'd0;
wire soc_hdmi_in0_frame_fifo_sink_valid;
wire soc_hdmi_in0_frame_fifo_sink_ready;
reg soc_hdmi_in0_frame_fifo_sink_first = 1'd0;
reg soc_hdmi_in0_frame_fifo_sink_last = 1'd0;
reg soc_hdmi_in0_frame_fifo_sink_payload_sof = 1'd0;
wire [63:0] soc_hdmi_in0_frame_fifo_sink_payload_pixels;
wire soc_hdmi_in0_frame_fifo_source_valid;
wire soc_hdmi_in0_frame_fifo_source_ready;
wire soc_hdmi_in0_frame_fifo_source_first;
wire soc_hdmi_in0_frame_fifo_source_last;
wire soc_hdmi_in0_frame_fifo_source_payload_sof;
wire [63:0] soc_hdmi_in0_frame_fifo_source_payload_pixels;
wire soc_hdmi_in0_frame_fifo_asyncfifo_we;
wire soc_hdmi_in0_frame_fifo_asyncfifo_writable;
wire soc_hdmi_in0_frame_fifo_asyncfifo_re;
wire soc_hdmi_in0_frame_fifo_asyncfifo_readable;
wire [66:0] soc_hdmi_in0_frame_fifo_asyncfifo_din;
wire [66:0] soc_hdmi_in0_frame_fifo_asyncfifo_dout;
wire soc_hdmi_in0_frame_fifo_graycounter0_ce;
(* register_balancing = "no" *) reg [9:0] soc_hdmi_in0_frame_fifo_graycounter0_q = 10'd0;
wire [9:0] soc_hdmi_in0_frame_fifo_graycounter0_q_next;
reg [9:0] soc_hdmi_in0_frame_fifo_graycounter0_q_binary = 10'd0;
reg [9:0] soc_hdmi_in0_frame_fifo_graycounter0_q_next_binary = 10'd0;
wire soc_hdmi_in0_frame_fifo_graycounter1_ce;
(* register_balancing = "no" *) reg [9:0] soc_hdmi_in0_frame_fifo_graycounter1_q = 10'd0;
wire [9:0] soc_hdmi_in0_frame_fifo_graycounter1_q_next;
reg [9:0] soc_hdmi_in0_frame_fifo_graycounter1_q_binary = 10'd0;
reg [9:0] soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary = 10'd0;
wire [9:0] soc_hdmi_in0_frame_fifo_produce_rdomain;
wire [9:0] soc_hdmi_in0_frame_fifo_consume_wdomain;
wire [8:0] soc_hdmi_in0_frame_fifo_wrport_adr;
wire [66:0] soc_hdmi_in0_frame_fifo_wrport_dat_r;
wire soc_hdmi_in0_frame_fifo_wrport_we;
wire [66:0] soc_hdmi_in0_frame_fifo_wrport_dat_w;
wire [8:0] soc_hdmi_in0_frame_fifo_rdport_adr;
wire [66:0] soc_hdmi_in0_frame_fifo_rdport_dat_r;
wire soc_hdmi_in0_frame_fifo_fifo_in_payload_sof;
wire [63:0] soc_hdmi_in0_frame_fifo_fifo_in_payload_pixels;
wire soc_hdmi_in0_frame_fifo_fifo_in_first;
wire soc_hdmi_in0_frame_fifo_fifo_in_last;
wire soc_hdmi_in0_frame_fifo_fifo_out_payload_sof;
wire [63:0] soc_hdmi_in0_frame_fifo_fifo_out_payload_pixels;
wire soc_hdmi_in0_frame_fifo_fifo_out_first;
wire soc_hdmi_in0_frame_fifo_fifo_out_last;
reg soc_hdmi_in0_frame_pix_overflow = 1'd0;
wire soc_hdmi_in0_frame_pix_overflow_reset;
wire soc_hdmi_in0_frame_sys_overflow;
wire soc_hdmi_in0_frame_overflow_reset_i;
wire soc_hdmi_in0_frame_overflow_reset_o;
reg soc_hdmi_in0_frame_overflow_reset_toggle_i = 1'd0;
wire soc_hdmi_in0_frame_overflow_reset_toggle_o;
reg soc_hdmi_in0_frame_overflow_reset_toggle_o_r = 1'd0;
wire soc_hdmi_in0_frame_overflow_reset_ack_i;
wire soc_hdmi_in0_frame_overflow_reset_ack_o;
reg soc_hdmi_in0_frame_overflow_reset_ack_toggle_i = 1'd0;
wire soc_hdmi_in0_frame_overflow_reset_ack_toggle_o;
reg soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r = 1'd0;
reg soc_hdmi_in0_frame_overflow_mask = 1'd0;
wire soc_hdmi_in0_dma_frame_valid;
reg soc_hdmi_in0_dma_frame_ready = 1'd0;
wire soc_hdmi_in0_dma_frame_first;
wire soc_hdmi_in0_dma_frame_last;
wire soc_hdmi_in0_dma_frame_payload_sof;
wire [63:0] soc_hdmi_in0_dma_frame_payload_pixels;
reg [26:0] soc_hdmi_in0_dma_frame_size_storage_full = 27'd0;
wire [23:0] soc_hdmi_in0_dma_frame_size_storage;
reg soc_hdmi_in0_dma_frame_size_re = 1'd0;
wire soc_hdmi_in0_dma_slot_array_irq;
wire [23:0] soc_hdmi_in0_dma_slot_array_address;
wire [23:0] soc_hdmi_in0_dma_slot_array_address_reached;
wire soc_hdmi_in0_dma_slot_array_address_valid;
reg soc_hdmi_in0_dma_slot_array_address_done = 1'd0;
wire soc_hdmi_in0_dma_slot_array_slot0_status;
wire soc_hdmi_in0_dma_slot_array_slot0_pending;
wire soc_hdmi_in0_dma_slot_array_slot0_trigger;
reg soc_hdmi_in0_dma_slot_array_slot0_clear = 1'd0;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot0_address;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot0_address_reached;
wire soc_hdmi_in0_dma_slot_array_slot0_address_valid;
wire soc_hdmi_in0_dma_slot_array_slot0_address_done;
reg [1:0] soc_hdmi_in0_dma_slot_array_slot0_status_storage_full = 2'd0;
wire [1:0] soc_hdmi_in0_dma_slot_array_slot0_status_storage;
reg soc_hdmi_in0_dma_slot_array_slot0_status_re = 1'd0;
wire soc_hdmi_in0_dma_slot_array_slot0_status_we;
wire [1:0] soc_hdmi_in0_dma_slot_array_slot0_status_dat_w;
reg [26:0] soc_hdmi_in0_dma_slot_array_slot0_address_storage_full = 27'd0;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot0_address_storage;
reg soc_hdmi_in0_dma_slot_array_slot0_address_re = 1'd0;
wire soc_hdmi_in0_dma_slot_array_slot0_address_we;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot0_address_dat_w;
wire soc_hdmi_in0_dma_slot_array_slot1_status;
wire soc_hdmi_in0_dma_slot_array_slot1_pending;
wire soc_hdmi_in0_dma_slot_array_slot1_trigger;
reg soc_hdmi_in0_dma_slot_array_slot1_clear = 1'd0;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot1_address;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot1_address_reached;
wire soc_hdmi_in0_dma_slot_array_slot1_address_valid;
wire soc_hdmi_in0_dma_slot_array_slot1_address_done;
reg [1:0] soc_hdmi_in0_dma_slot_array_slot1_status_storage_full = 2'd0;
wire [1:0] soc_hdmi_in0_dma_slot_array_slot1_status_storage;
reg soc_hdmi_in0_dma_slot_array_slot1_status_re = 1'd0;
wire soc_hdmi_in0_dma_slot_array_slot1_status_we;
wire [1:0] soc_hdmi_in0_dma_slot_array_slot1_status_dat_w;
reg [26:0] soc_hdmi_in0_dma_slot_array_slot1_address_storage_full = 27'd0;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot1_address_storage;
reg soc_hdmi_in0_dma_slot_array_slot1_address_re = 1'd0;
wire soc_hdmi_in0_dma_slot_array_slot1_address_we;
wire [23:0] soc_hdmi_in0_dma_slot_array_slot1_address_dat_w;
wire soc_hdmi_in0_dma_slot_array_status_re;
wire [1:0] soc_hdmi_in0_dma_slot_array_status_r;
reg [1:0] soc_hdmi_in0_dma_slot_array_status_w = 2'd0;
wire soc_hdmi_in0_dma_slot_array_pending_re;
wire [1:0] soc_hdmi_in0_dma_slot_array_pending_r;
reg [1:0] soc_hdmi_in0_dma_slot_array_pending_w = 2'd0;
reg [1:0] soc_hdmi_in0_dma_slot_array_storage_full = 2'd0;
wire [1:0] soc_hdmi_in0_dma_slot_array_storage;
reg soc_hdmi_in0_dma_slot_array_re = 1'd0;
wire soc_hdmi_in0_dma_slot_array_change_slot;
reg soc_hdmi_in0_dma_slot_array_current_slot = 1'd0;
reg soc_hdmi_in0_dma_reset_words = 1'd0;
reg soc_hdmi_in0_dma_count_word = 1'd0;
wire soc_hdmi_in0_dma_last_word;
reg [23:0] soc_hdmi_in0_dma_current_address = 24'd0;
reg [23:0] soc_hdmi_in0_dma_mwords_remaining = 24'd0;
wire [63:0] soc_hdmi_in0_dma_memory_word;
reg soc_hdmi_in0_dma_sink_sink_valid = 1'd0;
wire soc_hdmi_in0_dma_sink_sink_ready;
wire [23:0] soc_hdmi_in0_dma_sink_sink_payload_address;
wire [63:0] soc_hdmi_in0_dma_sink_sink_payload_data;
wire soc_hdmi_in0_dma_fifo_sink_valid;
wire soc_hdmi_in0_dma_fifo_sink_ready;
reg soc_hdmi_in0_dma_fifo_sink_first = 1'd0;
reg soc_hdmi_in0_dma_fifo_sink_last = 1'd0;
wire [63:0] soc_hdmi_in0_dma_fifo_sink_payload_data;
wire soc_hdmi_in0_dma_fifo_source_valid;
wire soc_hdmi_in0_dma_fifo_source_ready;
wire soc_hdmi_in0_dma_fifo_source_first;
wire soc_hdmi_in0_dma_fifo_source_last;
wire [63:0] soc_hdmi_in0_dma_fifo_source_payload_data;
wire soc_hdmi_in0_dma_fifo_syncfifo_we;
wire soc_hdmi_in0_dma_fifo_syncfifo_writable;
wire soc_hdmi_in0_dma_fifo_syncfifo_re;
wire soc_hdmi_in0_dma_fifo_syncfifo_readable;
wire [65:0] soc_hdmi_in0_dma_fifo_syncfifo_din;
wire [65:0] soc_hdmi_in0_dma_fifo_syncfifo_dout;
reg [4:0] soc_hdmi_in0_dma_fifo_level = 5'd0;
reg soc_hdmi_in0_dma_fifo_replace = 1'd0;
reg [3:0] soc_hdmi_in0_dma_fifo_produce = 4'd0;
reg [3:0] soc_hdmi_in0_dma_fifo_consume = 4'd0;
reg [3:0] soc_hdmi_in0_dma_fifo_wrport_adr = 4'd0;
wire [65:0] soc_hdmi_in0_dma_fifo_wrport_dat_r;
wire soc_hdmi_in0_dma_fifo_wrport_we;
wire [65:0] soc_hdmi_in0_dma_fifo_wrport_dat_w;
wire soc_hdmi_in0_dma_fifo_do_read;
wire [3:0] soc_hdmi_in0_dma_fifo_rdport_adr;
wire [65:0] soc_hdmi_in0_dma_fifo_rdport_dat_r;
wire [63:0] soc_hdmi_in0_dma_fifo_fifo_in_payload_data;
wire soc_hdmi_in0_dma_fifo_fifo_in_first;
wire soc_hdmi_in0_dma_fifo_fifo_in_last;
wire [63:0] soc_hdmi_in0_dma_fifo_fifo_out_payload_data;
wire soc_hdmi_in0_dma_fifo_fifo_out_first;
wire soc_hdmi_in0_dma_fifo_fifo_out_last;
wire soc_litedramnativeport1_cmd_valid0;
wire soc_litedramnativeport1_cmd_ready0;
wire soc_litedramnativeport1_cmd_payload_we0;
wire [23:0] soc_litedramnativeport1_cmd_payload_addr0;
wire soc_litedramnativeport1_wdata_valid;
wire soc_litedramnativeport1_wdata_ready;
wire [63:0] soc_litedramnativeport1_wdata_payload_data;
wire [7:0] soc_litedramnativeport1_wdata_payload_we;
wire soc_litedramnativeport1_rdata_valid0;
wire [63:0] soc_litedramnativeport1_rdata_payload_data0;
wire soc_hdmi_in1_edid_status;
reg soc_hdmi_in1_edid_storage_full = 1'd0;
wire soc_hdmi_in1_edid_storage;
reg soc_hdmi_in1_edid_re = 1'd0;
wire soc_hdmi_in1_edid_scl_raw;
reg soc_hdmi_in1_edid_sda_i = 1'd0;
wire soc_hdmi_in1_edid_sda_raw;
reg soc_hdmi_in1_edid_sda_drv = 1'd0;
reg soc_hdmi_in1_edid_sda_drv_reg = 1'd0;
wire soc_hdmi_in1_edid_sda_i_async;
wire soc_hdmi_in1_edid_sda_o;
reg soc_hdmi_in1_edid_scl_i = 1'd0;
reg [5:0] soc_hdmi_in1_edid_samp_count = 6'd0;
reg soc_hdmi_in1_edid_samp_carry = 1'd0;
reg soc_hdmi_in1_edid_scl_r = 1'd0;
reg soc_hdmi_in1_edid_sda_r = 1'd0;
wire soc_hdmi_in1_edid_scl_rising;
wire soc_hdmi_in1_edid_sda_rising;
wire soc_hdmi_in1_edid_sda_falling;
wire soc_hdmi_in1_edid_start;
reg [7:0] soc_hdmi_in1_edid_din = 8'd0;
reg [3:0] soc_hdmi_in1_edid_counter = 4'd0;
reg soc_hdmi_in1_edid_is_read = 1'd0;
reg soc_hdmi_in1_edid_update_is_read = 1'd0;
reg [7:0] soc_hdmi_in1_edid_offset_counter = 8'd0;
reg soc_hdmi_in1_edid_oc_load = 1'd0;
reg soc_hdmi_in1_edid_oc_inc = 1'd0;
wire [7:0] soc_hdmi_in1_edid_adr;
wire [7:0] soc_hdmi_in1_edid_dat_r;
reg soc_hdmi_in1_edid_data_bit = 1'd0;
reg soc_hdmi_in1_edid_zero_drv = 1'd0;
reg soc_hdmi_in1_edid_data_drv = 1'd0;
reg soc_hdmi_in1_edid_data_drv_en = 1'd0;
reg soc_hdmi_in1_edid_data_drv_stop = 1'd0;
reg soc_hdmi_in1_pll_reset_storage_full = 1'd1;
wire soc_hdmi_in1_pll_reset_storage;
reg soc_hdmi_in1_pll_reset_re = 1'd0;
wire soc_hdmi_in1_locked_status;
reg [4:0] soc_hdmi_in1_pll_adr_storage_full = 5'd0;
wire [4:0] soc_hdmi_in1_pll_adr_storage;
reg soc_hdmi_in1_pll_adr_re = 1'd0;
wire [15:0] soc_hdmi_in1_pll_dat_r_status;
reg [15:0] soc_hdmi_in1_pll_dat_w_storage_full = 16'd0;
wire [15:0] soc_hdmi_in1_pll_dat_w_storage;
reg soc_hdmi_in1_pll_dat_w_re = 1'd0;
wire soc_hdmi_in1_pll_read_re;
wire soc_hdmi_in1_pll_read_r;
reg soc_hdmi_in1_pll_read_w = 1'd0;
wire soc_hdmi_in1_pll_write_re;
wire soc_hdmi_in1_pll_write_r;
reg soc_hdmi_in1_pll_write_w = 1'd0;
reg soc_hdmi_in1_pll_drdy_status = 1'd0;
wire soc_hdmi_in1_locked;
wire soc_hdmi_in1_serdesstrobe;
wire hdmi_in1_pix_clk;
wire hdmi_in1_pix_rst;
wire hdmi_in1_pix_o_clk;
reg hdmi_in1_pix_o_rst = 1'd0;
wire hdmi_in1_pix2x_clk;
wire hdmi_in1_pix2x_rst;
wire hdmi_in1_pix10x_clk;
wire soc_hdmi_in1_clk_input;
wire soc_hdmi_in1_clkfbout;
wire soc_hdmi_in1_pll_locked;
wire soc_hdmi_in1_pll_clk0;
wire soc_hdmi_in1_pll_clk1;
wire soc_hdmi_in1_pll_clk2;
wire soc_hdmi_in1_pll_drdy;
wire soc_hdmi_in1_locked_async;
wire soc_hdmi_in1_s6datacapture0_serdesstrobe;
reg [9:0] soc_hdmi_in1_s6datacapture0_d = 10'd0;
wire soc_hdmi_in1_s6datacapture0_dly_ctl_re;
wire [5:0] soc_hdmi_in1_s6datacapture0_dly_ctl_r;
reg [5:0] soc_hdmi_in1_s6datacapture0_dly_ctl_w = 6'd0;
wire [1:0] soc_hdmi_in1_s6datacapture0_dly_busy_status;
wire [1:0] soc_hdmi_in1_s6datacapture0_phase_status;
wire soc_hdmi_in1_s6datacapture0_phase_reset_re;
wire soc_hdmi_in1_s6datacapture0_phase_reset_r;
reg soc_hdmi_in1_s6datacapture0_phase_reset_w = 1'd0;
wire soc_hdmi_in1_s6datacapture0_pad_se;
wire soc_hdmi_in1_s6datacapture0_pad_delayed_master;
wire soc_hdmi_in1_s6datacapture0_pad_delayed_slave;
wire soc_hdmi_in1_s6datacapture0_delay_inc;
wire soc_hdmi_in1_s6datacapture0_delay_ce;
wire soc_hdmi_in1_s6datacapture0_delay_master_cal;
wire soc_hdmi_in1_s6datacapture0_delay_master_rst;
wire soc_hdmi_in1_s6datacapture0_delay_master_busy;
wire soc_hdmi_in1_s6datacapture0_delay_slave_cal;
wire soc_hdmi_in1_s6datacapture0_delay_slave_rst;
wire soc_hdmi_in1_s6datacapture0_delay_slave_busy;
wire [4:0] soc_hdmi_in1_s6datacapture0_dsr2;
wire soc_hdmi_in1_s6datacapture0_pd_valid;
wire soc_hdmi_in1_s6datacapture0_pd_incdec;
wire soc_hdmi_in1_s6datacapture0_pd_edge;
wire soc_hdmi_in1_s6datacapture0_pd_cascade;
reg [7:0] soc_hdmi_in1_s6datacapture0_lateness = 8'd128;
wire soc_hdmi_in1_s6datacapture0_too_late;
wire soc_hdmi_in1_s6datacapture0_too_early;
wire soc_hdmi_in1_s6datacapture0_reset_lateness;
reg soc_hdmi_in1_s6datacapture0_delay_master_done_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_delay_master_done_o;
reg soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o;
reg soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture0_delay_master_pending = 1'd0;
reg soc_hdmi_in1_s6datacapture0_delay_slave_done_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_delay_slave_done_o;
reg soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o;
reg soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture0_delay_slave_pending = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_master_cal_i;
wire soc_hdmi_in1_s6datacapture0_do_delay_master_cal_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_master_rst_i;
wire soc_hdmi_in1_s6datacapture0_do_delay_master_rst_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_i;
wire soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_i;
wire soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_inc_i;
wire soc_hdmi_in1_s6datacapture0_do_delay_inc_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_dec_i;
wire soc_hdmi_in1_s6datacapture0_do_delay_dec_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o;
reg soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture0_sys_delay_master_pending = 1'd0;
reg soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_reset_lateness_i;
wire soc_hdmi_in1_s6datacapture0_do_reset_lateness_o;
reg soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o;
reg soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r = 1'd0;
reg [9:0] soc_hdmi_in1_s6datacapture0_dsr = 10'd0;
wire [9:0] soc_hdmi_in1_charsync0_raw_data;
reg soc_hdmi_in1_charsync0_synced = 1'd0;
reg [9:0] soc_hdmi_in1_charsync0_data = 10'd0;
wire soc_hdmi_in1_charsync0_char_synced_status;
wire [3:0] soc_hdmi_in1_charsync0_ctl_pos_status;
reg [9:0] soc_hdmi_in1_charsync0_raw_data1 = 10'd0;
wire [19:0] soc_hdmi_in1_charsync0_raw;
reg soc_hdmi_in1_charsync0_found_control = 1'd0;
reg [3:0] soc_hdmi_in1_charsync0_control_position = 4'd0;
reg [2:0] soc_hdmi_in1_charsync0_control_counter = 3'd0;
reg [3:0] soc_hdmi_in1_charsync0_previous_control_position = 4'd0;
reg [3:0] soc_hdmi_in1_charsync0_word_sel = 4'd0;
wire [9:0] soc_hdmi_in1_wer0_data;
wire soc_hdmi_in1_wer0_update_re;
wire soc_hdmi_in1_wer0_update_r;
reg soc_hdmi_in1_wer0_update_w = 1'd0;
reg [23:0] soc_hdmi_in1_wer0_status = 24'd0;
reg [8:0] soc_hdmi_in1_wer0_data_r = 9'd0;
reg [7:0] soc_hdmi_in1_wer0_transitions = 8'd0;
reg [3:0] soc_hdmi_in1_wer0_transition_count = 4'd0;
reg soc_hdmi_in1_wer0_is_control = 1'd0;
reg soc_hdmi_in1_wer0_is_error = 1'd0;
reg [23:0] soc_hdmi_in1_wer0_period_counter = 24'd0;
reg soc_hdmi_in1_wer0_period_done = 1'd0;
reg [23:0] soc_hdmi_in1_wer0_wer_counter = 24'd0;
reg [23:0] soc_hdmi_in1_wer0_wer_counter_r = 24'd0;
reg soc_hdmi_in1_wer0_wer_counter_r_updated = 1'd0;
reg [23:0] soc_hdmi_in1_wer0_wer_counter_sys = 24'd0;
wire soc_hdmi_in1_wer0_i;
wire soc_hdmi_in1_wer0_o;
reg soc_hdmi_in1_wer0_toggle_i = 1'd0;
wire soc_hdmi_in1_wer0_toggle_o;
reg soc_hdmi_in1_wer0_toggle_o_r = 1'd0;
wire soc_hdmi_in1_decoding0_valid_i;
wire [9:0] soc_hdmi_in1_decoding0_input;
reg soc_hdmi_in1_decoding0_valid_o = 1'd0;
reg [9:0] soc_hdmi_in1_decoding0_output_raw = 10'd0;
reg [7:0] soc_hdmi_in1_decoding0_output_d = 8'd0;
reg [1:0] soc_hdmi_in1_decoding0_output_c = 2'd0;
reg soc_hdmi_in1_decoding0_output_de = 1'd0;
wire soc_hdmi_in1_s6datacapture1_serdesstrobe;
reg [9:0] soc_hdmi_in1_s6datacapture1_d = 10'd0;
wire soc_hdmi_in1_s6datacapture1_dly_ctl_re;
wire [5:0] soc_hdmi_in1_s6datacapture1_dly_ctl_r;
reg [5:0] soc_hdmi_in1_s6datacapture1_dly_ctl_w = 6'd0;
wire [1:0] soc_hdmi_in1_s6datacapture1_dly_busy_status;
wire [1:0] soc_hdmi_in1_s6datacapture1_phase_status;
wire soc_hdmi_in1_s6datacapture1_phase_reset_re;
wire soc_hdmi_in1_s6datacapture1_phase_reset_r;
reg soc_hdmi_in1_s6datacapture1_phase_reset_w = 1'd0;
wire soc_hdmi_in1_s6datacapture1_pad_se;
wire soc_hdmi_in1_s6datacapture1_pad_delayed_master;
wire soc_hdmi_in1_s6datacapture1_pad_delayed_slave;
wire soc_hdmi_in1_s6datacapture1_delay_inc;
wire soc_hdmi_in1_s6datacapture1_delay_ce;
wire soc_hdmi_in1_s6datacapture1_delay_master_cal;
wire soc_hdmi_in1_s6datacapture1_delay_master_rst;
wire soc_hdmi_in1_s6datacapture1_delay_master_busy;
wire soc_hdmi_in1_s6datacapture1_delay_slave_cal;
wire soc_hdmi_in1_s6datacapture1_delay_slave_rst;
wire soc_hdmi_in1_s6datacapture1_delay_slave_busy;
wire [4:0] soc_hdmi_in1_s6datacapture1_dsr2;
wire soc_hdmi_in1_s6datacapture1_pd_valid;
wire soc_hdmi_in1_s6datacapture1_pd_incdec;
wire soc_hdmi_in1_s6datacapture1_pd_edge;
wire soc_hdmi_in1_s6datacapture1_pd_cascade;
reg [7:0] soc_hdmi_in1_s6datacapture1_lateness = 8'd128;
wire soc_hdmi_in1_s6datacapture1_too_late;
wire soc_hdmi_in1_s6datacapture1_too_early;
wire soc_hdmi_in1_s6datacapture1_reset_lateness;
reg soc_hdmi_in1_s6datacapture1_delay_master_done_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_delay_master_done_o;
reg soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o;
reg soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture1_delay_master_pending = 1'd0;
reg soc_hdmi_in1_s6datacapture1_delay_slave_done_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_delay_slave_done_o;
reg soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o;
reg soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture1_delay_slave_pending = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_master_cal_i;
wire soc_hdmi_in1_s6datacapture1_do_delay_master_cal_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_master_rst_i;
wire soc_hdmi_in1_s6datacapture1_do_delay_master_rst_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_i;
wire soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_i;
wire soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_inc_i;
wire soc_hdmi_in1_s6datacapture1_do_delay_inc_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_dec_i;
wire soc_hdmi_in1_s6datacapture1_do_delay_dec_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o;
reg soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture1_sys_delay_master_pending = 1'd0;
reg soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_reset_lateness_i;
wire soc_hdmi_in1_s6datacapture1_do_reset_lateness_o;
reg soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o;
reg soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r = 1'd0;
reg [9:0] soc_hdmi_in1_s6datacapture1_dsr = 10'd0;
wire [9:0] soc_hdmi_in1_charsync1_raw_data;
reg soc_hdmi_in1_charsync1_synced = 1'd0;
reg [9:0] soc_hdmi_in1_charsync1_data = 10'd0;
wire soc_hdmi_in1_charsync1_char_synced_status;
wire [3:0] soc_hdmi_in1_charsync1_ctl_pos_status;
reg [9:0] soc_hdmi_in1_charsync1_raw_data1 = 10'd0;
wire [19:0] soc_hdmi_in1_charsync1_raw;
reg soc_hdmi_in1_charsync1_found_control = 1'd0;
reg [3:0] soc_hdmi_in1_charsync1_control_position = 4'd0;
reg [2:0] soc_hdmi_in1_charsync1_control_counter = 3'd0;
reg [3:0] soc_hdmi_in1_charsync1_previous_control_position = 4'd0;
reg [3:0] soc_hdmi_in1_charsync1_word_sel = 4'd0;
wire [9:0] soc_hdmi_in1_wer1_data;
wire soc_hdmi_in1_wer1_update_re;
wire soc_hdmi_in1_wer1_update_r;
reg soc_hdmi_in1_wer1_update_w = 1'd0;
reg [23:0] soc_hdmi_in1_wer1_status = 24'd0;
reg [8:0] soc_hdmi_in1_wer1_data_r = 9'd0;
reg [7:0] soc_hdmi_in1_wer1_transitions = 8'd0;
reg [3:0] soc_hdmi_in1_wer1_transition_count = 4'd0;
reg soc_hdmi_in1_wer1_is_control = 1'd0;
reg soc_hdmi_in1_wer1_is_error = 1'd0;
reg [23:0] soc_hdmi_in1_wer1_period_counter = 24'd0;
reg soc_hdmi_in1_wer1_period_done = 1'd0;
reg [23:0] soc_hdmi_in1_wer1_wer_counter = 24'd0;
reg [23:0] soc_hdmi_in1_wer1_wer_counter_r = 24'd0;
reg soc_hdmi_in1_wer1_wer_counter_r_updated = 1'd0;
reg [23:0] soc_hdmi_in1_wer1_wer_counter_sys = 24'd0;
wire soc_hdmi_in1_wer1_i;
wire soc_hdmi_in1_wer1_o;
reg soc_hdmi_in1_wer1_toggle_i = 1'd0;
wire soc_hdmi_in1_wer1_toggle_o;
reg soc_hdmi_in1_wer1_toggle_o_r = 1'd0;
wire soc_hdmi_in1_decoding1_valid_i;
wire [9:0] soc_hdmi_in1_decoding1_input;
reg soc_hdmi_in1_decoding1_valid_o = 1'd0;
reg [9:0] soc_hdmi_in1_decoding1_output_raw = 10'd0;
reg [7:0] soc_hdmi_in1_decoding1_output_d = 8'd0;
reg [1:0] soc_hdmi_in1_decoding1_output_c = 2'd0;
reg soc_hdmi_in1_decoding1_output_de = 1'd0;
wire soc_hdmi_in1_s6datacapture2_serdesstrobe;
reg [9:0] soc_hdmi_in1_s6datacapture2_d = 10'd0;
wire soc_hdmi_in1_s6datacapture2_dly_ctl_re;
wire [5:0] soc_hdmi_in1_s6datacapture2_dly_ctl_r;
reg [5:0] soc_hdmi_in1_s6datacapture2_dly_ctl_w = 6'd0;
wire [1:0] soc_hdmi_in1_s6datacapture2_dly_busy_status;
wire [1:0] soc_hdmi_in1_s6datacapture2_phase_status;
wire soc_hdmi_in1_s6datacapture2_phase_reset_re;
wire soc_hdmi_in1_s6datacapture2_phase_reset_r;
reg soc_hdmi_in1_s6datacapture2_phase_reset_w = 1'd0;
wire soc_hdmi_in1_s6datacapture2_pad_se;
wire soc_hdmi_in1_s6datacapture2_pad_delayed_master;
wire soc_hdmi_in1_s6datacapture2_pad_delayed_slave;
wire soc_hdmi_in1_s6datacapture2_delay_inc;
wire soc_hdmi_in1_s6datacapture2_delay_ce;
wire soc_hdmi_in1_s6datacapture2_delay_master_cal;
wire soc_hdmi_in1_s6datacapture2_delay_master_rst;
wire soc_hdmi_in1_s6datacapture2_delay_master_busy;
wire soc_hdmi_in1_s6datacapture2_delay_slave_cal;
wire soc_hdmi_in1_s6datacapture2_delay_slave_rst;
wire soc_hdmi_in1_s6datacapture2_delay_slave_busy;
wire [4:0] soc_hdmi_in1_s6datacapture2_dsr2;
wire soc_hdmi_in1_s6datacapture2_pd_valid;
wire soc_hdmi_in1_s6datacapture2_pd_incdec;
wire soc_hdmi_in1_s6datacapture2_pd_edge;
wire soc_hdmi_in1_s6datacapture2_pd_cascade;
reg [7:0] soc_hdmi_in1_s6datacapture2_lateness = 8'd128;
wire soc_hdmi_in1_s6datacapture2_too_late;
wire soc_hdmi_in1_s6datacapture2_too_early;
wire soc_hdmi_in1_s6datacapture2_reset_lateness;
reg soc_hdmi_in1_s6datacapture2_delay_master_done_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_delay_master_done_o;
reg soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o;
reg soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture2_delay_master_pending = 1'd0;
reg soc_hdmi_in1_s6datacapture2_delay_slave_done_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_delay_slave_done_o;
reg soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o;
reg soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture2_delay_slave_pending = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_master_cal_i;
wire soc_hdmi_in1_s6datacapture2_do_delay_master_cal_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_master_rst_i;
wire soc_hdmi_in1_s6datacapture2_do_delay_master_rst_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_i;
wire soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_i;
wire soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_inc_i;
wire soc_hdmi_in1_s6datacapture2_do_delay_inc_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_dec_i;
wire soc_hdmi_in1_s6datacapture2_do_delay_dec_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o;
reg soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r = 1'd0;
reg soc_hdmi_in1_s6datacapture2_sys_delay_master_pending = 1'd0;
reg soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_reset_lateness_i;
wire soc_hdmi_in1_s6datacapture2_do_reset_lateness_o;
reg soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i = 1'd0;
wire soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o;
reg soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r = 1'd0;
reg [9:0] soc_hdmi_in1_s6datacapture2_dsr = 10'd0;
wire [9:0] soc_hdmi_in1_charsync2_raw_data;
reg soc_hdmi_in1_charsync2_synced = 1'd0;
reg [9:0] soc_hdmi_in1_charsync2_data = 10'd0;
wire soc_hdmi_in1_charsync2_char_synced_status;
wire [3:0] soc_hdmi_in1_charsync2_ctl_pos_status;
reg [9:0] soc_hdmi_in1_charsync2_raw_data1 = 10'd0;
wire [19:0] soc_hdmi_in1_charsync2_raw;
reg soc_hdmi_in1_charsync2_found_control = 1'd0;
reg [3:0] soc_hdmi_in1_charsync2_control_position = 4'd0;
reg [2:0] soc_hdmi_in1_charsync2_control_counter = 3'd0;
reg [3:0] soc_hdmi_in1_charsync2_previous_control_position = 4'd0;
reg [3:0] soc_hdmi_in1_charsync2_word_sel = 4'd0;
wire [9:0] soc_hdmi_in1_wer2_data;
wire soc_hdmi_in1_wer2_update_re;
wire soc_hdmi_in1_wer2_update_r;
reg soc_hdmi_in1_wer2_update_w = 1'd0;
reg [23:0] soc_hdmi_in1_wer2_status = 24'd0;
reg [8:0] soc_hdmi_in1_wer2_data_r = 9'd0;
reg [7:0] soc_hdmi_in1_wer2_transitions = 8'd0;
reg [3:0] soc_hdmi_in1_wer2_transition_count = 4'd0;
reg soc_hdmi_in1_wer2_is_control = 1'd0;
reg soc_hdmi_in1_wer2_is_error = 1'd0;
reg [23:0] soc_hdmi_in1_wer2_period_counter = 24'd0;
reg soc_hdmi_in1_wer2_period_done = 1'd0;
reg [23:0] soc_hdmi_in1_wer2_wer_counter = 24'd0;
reg [23:0] soc_hdmi_in1_wer2_wer_counter_r = 24'd0;
reg soc_hdmi_in1_wer2_wer_counter_r_updated = 1'd0;
reg [23:0] soc_hdmi_in1_wer2_wer_counter_sys = 24'd0;
wire soc_hdmi_in1_wer2_i;
wire soc_hdmi_in1_wer2_o;
reg soc_hdmi_in1_wer2_toggle_i = 1'd0;
wire soc_hdmi_in1_wer2_toggle_o;
reg soc_hdmi_in1_wer2_toggle_o_r = 1'd0;
wire soc_hdmi_in1_decoding2_valid_i;
wire [9:0] soc_hdmi_in1_decoding2_input;
reg soc_hdmi_in1_decoding2_valid_o = 1'd0;
reg [9:0] soc_hdmi_in1_decoding2_output_raw = 10'd0;
reg [7:0] soc_hdmi_in1_decoding2_output_d = 8'd0;
reg [1:0] soc_hdmi_in1_decoding2_output_c = 2'd0;
reg soc_hdmi_in1_decoding2_output_de = 1'd0;
wire soc_hdmi_in1_chansync_valid_i;
reg soc_hdmi_in1_chansync_chan_synced = 1'd0;
wire soc_hdmi_in1_chansync_status;
wire soc_hdmi_in1_chansync_all_control;
wire [9:0] soc_hdmi_in1_chansync_data_in0_raw;
wire [7:0] soc_hdmi_in1_chansync_data_in0_d;
wire [1:0] soc_hdmi_in1_chansync_data_in0_c;
wire soc_hdmi_in1_chansync_data_in0_de;
wire [9:0] soc_hdmi_in1_chansync_data_out0_raw;
wire [7:0] soc_hdmi_in1_chansync_data_out0_d;
wire [1:0] soc_hdmi_in1_chansync_data_out0_c;
wire soc_hdmi_in1_chansync_data_out0_de;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer0_din;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer0_dout;
wire soc_hdmi_in1_chansync_syncbuffer0_re;
reg [2:0] soc_hdmi_in1_chansync_syncbuffer0_produce = 3'd0;
reg [2:0] soc_hdmi_in1_chansync_syncbuffer0_consume = 3'd0;
wire [2:0] soc_hdmi_in1_chansync_syncbuffer0_wrport_adr;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r;
wire soc_hdmi_in1_chansync_syncbuffer0_wrport_we;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_w;
wire [2:0] soc_hdmi_in1_chansync_syncbuffer0_rdport_adr;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer0_rdport_dat_r;
wire soc_hdmi_in1_chansync_is_control0;
wire [9:0] soc_hdmi_in1_chansync_data_in1_raw;
wire [7:0] soc_hdmi_in1_chansync_data_in1_d;
wire [1:0] soc_hdmi_in1_chansync_data_in1_c;
wire soc_hdmi_in1_chansync_data_in1_de;
wire [9:0] soc_hdmi_in1_chansync_data_out1_raw;
wire [7:0] soc_hdmi_in1_chansync_data_out1_d;
wire [1:0] soc_hdmi_in1_chansync_data_out1_c;
wire soc_hdmi_in1_chansync_data_out1_de;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer1_din;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer1_dout;
wire soc_hdmi_in1_chansync_syncbuffer1_re;
reg [2:0] soc_hdmi_in1_chansync_syncbuffer1_produce = 3'd0;
reg [2:0] soc_hdmi_in1_chansync_syncbuffer1_consume = 3'd0;
wire [2:0] soc_hdmi_in1_chansync_syncbuffer1_wrport_adr;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r;
wire soc_hdmi_in1_chansync_syncbuffer1_wrport_we;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_w;
wire [2:0] soc_hdmi_in1_chansync_syncbuffer1_rdport_adr;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer1_rdport_dat_r;
wire soc_hdmi_in1_chansync_is_control1;
wire [9:0] soc_hdmi_in1_chansync_data_in2_raw;
wire [7:0] soc_hdmi_in1_chansync_data_in2_d;
wire [1:0] soc_hdmi_in1_chansync_data_in2_c;
wire soc_hdmi_in1_chansync_data_in2_de;
wire [9:0] soc_hdmi_in1_chansync_data_out2_raw;
wire [7:0] soc_hdmi_in1_chansync_data_out2_d;
wire [1:0] soc_hdmi_in1_chansync_data_out2_c;
wire soc_hdmi_in1_chansync_data_out2_de;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer2_din;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer2_dout;
wire soc_hdmi_in1_chansync_syncbuffer2_re;
reg [2:0] soc_hdmi_in1_chansync_syncbuffer2_produce = 3'd0;
reg [2:0] soc_hdmi_in1_chansync_syncbuffer2_consume = 3'd0;
wire [2:0] soc_hdmi_in1_chansync_syncbuffer2_wrport_adr;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r;
wire soc_hdmi_in1_chansync_syncbuffer2_wrport_we;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_w;
wire [2:0] soc_hdmi_in1_chansync_syncbuffer2_rdport_adr;
wire [20:0] soc_hdmi_in1_chansync_syncbuffer2_rdport_dat_r;
wire soc_hdmi_in1_chansync_is_control2;
wire soc_hdmi_in1_chansync_some_control;
wire soc_hdmi_in1_syncpol_valid_i;
wire [9:0] soc_hdmi_in1_syncpol_data_in0_raw;
wire [7:0] soc_hdmi_in1_syncpol_data_in0_d;
wire [1:0] soc_hdmi_in1_syncpol_data_in0_c;
wire soc_hdmi_in1_syncpol_data_in0_de;
wire [9:0] soc_hdmi_in1_syncpol_data_in1_raw;
wire [7:0] soc_hdmi_in1_syncpol_data_in1_d;
wire [1:0] soc_hdmi_in1_syncpol_data_in1_c;
wire soc_hdmi_in1_syncpol_data_in1_de;
wire [9:0] soc_hdmi_in1_syncpol_data_in2_raw;
wire [7:0] soc_hdmi_in1_syncpol_data_in2_d;
wire [1:0] soc_hdmi_in1_syncpol_data_in2_c;
wire soc_hdmi_in1_syncpol_data_in2_de;
reg soc_hdmi_in1_syncpol_valid_o = 1'd0;
wire soc_hdmi_in1_syncpol_de;
wire soc_hdmi_in1_syncpol_hsync;
wire soc_hdmi_in1_syncpol_vsync;
reg [7:0] soc_hdmi_in1_syncpol_r = 8'd0;
reg [7:0] soc_hdmi_in1_syncpol_g = 8'd0;
reg [7:0] soc_hdmi_in1_syncpol_b = 8'd0;
reg [9:0] soc_hdmi_in1_syncpol_c0 = 10'd0;
reg [9:0] soc_hdmi_in1_syncpol_c1 = 10'd0;
reg [9:0] soc_hdmi_in1_syncpol_c2 = 10'd0;
wire soc_hdmi_in1_syncpol_de_rising;
reg soc_hdmi_in1_syncpol_de_r = 1'd0;
reg [1:0] soc_hdmi_in1_syncpol_c_polarity = 2'd0;
reg [1:0] soc_hdmi_in1_syncpol_c_out = 2'd0;
wire soc_hdmi_in1_resdetection_valid_i;
wire soc_hdmi_in1_resdetection_vsync;
wire soc_hdmi_in1_resdetection_de;
wire [10:0] soc_hdmi_in1_resdetection_hres_status;
wire [10:0] soc_hdmi_in1_resdetection_vres_status;
reg soc_hdmi_in1_resdetection_de_r = 1'd0;
wire soc_hdmi_in1_resdetection_pn_de;
reg [10:0] soc_hdmi_in1_resdetection_hcounter = 11'd0;
reg [10:0] soc_hdmi_in1_resdetection_hcounter_st = 11'd0;
reg soc_hdmi_in1_resdetection_vsync_r = 1'd0;
wire soc_hdmi_in1_resdetection_p_vsync;
reg [10:0] soc_hdmi_in1_resdetection_vcounter = 11'd0;
reg [10:0] soc_hdmi_in1_resdetection_vcounter_st = 11'd0;
wire soc_hdmi_in1_frame_valid_i;
wire soc_hdmi_in1_frame_vsync;
wire soc_hdmi_in1_frame_de;
wire [7:0] soc_hdmi_in1_frame_r;
wire [7:0] soc_hdmi_in1_frame_g;
wire [7:0] soc_hdmi_in1_frame_b;
wire soc_hdmi_in1_frame_frame_valid;
wire soc_hdmi_in1_frame_frame_ready;
wire soc_hdmi_in1_frame_frame_first;
wire soc_hdmi_in1_frame_frame_last;
wire soc_hdmi_in1_frame_frame_payload_sof;
wire [63:0] soc_hdmi_in1_frame_frame_payload_pixels;
wire soc_hdmi_in1_frame_busy;
wire soc_hdmi_in1_frame_overflow_re;
wire soc_hdmi_in1_frame_overflow_r;
wire soc_hdmi_in1_frame_overflow_w;
reg soc_hdmi_in1_frame_vsync_r = 1'd0;
wire soc_hdmi_in1_frame_new_frame;
reg soc_hdmi_in1_frame_de_r = 1'd0;
wire soc_hdmi_in1_frame_rgb2ycbcr_sink_valid;
wire soc_hdmi_in1_frame_rgb2ycbcr_sink_ready;
reg soc_hdmi_in1_frame_rgb2ycbcr_sink_first = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_sink_last = 1'd0;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_r;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_g;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_b;
wire soc_hdmi_in1_frame_rgb2ycbcr_source_valid;
wire soc_hdmi_in1_frame_rgb2ycbcr_source_ready;
wire soc_hdmi_in1_frame_rgb2ycbcr_source_first;
wire soc_hdmi_in1_frame_rgb2ycbcr_source_last;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_source_payload_y;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_source_payload_cb;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_source_payload_cr;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_sink_r;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_sink_g;
wire [7:0] soc_hdmi_in1_frame_rgb2ycbcr_sink_b;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_source_y = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_source_cb = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_source_cr = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_b = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_g = 8'd0;
reg [7:0] soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_b = 8'd0;
reg signed [8:0] soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g = 9'sd512;
reg signed [8:0] soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g = 9'sd512;
reg signed [16:0] soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg = 17'sd131072;
reg signed [16:0] soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg = 17'sd131072;
reg signed [24:0] soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg = 25'sd33554432;
reg signed [10:0] soc_hdmi_in1_frame_rgb2ycbcr_yraw = 11'sd2048;
reg signed [11:0] soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw = 12'sd4096;
reg signed [11:0] soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw = 12'sd4096;
reg signed [10:0] soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0 = 11'sd2048;
reg signed [19:0] soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw = 20'sd1048576;
reg signed [19:0] soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw = 20'sd1048576;
reg signed [10:0] soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1 = 11'sd2048;
reg signed [10:0] soc_hdmi_in1_frame_rgb2ycbcr_y = 11'sd2048;
reg signed [11:0] soc_hdmi_in1_frame_rgb2ycbcr_cb = 12'sd4096;
reg signed [11:0] soc_hdmi_in1_frame_rgb2ycbcr_cr = 12'sd4096;
wire soc_hdmi_in1_frame_rgb2ycbcr_ce;
wire soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce;
wire soc_hdmi_in1_frame_rgb2ycbcr_busy;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n0 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n1 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n2 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n3 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n4 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n5 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n6 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_valid_n7 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n0 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n0 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n1 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n1 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n2 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n2 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n3 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n3 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n4 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n4 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n5 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n5 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n6 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n6 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_first_n7 = 1'd0;
reg soc_hdmi_in1_frame_rgb2ycbcr_last_n7 = 1'd0;
wire soc_hdmi_in1_frame_chroma_downsampler_sink_valid;
wire soc_hdmi_in1_frame_chroma_downsampler_sink_ready;
wire soc_hdmi_in1_frame_chroma_downsampler_sink_first;
wire soc_hdmi_in1_frame_chroma_downsampler_sink_last;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_sink_payload_y;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_sink_payload_cb;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_sink_payload_cr;
wire soc_hdmi_in1_frame_chroma_downsampler_source_valid;
wire soc_hdmi_in1_frame_chroma_downsampler_source_ready;
wire soc_hdmi_in1_frame_chroma_downsampler_source_first;
wire soc_hdmi_in1_frame_chroma_downsampler_source_last;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_source_payload_y;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_source_payload_cb_cr;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_sink_y;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_sink_cb;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_sink_cr;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_source_y = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr = 8'd0;
wire soc_hdmi_in1_frame_chroma_downsampler_first;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_cr = 8'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_parity = 1'd0;
reg [8:0] soc_hdmi_in1_frame_chroma_downsampler_cb_sum = 9'd0;
reg [8:0] soc_hdmi_in1_frame_chroma_downsampler_cr_sum = 9'd0;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_cb_mean;
wire [7:0] soc_hdmi_in1_frame_chroma_downsampler_cr_mean;
wire soc_hdmi_in1_frame_chroma_downsampler_ce;
wire soc_hdmi_in1_frame_chroma_downsampler_pipe_ce;
wire soc_hdmi_in1_frame_chroma_downsampler_busy;
reg soc_hdmi_in1_frame_chroma_downsampler_valid_n0 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_valid_n1 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_valid_n2 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_first_n0 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_last_n0 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_first_n1 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_last_n1 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_first_n2 = 1'd0;
reg soc_hdmi_in1_frame_chroma_downsampler_last_n2 = 1'd0;
reg soc_hdmi_in1_frame_next_de0 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync0 = 1'd0;
reg soc_hdmi_in1_frame_next_de1 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync1 = 1'd0;
reg soc_hdmi_in1_frame_next_de2 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync2 = 1'd0;
reg soc_hdmi_in1_frame_next_de3 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync3 = 1'd0;
reg soc_hdmi_in1_frame_next_de4 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync4 = 1'd0;
reg soc_hdmi_in1_frame_next_de5 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync5 = 1'd0;
reg soc_hdmi_in1_frame_next_de6 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync6 = 1'd0;
reg soc_hdmi_in1_frame_next_de7 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync7 = 1'd0;
reg soc_hdmi_in1_frame_next_de8 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync8 = 1'd0;
reg soc_hdmi_in1_frame_next_de9 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync9 = 1'd0;
reg soc_hdmi_in1_frame_next_de10 = 1'd0;
reg soc_hdmi_in1_frame_next_vsync10 = 1'd0;
reg [63:0] soc_hdmi_in1_frame_cur_word = 64'd0;
reg soc_hdmi_in1_frame_cur_word_valid = 1'd0;
wire [15:0] soc_hdmi_in1_frame_encoded_pixel;
reg [1:0] soc_hdmi_in1_frame_pack_counter = 2'd0;
wire soc_hdmi_in1_frame_fifo_sink_valid;
wire soc_hdmi_in1_frame_fifo_sink_ready;
reg soc_hdmi_in1_frame_fifo_sink_first = 1'd0;
reg soc_hdmi_in1_frame_fifo_sink_last = 1'd0;
reg soc_hdmi_in1_frame_fifo_sink_payload_sof = 1'd0;
wire [63:0] soc_hdmi_in1_frame_fifo_sink_payload_pixels;
wire soc_hdmi_in1_frame_fifo_source_valid;
wire soc_hdmi_in1_frame_fifo_source_ready;
wire soc_hdmi_in1_frame_fifo_source_first;
wire soc_hdmi_in1_frame_fifo_source_last;
wire soc_hdmi_in1_frame_fifo_source_payload_sof;
wire [63:0] soc_hdmi_in1_frame_fifo_source_payload_pixels;
wire soc_hdmi_in1_frame_fifo_asyncfifo_we;
wire soc_hdmi_in1_frame_fifo_asyncfifo_writable;
wire soc_hdmi_in1_frame_fifo_asyncfifo_re;
wire soc_hdmi_in1_frame_fifo_asyncfifo_readable;
wire [66:0] soc_hdmi_in1_frame_fifo_asyncfifo_din;
wire [66:0] soc_hdmi_in1_frame_fifo_asyncfifo_dout;
wire soc_hdmi_in1_frame_fifo_graycounter0_ce;
(* register_balancing = "no" *) reg [9:0] soc_hdmi_in1_frame_fifo_graycounter0_q = 10'd0;
wire [9:0] soc_hdmi_in1_frame_fifo_graycounter0_q_next;
reg [9:0] soc_hdmi_in1_frame_fifo_graycounter0_q_binary = 10'd0;
reg [9:0] soc_hdmi_in1_frame_fifo_graycounter0_q_next_binary = 10'd0;
wire soc_hdmi_in1_frame_fifo_graycounter1_ce;
(* register_balancing = "no" *) reg [9:0] soc_hdmi_in1_frame_fifo_graycounter1_q = 10'd0;
wire [9:0] soc_hdmi_in1_frame_fifo_graycounter1_q_next;
reg [9:0] soc_hdmi_in1_frame_fifo_graycounter1_q_binary = 10'd0;
reg [9:0] soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary = 10'd0;
wire [9:0] soc_hdmi_in1_frame_fifo_produce_rdomain;
wire [9:0] soc_hdmi_in1_frame_fifo_consume_wdomain;
wire [8:0] soc_hdmi_in1_frame_fifo_wrport_adr;
wire [66:0] soc_hdmi_in1_frame_fifo_wrport_dat_r;
wire soc_hdmi_in1_frame_fifo_wrport_we;
wire [66:0] soc_hdmi_in1_frame_fifo_wrport_dat_w;
wire [8:0] soc_hdmi_in1_frame_fifo_rdport_adr;
wire [66:0] soc_hdmi_in1_frame_fifo_rdport_dat_r;
wire soc_hdmi_in1_frame_fifo_fifo_in_payload_sof;
wire [63:0] soc_hdmi_in1_frame_fifo_fifo_in_payload_pixels;
wire soc_hdmi_in1_frame_fifo_fifo_in_first;
wire soc_hdmi_in1_frame_fifo_fifo_in_last;
wire soc_hdmi_in1_frame_fifo_fifo_out_payload_sof;
wire [63:0] soc_hdmi_in1_frame_fifo_fifo_out_payload_pixels;
wire soc_hdmi_in1_frame_fifo_fifo_out_first;
wire soc_hdmi_in1_frame_fifo_fifo_out_last;
reg soc_hdmi_in1_frame_pix_overflow = 1'd0;
wire soc_hdmi_in1_frame_pix_overflow_reset;
wire soc_hdmi_in1_frame_sys_overflow;
wire soc_hdmi_in1_frame_overflow_reset_i;
wire soc_hdmi_in1_frame_overflow_reset_o;
reg soc_hdmi_in1_frame_overflow_reset_toggle_i = 1'd0;
wire soc_hdmi_in1_frame_overflow_reset_toggle_o;
reg soc_hdmi_in1_frame_overflow_reset_toggle_o_r = 1'd0;
wire soc_hdmi_in1_frame_overflow_reset_ack_i;
wire soc_hdmi_in1_frame_overflow_reset_ack_o;
reg soc_hdmi_in1_frame_overflow_reset_ack_toggle_i = 1'd0;
wire soc_hdmi_in1_frame_overflow_reset_ack_toggle_o;
reg soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r = 1'd0;
reg soc_hdmi_in1_frame_overflow_mask = 1'd0;
wire soc_hdmi_in1_dma_frame_valid;
reg soc_hdmi_in1_dma_frame_ready = 1'd0;
wire soc_hdmi_in1_dma_frame_first;
wire soc_hdmi_in1_dma_frame_last;
wire soc_hdmi_in1_dma_frame_payload_sof;
wire [63:0] soc_hdmi_in1_dma_frame_payload_pixels;
reg [26:0] soc_hdmi_in1_dma_frame_size_storage_full = 27'd0;
wire [23:0] soc_hdmi_in1_dma_frame_size_storage;
reg soc_hdmi_in1_dma_frame_size_re = 1'd0;
wire soc_hdmi_in1_dma_slot_array_irq;
wire [23:0] soc_hdmi_in1_dma_slot_array_address;
wire [23:0] soc_hdmi_in1_dma_slot_array_address_reached;
wire soc_hdmi_in1_dma_slot_array_address_valid;
reg soc_hdmi_in1_dma_slot_array_address_done = 1'd0;
wire soc_hdmi_in1_dma_slot_array_slot0_status;
wire soc_hdmi_in1_dma_slot_array_slot0_pending;
wire soc_hdmi_in1_dma_slot_array_slot0_trigger;
reg soc_hdmi_in1_dma_slot_array_slot0_clear = 1'd0;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot0_address;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot0_address_reached;
wire soc_hdmi_in1_dma_slot_array_slot0_address_valid;
wire soc_hdmi_in1_dma_slot_array_slot0_address_done;
reg [1:0] soc_hdmi_in1_dma_slot_array_slot0_status_storage_full = 2'd0;
wire [1:0] soc_hdmi_in1_dma_slot_array_slot0_status_storage;
reg soc_hdmi_in1_dma_slot_array_slot0_status_re = 1'd0;
wire soc_hdmi_in1_dma_slot_array_slot0_status_we;
wire [1:0] soc_hdmi_in1_dma_slot_array_slot0_status_dat_w;
reg [26:0] soc_hdmi_in1_dma_slot_array_slot0_address_storage_full = 27'd0;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot0_address_storage;
reg soc_hdmi_in1_dma_slot_array_slot0_address_re = 1'd0;
wire soc_hdmi_in1_dma_slot_array_slot0_address_we;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot0_address_dat_w;
wire soc_hdmi_in1_dma_slot_array_slot1_status;
wire soc_hdmi_in1_dma_slot_array_slot1_pending;
wire soc_hdmi_in1_dma_slot_array_slot1_trigger;
reg soc_hdmi_in1_dma_slot_array_slot1_clear = 1'd0;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot1_address;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot1_address_reached;
wire soc_hdmi_in1_dma_slot_array_slot1_address_valid;
wire soc_hdmi_in1_dma_slot_array_slot1_address_done;
reg [1:0] soc_hdmi_in1_dma_slot_array_slot1_status_storage_full = 2'd0;
wire [1:0] soc_hdmi_in1_dma_slot_array_slot1_status_storage;
reg soc_hdmi_in1_dma_slot_array_slot1_status_re = 1'd0;
wire soc_hdmi_in1_dma_slot_array_slot1_status_we;
wire [1:0] soc_hdmi_in1_dma_slot_array_slot1_status_dat_w;
reg [26:0] soc_hdmi_in1_dma_slot_array_slot1_address_storage_full = 27'd0;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot1_address_storage;
reg soc_hdmi_in1_dma_slot_array_slot1_address_re = 1'd0;
wire soc_hdmi_in1_dma_slot_array_slot1_address_we;
wire [23:0] soc_hdmi_in1_dma_slot_array_slot1_address_dat_w;
wire soc_hdmi_in1_dma_slot_array_status_re;
wire [1:0] soc_hdmi_in1_dma_slot_array_status_r;
reg [1:0] soc_hdmi_in1_dma_slot_array_status_w = 2'd0;
wire soc_hdmi_in1_dma_slot_array_pending_re;
wire [1:0] soc_hdmi_in1_dma_slot_array_pending_r;
reg [1:0] soc_hdmi_in1_dma_slot_array_pending_w = 2'd0;
reg [1:0] soc_hdmi_in1_dma_slot_array_storage_full = 2'd0;
wire [1:0] soc_hdmi_in1_dma_slot_array_storage;
reg soc_hdmi_in1_dma_slot_array_re = 1'd0;
wire soc_hdmi_in1_dma_slot_array_change_slot;
reg soc_hdmi_in1_dma_slot_array_current_slot = 1'd0;
reg soc_hdmi_in1_dma_reset_words = 1'd0;
reg soc_hdmi_in1_dma_count_word = 1'd0;
wire soc_hdmi_in1_dma_last_word;
reg [23:0] soc_hdmi_in1_dma_current_address = 24'd0;
reg [23:0] soc_hdmi_in1_dma_mwords_remaining = 24'd0;
wire [63:0] soc_hdmi_in1_dma_memory_word;
reg soc_hdmi_in1_dma_sink_sink_valid = 1'd0;
wire soc_hdmi_in1_dma_sink_sink_ready;
wire [23:0] soc_hdmi_in1_dma_sink_sink_payload_address;
wire [63:0] soc_hdmi_in1_dma_sink_sink_payload_data;
wire soc_hdmi_in1_dma_fifo_sink_valid;
wire soc_hdmi_in1_dma_fifo_sink_ready;
reg soc_hdmi_in1_dma_fifo_sink_first = 1'd0;
reg soc_hdmi_in1_dma_fifo_sink_last = 1'd0;
wire [63:0] soc_hdmi_in1_dma_fifo_sink_payload_data;
wire soc_hdmi_in1_dma_fifo_source_valid;
wire soc_hdmi_in1_dma_fifo_source_ready;
wire soc_hdmi_in1_dma_fifo_source_first;
wire soc_hdmi_in1_dma_fifo_source_last;
wire [63:0] soc_hdmi_in1_dma_fifo_source_payload_data;
wire soc_hdmi_in1_dma_fifo_syncfifo_we;
wire soc_hdmi_in1_dma_fifo_syncfifo_writable;
wire soc_hdmi_in1_dma_fifo_syncfifo_re;
wire soc_hdmi_in1_dma_fifo_syncfifo_readable;
wire [65:0] soc_hdmi_in1_dma_fifo_syncfifo_din;
wire [65:0] soc_hdmi_in1_dma_fifo_syncfifo_dout;
reg [4:0] soc_hdmi_in1_dma_fifo_level = 5'd0;
reg soc_hdmi_in1_dma_fifo_replace = 1'd0;
reg [3:0] soc_hdmi_in1_dma_fifo_produce = 4'd0;
reg [3:0] soc_hdmi_in1_dma_fifo_consume = 4'd0;
reg [3:0] soc_hdmi_in1_dma_fifo_wrport_adr = 4'd0;
wire [65:0] soc_hdmi_in1_dma_fifo_wrport_dat_r;
wire soc_hdmi_in1_dma_fifo_wrport_we;
wire [65:0] soc_hdmi_in1_dma_fifo_wrport_dat_w;
wire soc_hdmi_in1_dma_fifo_do_read;
wire [3:0] soc_hdmi_in1_dma_fifo_rdport_adr;
wire [65:0] soc_hdmi_in1_dma_fifo_rdport_dat_r;
wire [63:0] soc_hdmi_in1_dma_fifo_fifo_in_payload_data;
wire soc_hdmi_in1_dma_fifo_fifo_in_first;
wire soc_hdmi_in1_dma_fifo_fifo_in_last;
wire [63:0] soc_hdmi_in1_dma_fifo_fifo_out_payload_data;
wire soc_hdmi_in1_dma_fifo_fifo_out_first;
wire soc_hdmi_in1_dma_fifo_fifo_out_last;
wire soc_litedramnativeport2_cmd_valid0;
wire soc_litedramnativeport2_cmd_ready0;
wire soc_litedramnativeport2_cmd_first0;
wire soc_litedramnativeport2_cmd_last0;
wire soc_litedramnativeport2_cmd_payload_we0;
wire [23:0] soc_litedramnativeport2_cmd_payload_addr0;
wire soc_litedramnativeport2_wdata_ready;
reg [63:0] soc_litedramnativeport2_wdata_payload_data = 64'd0;
reg [7:0] soc_litedramnativeport2_wdata_payload_we = 8'd0;
wire soc_litedramnativeport2_rdata_valid0;
wire soc_litedramnativeport2_rdata_ready0;
reg soc_litedramnativeport2_rdata_first0 = 1'd0;
reg soc_litedramnativeport2_rdata_last0 = 1'd0;
wire [63:0] soc_litedramnativeport2_rdata_payload_data0;
reg soc_litedramnativeport0_cmd_valid1 = 1'd0;
wire soc_litedramnativeport0_cmd_ready1;
reg soc_litedramnativeport0_cmd_first = 1'd0;
reg soc_litedramnativeport0_cmd_last = 1'd0;
reg soc_litedramnativeport0_cmd_payload_we1 = 1'd0;
reg [23:0] soc_litedramnativeport0_cmd_payload_addr1 = 24'd0;
wire soc_litedramnativeport0_rdata_valid1;
wire soc_litedramnativeport0_rdata_ready;
wire soc_litedramnativeport0_rdata_first;
wire soc_litedramnativeport0_rdata_last;
wire [63:0] soc_litedramnativeport0_rdata_payload_data1;
wire soc_litedramnativeportcdc0_cmd_fifo_sink_valid;
wire soc_litedramnativeportcdc0_cmd_fifo_sink_ready;
wire soc_litedramnativeportcdc0_cmd_fifo_sink_first;
wire soc_litedramnativeportcdc0_cmd_fifo_sink_last;
wire soc_litedramnativeportcdc0_cmd_fifo_sink_payload_we;
wire [23:0] soc_litedramnativeportcdc0_cmd_fifo_sink_payload_addr;
wire soc_litedramnativeportcdc0_cmd_fifo_source_valid;
wire soc_litedramnativeportcdc0_cmd_fifo_source_ready;
wire soc_litedramnativeportcdc0_cmd_fifo_source_first;
wire soc_litedramnativeportcdc0_cmd_fifo_source_last;
wire soc_litedramnativeportcdc0_cmd_fifo_source_payload_we;
wire [23:0] soc_litedramnativeportcdc0_cmd_fifo_source_payload_addr;
wire soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_we;
wire soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_writable;
wire soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_re;
wire soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_readable;
wire [26:0] soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_din;
wire [26:0] soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_dout;
wire soc_litedramnativeportcdc0_cmd_fifo_graycounter0_ce;
(* register_balancing = "no" *) reg [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q = 3'd0;
wire [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next;
reg [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary = 3'd0;
reg [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next_binary = 3'd0;
wire soc_litedramnativeportcdc0_cmd_fifo_graycounter1_ce;
(* register_balancing = "no" *) reg [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q = 3'd0;
wire [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next;
reg [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary = 3'd0;
reg [2:0] soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary = 3'd0;
wire [2:0] soc_litedramnativeportcdc0_cmd_fifo_produce_rdomain;
wire [2:0] soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain;
wire [1:0] soc_litedramnativeportcdc0_cmd_fifo_wrport_adr;
wire [26:0] soc_litedramnativeportcdc0_cmd_fifo_wrport_dat_r;
wire soc_litedramnativeportcdc0_cmd_fifo_wrport_we;
wire [26:0] soc_litedramnativeportcdc0_cmd_fifo_wrport_dat_w;
wire [1:0] soc_litedramnativeportcdc0_cmd_fifo_rdport_adr;
wire [26:0] soc_litedramnativeportcdc0_cmd_fifo_rdport_dat_r;
wire soc_litedramnativeportcdc0_cmd_fifo_fifo_in_payload_we;
wire [23:0] soc_litedramnativeportcdc0_cmd_fifo_fifo_in_payload_addr;
wire soc_litedramnativeportcdc0_cmd_fifo_fifo_in_first;
wire soc_litedramnativeportcdc0_cmd_fifo_fifo_in_last;
wire soc_litedramnativeportcdc0_cmd_fifo_fifo_out_payload_we;
wire [23:0] soc_litedramnativeportcdc0_cmd_fifo_fifo_out_payload_addr;
wire soc_litedramnativeportcdc0_cmd_fifo_fifo_out_first;
wire soc_litedramnativeportcdc0_cmd_fifo_fifo_out_last;
wire soc_litedramnativeportcdc0_rdata_fifo_sink_valid;
wire soc_litedramnativeportcdc0_rdata_fifo_sink_ready;
wire soc_litedramnativeportcdc0_rdata_fifo_sink_first;
wire soc_litedramnativeportcdc0_rdata_fifo_sink_last;
wire [63:0] soc_litedramnativeportcdc0_rdata_fifo_sink_payload_data;
wire soc_litedramnativeportcdc0_rdata_fifo_source_valid;
wire soc_litedramnativeportcdc0_rdata_fifo_source_ready;
wire soc_litedramnativeportcdc0_rdata_fifo_source_first;
wire soc_litedramnativeportcdc0_rdata_fifo_source_last;
wire [63:0] soc_litedramnativeportcdc0_rdata_fifo_source_payload_data;
wire soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_we;
wire soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_writable;
wire soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_re;
wire soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_readable;
wire [65:0] soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_din;
wire [65:0] soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_dout;
wire soc_litedramnativeportcdc0_rdata_fifo_graycounter0_ce;
(* register_balancing = "no" *) reg [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q = 5'd0;
wire [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next;
reg [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary = 5'd0;
reg [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next_binary = 5'd0;
wire soc_litedramnativeportcdc0_rdata_fifo_graycounter1_ce;
(* register_balancing = "no" *) reg [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q = 5'd0;
wire [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next;
reg [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary = 5'd0;
reg [4:0] soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary = 5'd0;
wire [4:0] soc_litedramnativeportcdc0_rdata_fifo_produce_rdomain;
wire [4:0] soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain;
wire [3:0] soc_litedramnativeportcdc0_rdata_fifo_wrport_adr;
wire [65:0] soc_litedramnativeportcdc0_rdata_fifo_wrport_dat_r;
wire soc_litedramnativeportcdc0_rdata_fifo_wrport_we;
wire [65:0] soc_litedramnativeportcdc0_rdata_fifo_wrport_dat_w;
wire [3:0] soc_litedramnativeportcdc0_rdata_fifo_rdport_adr;
wire [65:0] soc_litedramnativeportcdc0_rdata_fifo_rdport_dat_r;
wire [63:0] soc_litedramnativeportcdc0_rdata_fifo_fifo_in_payload_data;
wire soc_litedramnativeportcdc0_rdata_fifo_fifo_in_first;
wire soc_litedramnativeportcdc0_rdata_fifo_fifo_in_last;
wire [63:0] soc_litedramnativeportcdc0_rdata_fifo_fifo_out_payload_data;
wire soc_litedramnativeportcdc0_rdata_fifo_fifo_out_first;
wire soc_litedramnativeportcdc0_rdata_fifo_fifo_out_last;
wire soc_litedramnativeport1_cmd_valid1;
reg soc_litedramnativeport1_cmd_ready1 = 1'd0;
wire soc_litedramnativeport1_cmd_payload_we1;
wire [25:0] soc_litedramnativeport1_cmd_payload_addr1;
reg soc_litedramnativeport1_rdata_valid1 = 1'd0;
wire soc_litedramnativeport1_rdata_ready;
reg soc_litedramnativeport1_rdata_first = 1'd0;
reg soc_litedramnativeport1_rdata_last = 1'd0;
reg [15:0] soc_litedramnativeport1_rdata_payload_data1 = 16'd0;
reg soc_litedramnativeport1_flush = 1'd0;
reg soc_litedramnativeportconverter0_cmd_buffer_sink_valid = 1'd0;
wire soc_litedramnativeportconverter0_cmd_buffer_sink_ready;
reg soc_litedramnativeportconverter0_cmd_buffer_sink_first = 1'd0;
reg soc_litedramnativeportconverter0_cmd_buffer_sink_last = 1'd0;
reg [3:0] soc_litedramnativeportconverter0_cmd_buffer_sink_payload_sel = 4'd0;
wire soc_litedramnativeportconverter0_cmd_buffer_source_valid;
wire soc_litedramnativeportconverter0_cmd_buffer_source_ready;
wire soc_litedramnativeportconverter0_cmd_buffer_source_first;
wire soc_litedramnativeportconverter0_cmd_buffer_source_last;
wire [3:0] soc_litedramnativeportconverter0_cmd_buffer_source_payload_sel;
wire soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_we;
wire soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_writable;
wire soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_re;
wire soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_readable;
wire [5:0] soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_din;
wire [5:0] soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_dout;
reg [2:0] soc_litedramnativeportconverter0_cmd_buffer_level = 3'd0;
reg soc_litedramnativeportconverter0_cmd_buffer_replace = 1'd0;
reg [1:0] soc_litedramnativeportconverter0_cmd_buffer_produce = 2'd0;
reg [1:0] soc_litedramnativeportconverter0_cmd_buffer_consume = 2'd0;
reg [1:0] soc_litedramnativeportconverter0_cmd_buffer_wrport_adr = 2'd0;
wire [5:0] soc_litedramnativeportconverter0_cmd_buffer_wrport_dat_r;
wire soc_litedramnativeportconverter0_cmd_buffer_wrport_we;
wire [5:0] soc_litedramnativeportconverter0_cmd_buffer_wrport_dat_w;
wire soc_litedramnativeportconverter0_cmd_buffer_do_read;
wire [1:0] soc_litedramnativeportconverter0_cmd_buffer_rdport_adr;
wire [5:0] soc_litedramnativeportconverter0_cmd_buffer_rdport_dat_r;
wire [3:0] soc_litedramnativeportconverter0_cmd_buffer_fifo_in_payload_sel;
wire soc_litedramnativeportconverter0_cmd_buffer_fifo_in_first;
wire soc_litedramnativeportconverter0_cmd_buffer_fifo_in_last;
wire [3:0] soc_litedramnativeportconverter0_cmd_buffer_fifo_out_payload_sel;
wire soc_litedramnativeportconverter0_cmd_buffer_fifo_out_first;
wire soc_litedramnativeportconverter0_cmd_buffer_fifo_out_last;
reg [1:0] soc_litedramnativeportconverter0_counter = 2'd0;
reg soc_litedramnativeportconverter0_counter_ce = 1'd0;
wire soc_litedramnativeportconverter0_rdata_buffer_sink_valid;
wire soc_litedramnativeportconverter0_rdata_buffer_sink_ready;
wire soc_litedramnativeportconverter0_rdata_buffer_sink_first;
wire soc_litedramnativeportconverter0_rdata_buffer_sink_last;
wire [63:0] soc_litedramnativeportconverter0_rdata_buffer_sink_payload_data;
wire soc_litedramnativeportconverter0_rdata_buffer_source_valid;
wire soc_litedramnativeportconverter0_rdata_buffer_source_ready;
wire soc_litedramnativeportconverter0_rdata_buffer_source_first;
wire soc_litedramnativeportconverter0_rdata_buffer_source_last;
reg [63:0] soc_litedramnativeportconverter0_rdata_buffer_source_payload_data = 64'd0;
wire soc_litedramnativeportconverter0_rdata_buffer_pipe_ce;
wire soc_litedramnativeportconverter0_rdata_buffer_busy;
reg soc_litedramnativeportconverter0_rdata_buffer_valid_n = 1'd0;
reg soc_litedramnativeportconverter0_rdata_buffer_first_n = 1'd0;
reg soc_litedramnativeportconverter0_rdata_buffer_last_n = 1'd0;
wire soc_litedramnativeportconverter0_rdata_converter_sink_valid;
wire soc_litedramnativeportconverter0_rdata_converter_sink_ready;
wire soc_litedramnativeportconverter0_rdata_converter_sink_first;
wire soc_litedramnativeportconverter0_rdata_converter_sink_last;
wire [63:0] soc_litedramnativeportconverter0_rdata_converter_sink_payload_data;
wire soc_litedramnativeportconverter0_rdata_converter_source_valid;
reg soc_litedramnativeportconverter0_rdata_converter_source_ready = 1'd0;
wire soc_litedramnativeportconverter0_rdata_converter_source_first;
wire soc_litedramnativeportconverter0_rdata_converter_source_last;
wire [15:0] soc_litedramnativeportconverter0_rdata_converter_source_payload_data;
wire soc_litedramnativeportconverter0_rdata_converter_converter_sink_valid;
wire soc_litedramnativeportconverter0_rdata_converter_converter_sink_ready;
wire soc_litedramnativeportconverter0_rdata_converter_converter_sink_first;
wire soc_litedramnativeportconverter0_rdata_converter_converter_sink_last;
reg [63:0] soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data = 64'd0;
wire soc_litedramnativeportconverter0_rdata_converter_converter_source_valid;
wire soc_litedramnativeportconverter0_rdata_converter_converter_source_ready;
wire soc_litedramnativeportconverter0_rdata_converter_converter_source_first;
wire soc_litedramnativeportconverter0_rdata_converter_converter_source_last;
reg [15:0] soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data = 16'd0;
wire soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_valid_token_count;
reg [1:0] soc_litedramnativeportconverter0_rdata_converter_converter_mux = 2'd0;
wire soc_litedramnativeportconverter0_rdata_converter_converter_first;
wire soc_litedramnativeportconverter0_rdata_converter_converter_last;
wire soc_litedramnativeportconverter0_rdata_converter_source_source_valid;
wire soc_litedramnativeportconverter0_rdata_converter_source_source_ready;
wire soc_litedramnativeportconverter0_rdata_converter_source_source_first;
wire soc_litedramnativeportconverter0_rdata_converter_source_source_last;
wire [15:0] soc_litedramnativeportconverter0_rdata_converter_source_source_payload_data;
reg [3:0] soc_litedramnativeportconverter0_rdata_chunk = 4'd1;
wire soc_litedramnativeportconverter0_rdata_chunk_valid;
wire soc_hdmi_out0_core_source_source_valid;
wire soc_hdmi_out0_core_source_source_ready;
wire [15:0] soc_hdmi_out0_core_source_source_payload_data;
wire soc_hdmi_out0_core_source_source_param_hsync;
wire soc_hdmi_out0_core_source_source_param_vsync;
wire soc_hdmi_out0_core_source_source_param_de;
reg soc_hdmi_out0_core_underflow_enable_storage_full = 1'd0;
wire soc_hdmi_out0_core_underflow_enable_storage;
reg soc_hdmi_out0_core_underflow_enable_re = 1'd0;
wire soc_hdmi_out0_core_underflow_update_underflow_update_re;
wire soc_hdmi_out0_core_underflow_update_underflow_update_r;
reg soc_hdmi_out0_core_underflow_update_underflow_update_w = 1'd0;
reg [31:0] soc_hdmi_out0_core_underflow_counter_status = 32'd0;
wire soc_hdmi_out0_core_initiator_source_source_valid;
wire soc_hdmi_out0_core_initiator_source_source_ready;
wire soc_hdmi_out0_core_initiator_source_source_first;
wire soc_hdmi_out0_core_initiator_source_source_last;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_hres;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_hsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_hsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_hscan;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_vres;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_vsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_vsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_source_source_payload_vscan;
wire [31:0] soc_hdmi_out0_core_initiator_source_source_payload_base;
wire [31:0] soc_hdmi_out0_core_initiator_source_source_payload_length;
wire soc_hdmi_out0_core_initiator_cdc_sink_valid;
wire soc_hdmi_out0_core_initiator_cdc_sink_ready;
reg soc_hdmi_out0_core_initiator_cdc_sink_first = 1'd0;
reg soc_hdmi_out0_core_initiator_cdc_sink_last = 1'd0;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_hres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_hsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_hsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_hscan;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_vres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_vsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_vsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_vscan;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_base;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_sink_payload_length;
wire soc_hdmi_out0_core_initiator_cdc_source_valid;
wire soc_hdmi_out0_core_initiator_cdc_source_ready;
wire soc_hdmi_out0_core_initiator_cdc_source_first;
wire soc_hdmi_out0_core_initiator_cdc_source_last;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_hres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_hsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_hsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_hscan;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_vres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_vsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_vsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_source_payload_vscan;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_source_payload_base;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_source_payload_length;
wire soc_hdmi_out0_core_initiator_cdc_asyncfifo_we;
wire soc_hdmi_out0_core_initiator_cdc_asyncfifo_writable;
wire soc_hdmi_out0_core_initiator_cdc_asyncfifo_re;
wire soc_hdmi_out0_core_initiator_cdc_asyncfifo_readable;
wire [161:0] soc_hdmi_out0_core_initiator_cdc_asyncfifo_din;
wire [161:0] soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout;
wire soc_hdmi_out0_core_initiator_cdc_graycounter0_ce;
(* register_balancing = "no" *) reg [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter0_q = 2'd0;
wire [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next;
reg [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary = 2'd0;
reg [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next_binary = 2'd0;
wire soc_hdmi_out0_core_initiator_cdc_graycounter1_ce;
(* register_balancing = "no" *) reg [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter1_q = 2'd0;
wire [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next;
reg [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary = 2'd0;
reg [1:0] soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary = 2'd0;
wire [1:0] soc_hdmi_out0_core_initiator_cdc_produce_rdomain;
wire [1:0] soc_hdmi_out0_core_initiator_cdc_consume_wdomain;
wire soc_hdmi_out0_core_initiator_cdc_wrport_adr;
wire [161:0] soc_hdmi_out0_core_initiator_cdc_wrport_dat_r;
wire soc_hdmi_out0_core_initiator_cdc_wrport_we;
wire [161:0] soc_hdmi_out0_core_initiator_cdc_wrport_dat_w;
wire soc_hdmi_out0_core_initiator_cdc_rdport_adr;
wire [161:0] soc_hdmi_out0_core_initiator_cdc_rdport_dat_r;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hscan;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vscan;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_base;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_length;
wire soc_hdmi_out0_core_initiator_cdc_fifo_in_first;
wire soc_hdmi_out0_core_initiator_cdc_fifo_in_last;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hscan;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vres;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vsync_start;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vsync_end;
wire [11:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vscan;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_base;
wire [31:0] soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_length;
wire soc_hdmi_out0_core_initiator_cdc_fifo_out_first;
wire soc_hdmi_out0_core_initiator_cdc_fifo_out_last;
reg soc_hdmi_out0_core_initiator_enable_storage_full = 1'd0;
wire soc_hdmi_out0_core_initiator_enable_storage;
reg soc_hdmi_out0_core_initiator_enable_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage0_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage0_storage;
reg soc_hdmi_out0_core_initiator_csrstorage0_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage1_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage1_storage;
reg soc_hdmi_out0_core_initiator_csrstorage1_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage2_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage2_storage;
reg soc_hdmi_out0_core_initiator_csrstorage2_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage3_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage3_storage;
reg soc_hdmi_out0_core_initiator_csrstorage3_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage4_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage4_storage;
reg soc_hdmi_out0_core_initiator_csrstorage4_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage5_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage5_storage;
reg soc_hdmi_out0_core_initiator_csrstorage5_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage6_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage6_storage;
reg soc_hdmi_out0_core_initiator_csrstorage6_re = 1'd0;
reg [11:0] soc_hdmi_out0_core_initiator_csrstorage7_storage_full = 12'd0;
wire [11:0] soc_hdmi_out0_core_initiator_csrstorage7_storage;
reg soc_hdmi_out0_core_initiator_csrstorage7_re = 1'd0;
reg [31:0] soc_hdmi_out0_core_initiator_csrstorage8_storage_full = 32'd0;
wire [31:0] soc_hdmi_out0_core_initiator_csrstorage8_storage;
reg soc_hdmi_out0_core_initiator_csrstorage8_re = 1'd0;
reg [31:0] soc_hdmi_out0_core_initiator_csrstorage9_storage_full = 32'd0;
wire [31:0] soc_hdmi_out0_core_initiator_csrstorage9_storage;
reg soc_hdmi_out0_core_initiator_csrstorage9_re = 1'd0;
wire soc_hdmi_out0_core_timinggenerator_sink_valid;
wire soc_hdmi_out0_core_timinggenerator_sink_ready;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_hres;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_hscan;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_vres;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end;
wire [11:0] soc_hdmi_out0_core_timinggenerator_sink_payload_vscan;
reg soc_hdmi_out0_core_timinggenerator_source_valid = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_source_ready = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_source_last = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_source_payload_hsync = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_source_payload_vsync = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_source_payload_de = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_hactive = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_vactive = 1'd0;
reg soc_hdmi_out0_core_timinggenerator_active = 1'd0;
reg [11:0] soc_hdmi_out0_core_timinggenerator_hcounter = 12'd0;
reg [11:0] soc_hdmi_out0_core_timinggenerator_vcounter = 12'd0;
wire soc_hdmi_out0_core_dmareader_sink_valid;
reg soc_hdmi_out0_core_dmareader_sink_ready = 1'd0;
wire [31:0] soc_hdmi_out0_core_dmareader_sink_payload_base;
wire [31:0] soc_hdmi_out0_core_dmareader_sink_payload_length;
wire soc_hdmi_out0_core_dmareader_source_valid;
reg soc_hdmi_out0_core_dmareader_source_ready = 1'd0;
wire soc_hdmi_out0_core_dmareader_source_first;
wire soc_hdmi_out0_core_dmareader_source_last;
wire [15:0] soc_hdmi_out0_core_dmareader_source_payload_data;
reg soc_hdmi_out0_core_dmareader_sink_sink_valid = 1'd0;
wire soc_hdmi_out0_core_dmareader_sink_sink_ready;
wire [25:0] soc_hdmi_out0_core_dmareader_sink_sink_payload_address;
wire soc_hdmi_out0_core_dmareader_source_source_valid;
wire soc_hdmi_out0_core_dmareader_source_source_ready;
wire soc_hdmi_out0_core_dmareader_source_source_first;
wire soc_hdmi_out0_core_dmareader_source_source_last;
wire [15:0] soc_hdmi_out0_core_dmareader_source_source_payload_data;
wire soc_hdmi_out0_core_dmareader_request_enable;
wire soc_hdmi_out0_core_dmareader_request_issued;
wire soc_hdmi_out0_core_dmareader_data_dequeued;
reg [12:0] soc_hdmi_out0_core_dmareader_rsv_level = 13'd0;
wire soc_hdmi_out0_core_dmareader_fifo_sink_valid;
wire soc_hdmi_out0_core_dmareader_fifo_sink_ready;
wire soc_hdmi_out0_core_dmareader_fifo_sink_first;
wire soc_hdmi_out0_core_dmareader_fifo_sink_last;
wire [15:0] soc_hdmi_out0_core_dmareader_fifo_sink_payload_data;
wire soc_hdmi_out0_core_dmareader_fifo_source_valid;
wire soc_hdmi_out0_core_dmareader_fifo_source_ready;
wire soc_hdmi_out0_core_dmareader_fifo_source_first;
wire soc_hdmi_out0_core_dmareader_fifo_source_last;
wire [15:0] soc_hdmi_out0_core_dmareader_fifo_source_payload_data;
wire soc_hdmi_out0_core_dmareader_fifo_re;
reg soc_hdmi_out0_core_dmareader_fifo_readable = 1'd0;
wire soc_hdmi_out0_core_dmareader_fifo_syncfifo_we;
wire soc_hdmi_out0_core_dmareader_fifo_syncfifo_writable;
wire soc_hdmi_out0_core_dmareader_fifo_syncfifo_re;
wire soc_hdmi_out0_core_dmareader_fifo_syncfifo_readable;
wire [17:0] soc_hdmi_out0_core_dmareader_fifo_syncfifo_din;
wire [17:0] soc_hdmi_out0_core_dmareader_fifo_syncfifo_dout;
reg [12:0] soc_hdmi_out0_core_dmareader_fifo_level0 = 13'd0;
reg soc_hdmi_out0_core_dmareader_fifo_replace = 1'd0;
reg [11:0] soc_hdmi_out0_core_dmareader_fifo_produce = 12'd0;
reg [11:0] soc_hdmi_out0_core_dmareader_fifo_consume = 12'd0;
reg [11:0] soc_hdmi_out0_core_dmareader_fifo_wrport_adr = 12'd0;
wire [17:0] soc_hdmi_out0_core_dmareader_fifo_wrport_dat_r;
wire soc_hdmi_out0_core_dmareader_fifo_wrport_we;
wire [17:0] soc_hdmi_out0_core_dmareader_fifo_wrport_dat_w;
wire soc_hdmi_out0_core_dmareader_fifo_do_read;
wire [11:0] soc_hdmi_out0_core_dmareader_fifo_rdport_adr;
wire [17:0] soc_hdmi_out0_core_dmareader_fifo_rdport_dat_r;
wire soc_hdmi_out0_core_dmareader_fifo_rdport_re;
wire [12:0] soc_hdmi_out0_core_dmareader_fifo_level1;
wire [15:0] soc_hdmi_out0_core_dmareader_fifo_fifo_in_payload_data;
wire soc_hdmi_out0_core_dmareader_fifo_fifo_in_first;
wire soc_hdmi_out0_core_dmareader_fifo_fifo_in_last;
wire [15:0] soc_hdmi_out0_core_dmareader_fifo_fifo_out_payload_data;
wire soc_hdmi_out0_core_dmareader_fifo_fifo_out_first;
wire soc_hdmi_out0_core_dmareader_fifo_fifo_out_last;
wire [25:0] soc_hdmi_out0_core_dmareader_base;
wire [25:0] soc_hdmi_out0_core_dmareader_length;
reg [25:0] soc_hdmi_out0_core_dmareader_offset = 26'd0;
reg [31:0] soc_hdmi_out0_core_dmareader_storage_full = 32'd0;
wire [31:0] soc_hdmi_out0_core_dmareader_storage;
reg soc_hdmi_out0_core_dmareader_re = 1'd0;
wire soc_hdmi_out0_core_underflow_enable;
wire soc_hdmi_out0_core_underflow_update;
reg [31:0] soc_hdmi_out0_core_underflow_counter = 32'd0;
wire soc_hdmi_out0_core_i;
wire soc_hdmi_out0_core_o;
reg soc_hdmi_out0_core_toggle_i = 1'd0;
wire soc_hdmi_out0_core_toggle_o;
reg soc_hdmi_out0_core_toggle_o_r = 1'd0;
wire soc_hdmi_out0_driver_sink_sink_valid;
wire soc_hdmi_out0_driver_sink_sink_ready;
wire soc_hdmi_out0_driver_sink_sink_first;
wire soc_hdmi_out0_driver_sink_sink_last;
wire [7:0] soc_hdmi_out0_driver_sink_sink_payload_r;
wire [7:0] soc_hdmi_out0_driver_sink_sink_payload_g;
wire [7:0] soc_hdmi_out0_driver_sink_sink_payload_b;
wire soc_hdmi_out0_driver_sink_sink_param_hsync;
wire soc_hdmi_out0_driver_sink_sink_param_vsync;
wire soc_hdmi_out0_driver_sink_sink_param_de;
reg [9:0] soc_hdmi_out0_driver_clocking_cmd_data_storage_full = 10'd0;
wire [9:0] soc_hdmi_out0_driver_clocking_cmd_data_storage;
reg soc_hdmi_out0_driver_clocking_cmd_data_re = 1'd0;
wire soc_hdmi_out0_driver_clocking_send_cmd_data_re;
wire soc_hdmi_out0_driver_clocking_send_cmd_data_r;
reg soc_hdmi_out0_driver_clocking_send_cmd_data_w = 1'd0;
wire soc_hdmi_out0_driver_clocking_send_go_re;
wire soc_hdmi_out0_driver_clocking_send_go_r;
reg soc_hdmi_out0_driver_clocking_send_go_w = 1'd0;
wire [3:0] soc_hdmi_out0_driver_clocking_status_status;
wire hdmi_out0_pix_clk;
reg soc_hdmi_out0_driver_clocking_pll_reset_storage_full = 1'd0;
wire soc_hdmi_out0_driver_clocking_pll_reset_storage;
reg soc_hdmi_out0_driver_clocking_pll_reset_re = 1'd0;
reg [4:0] soc_hdmi_out0_driver_clocking_pll_adr_storage_full = 5'd0;
wire [4:0] soc_hdmi_out0_driver_clocking_pll_adr_storage;
reg soc_hdmi_out0_driver_clocking_pll_adr_re = 1'd0;
wire [15:0] soc_hdmi_out0_driver_clocking_pll_dat_r_status;
reg [15:0] soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full = 16'd0;
wire [15:0] soc_hdmi_out0_driver_clocking_pll_dat_w_storage;
reg soc_hdmi_out0_driver_clocking_pll_dat_w_re = 1'd0;
wire soc_hdmi_out0_driver_clocking_pll_read_re;
wire soc_hdmi_out0_driver_clocking_pll_read_r;
reg soc_hdmi_out0_driver_clocking_pll_read_w = 1'd0;
wire soc_hdmi_out0_driver_clocking_pll_write_re;
wire soc_hdmi_out0_driver_clocking_pll_write_r;
reg soc_hdmi_out0_driver_clocking_pll_write_w = 1'd0;
reg soc_hdmi_out0_driver_clocking_pll_drdy_status = 1'd0;
wire hdmi_out0_pix2x_clk;
wire hdmi_out0_pix10x_clk;
wire soc_hdmi_out0_driver_clocking_serdesstrobe;
wire soc_hdmi_out0_driver_clocking_clk_pix_unbuffered;
wire soc_hdmi_out0_driver_clocking_pix_progdata;
wire soc_hdmi_out0_driver_clocking_pix_progen;
wire soc_hdmi_out0_driver_clocking_pix_progdone;
wire soc_hdmi_out0_driver_clocking_pix_locked;
reg [3:0] soc_hdmi_out0_driver_clocking_remaining_bits = 4'd0;
wire soc_hdmi_out0_driver_clocking_transmitting;
reg [9:0] soc_hdmi_out0_driver_clocking_sr = 10'd0;
reg [3:0] soc_hdmi_out0_driver_clocking_busy_counter = 4'd0;
wire soc_hdmi_out0_driver_clocking_busy;
wire soc_hdmi_out0_driver_clocking_mult_locked;
wire soc_hdmi_out0_driver_clocking_clkfbout;
wire soc_hdmi_out0_driver_clocking_pll_locked;
wire soc_hdmi_out0_driver_clocking_pll0_pix10x;
wire soc_hdmi_out0_driver_clocking_pll1_pix2x;
wire soc_hdmi_out0_driver_clocking_pll2_pix;
wire soc_hdmi_out0_driver_clocking_locked_async;
wire soc_hdmi_out0_driver_clocking_pll_drdy;
wire soc_hdmi_out0_driver_clocking_hdmi_clk_se;
wire soc_hdmi_out0_driver_hdmi_phy_serdesstrobe;
wire soc_hdmi_out0_driver_hdmi_phy_sink_valid;
wire soc_hdmi_out0_driver_hdmi_phy_sink_ready;
wire soc_hdmi_out0_driver_hdmi_phy_sink_first;
wire soc_hdmi_out0_driver_hdmi_phy_sink_last;
wire [7:0] soc_hdmi_out0_driver_hdmi_phy_sink_payload_r;
wire [7:0] soc_hdmi_out0_driver_hdmi_phy_sink_payload_g;
wire [7:0] soc_hdmi_out0_driver_hdmi_phy_sink_payload_b;
wire soc_hdmi_out0_driver_hdmi_phy_sink_param_hsync;
wire soc_hdmi_out0_driver_hdmi_phy_sink_param_vsync;
wire soc_hdmi_out0_driver_hdmi_phy_sink_param_de;
wire [7:0] soc_hdmi_out0_driver_hdmi_phy_es0_d0;
wire [1:0] soc_hdmi_out0_driver_hdmi_phy_es0_c;
wire soc_hdmi_out0_driver_hdmi_phy_es0_de;
reg [9:0] soc_hdmi_out0_driver_hdmi_phy_es0_out = 10'd0;
reg [7:0] soc_hdmi_out0_driver_hdmi_phy_es0_d1 = 8'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es0_n1d = 4'd0;
reg [8:0] soc_hdmi_out0_driver_hdmi_phy_es0_q_m = 9'd0;
wire soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n;
reg [8:0] soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r = 9'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m = 4'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m = 4'd0;
reg signed [5:0] soc_hdmi_out0_driver_hdmi_phy_es0_cnt = 6'sd64;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es0_new_c0 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es0_new_de0 = 1'd0;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es0_new_c1 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es0_new_de1 = 1'd0;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es0_new_c2 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es0_new_de2 = 1'd0;
reg [4:0] soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol = 5'd0;
wire [4:0] soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x;
wire soc_hdmi_out0_driver_hdmi_phy_es0_cascade_di;
wire soc_hdmi_out0_driver_hdmi_phy_es0_cascade_do;
wire soc_hdmi_out0_driver_hdmi_phy_es0_cascade_ti;
wire soc_hdmi_out0_driver_hdmi_phy_es0_cascade_to;
wire soc_hdmi_out0_driver_hdmi_phy_es0_pad_se;
wire [7:0] soc_hdmi_out0_driver_hdmi_phy_es1_d0;
wire [1:0] soc_hdmi_out0_driver_hdmi_phy_es1_c;
wire soc_hdmi_out0_driver_hdmi_phy_es1_de;
reg [9:0] soc_hdmi_out0_driver_hdmi_phy_es1_out = 10'd0;
reg [7:0] soc_hdmi_out0_driver_hdmi_phy_es1_d1 = 8'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es1_n1d = 4'd0;
reg [8:0] soc_hdmi_out0_driver_hdmi_phy_es1_q_m = 9'd0;
wire soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n;
reg [8:0] soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r = 9'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m = 4'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m = 4'd0;
reg signed [5:0] soc_hdmi_out0_driver_hdmi_phy_es1_cnt = 6'sd64;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es1_new_c0 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es1_new_de0 = 1'd0;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es1_new_c1 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es1_new_de1 = 1'd0;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es1_new_c2 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es1_new_de2 = 1'd0;
reg [4:0] soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol = 5'd0;
wire [4:0] soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x;
wire soc_hdmi_out0_driver_hdmi_phy_es1_cascade_di;
wire soc_hdmi_out0_driver_hdmi_phy_es1_cascade_do;
wire soc_hdmi_out0_driver_hdmi_phy_es1_cascade_ti;
wire soc_hdmi_out0_driver_hdmi_phy_es1_cascade_to;
wire soc_hdmi_out0_driver_hdmi_phy_es1_pad_se;
wire [7:0] soc_hdmi_out0_driver_hdmi_phy_es2_d0;
wire [1:0] soc_hdmi_out0_driver_hdmi_phy_es2_c;
wire soc_hdmi_out0_driver_hdmi_phy_es2_de;
reg [9:0] soc_hdmi_out0_driver_hdmi_phy_es2_out = 10'd0;
reg [7:0] soc_hdmi_out0_driver_hdmi_phy_es2_d1 = 8'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es2_n1d = 4'd0;
reg [8:0] soc_hdmi_out0_driver_hdmi_phy_es2_q_m = 9'd0;
wire soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n;
reg [8:0] soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r = 9'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m = 4'd0;
reg [3:0] soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m = 4'd0;
reg signed [5:0] soc_hdmi_out0_driver_hdmi_phy_es2_cnt = 6'sd64;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es2_new_c0 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es2_new_de0 = 1'd0;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es2_new_c1 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es2_new_de1 = 1'd0;
reg [1:0] soc_hdmi_out0_driver_hdmi_phy_es2_new_c2 = 2'd0;
reg soc_hdmi_out0_driver_hdmi_phy_es2_new_de2 = 1'd0;
reg [4:0] soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol = 5'd0;
wire [4:0] soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x;
wire soc_hdmi_out0_driver_hdmi_phy_es2_cascade_di;
wire soc_hdmi_out0_driver_hdmi_phy_es2_cascade_do;
wire soc_hdmi_out0_driver_hdmi_phy_es2_cascade_ti;
wire soc_hdmi_out0_driver_hdmi_phy_es2_cascade_to;
wire soc_hdmi_out0_driver_hdmi_phy_es2_pad_se;
wire soc_hdmi_out0_resetinserter_sink_sink_valid;
reg soc_hdmi_out0_resetinserter_sink_sink_ready = 1'd0;
wire [7:0] soc_hdmi_out0_resetinserter_sink_sink_payload_y;
wire [7:0] soc_hdmi_out0_resetinserter_sink_sink_payload_cb_cr;
wire soc_hdmi_out0_resetinserter_source_source_valid;
wire soc_hdmi_out0_resetinserter_source_source_ready;
reg soc_hdmi_out0_resetinserter_source_source_first = 1'd0;
reg soc_hdmi_out0_resetinserter_source_source_last = 1'd0;
wire [7:0] soc_hdmi_out0_resetinserter_source_source_payload_y;
wire [7:0] soc_hdmi_out0_resetinserter_source_source_payload_cb;
wire [7:0] soc_hdmi_out0_resetinserter_source_source_payload_cr;
reg soc_hdmi_out0_resetinserter_y_fifo_sink_valid = 1'd0;
wire soc_hdmi_out0_resetinserter_y_fifo_sink_ready;
reg soc_hdmi_out0_resetinserter_y_fifo_sink_first = 1'd0;
reg soc_hdmi_out0_resetinserter_y_fifo_sink_last = 1'd0;
reg [7:0] soc_hdmi_out0_resetinserter_y_fifo_sink_payload_data = 8'd0;
wire soc_hdmi_out0_resetinserter_y_fifo_source_valid;
wire soc_hdmi_out0_resetinserter_y_fifo_source_ready;
wire soc_hdmi_out0_resetinserter_y_fifo_source_first;
wire soc_hdmi_out0_resetinserter_y_fifo_source_last;
wire [7:0] soc_hdmi_out0_resetinserter_y_fifo_source_payload_data;
wire soc_hdmi_out0_resetinserter_y_fifo_syncfifo_we;
wire soc_hdmi_out0_resetinserter_y_fifo_syncfifo_writable;
wire soc_hdmi_out0_resetinserter_y_fifo_syncfifo_re;
wire soc_hdmi_out0_resetinserter_y_fifo_syncfifo_readable;
wire [9:0] soc_hdmi_out0_resetinserter_y_fifo_syncfifo_din;
wire [9:0] soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout;
reg [2:0] soc_hdmi_out0_resetinserter_y_fifo_level = 3'd0;
reg soc_hdmi_out0_resetinserter_y_fifo_replace = 1'd0;
reg [1:0] soc_hdmi_out0_resetinserter_y_fifo_produce = 2'd0;
reg [1:0] soc_hdmi_out0_resetinserter_y_fifo_consume = 2'd0;
reg [1:0] soc_hdmi_out0_resetinserter_y_fifo_wrport_adr = 2'd0;
wire [9:0] soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r;
wire soc_hdmi_out0_resetinserter_y_fifo_wrport_we;
wire [9:0] soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_w;
wire soc_hdmi_out0_resetinserter_y_fifo_do_read;
wire [1:0] soc_hdmi_out0_resetinserter_y_fifo_rdport_adr;
wire [9:0] soc_hdmi_out0_resetinserter_y_fifo_rdport_dat_r;
wire [7:0] soc_hdmi_out0_resetinserter_y_fifo_fifo_in_payload_data;
wire soc_hdmi_out0_resetinserter_y_fifo_fifo_in_first;
wire soc_hdmi_out0_resetinserter_y_fifo_fifo_in_last;
wire [7:0] soc_hdmi_out0_resetinserter_y_fifo_fifo_out_payload_data;
wire soc_hdmi_out0_resetinserter_y_fifo_fifo_out_first;
wire soc_hdmi_out0_resetinserter_y_fifo_fifo_out_last;
reg soc_hdmi_out0_resetinserter_cb_fifo_sink_valid = 1'd0;
wire soc_hdmi_out0_resetinserter_cb_fifo_sink_ready;
reg soc_hdmi_out0_resetinserter_cb_fifo_sink_first = 1'd0;
reg soc_hdmi_out0_resetinserter_cb_fifo_sink_last = 1'd0;
reg [7:0] soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data = 8'd0;
wire soc_hdmi_out0_resetinserter_cb_fifo_source_valid;
wire soc_hdmi_out0_resetinserter_cb_fifo_source_ready;
wire soc_hdmi_out0_resetinserter_cb_fifo_source_first;
wire soc_hdmi_out0_resetinserter_cb_fifo_source_last;
wire [7:0] soc_hdmi_out0_resetinserter_cb_fifo_source_payload_data;
wire soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_we;
wire soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_writable;
wire soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_re;
wire soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_readable;
wire [9:0] soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_din;
wire [9:0] soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout;
reg [2:0] soc_hdmi_out0_resetinserter_cb_fifo_level = 3'd0;
reg soc_hdmi_out0_resetinserter_cb_fifo_replace = 1'd0;
reg [1:0] soc_hdmi_out0_resetinserter_cb_fifo_produce = 2'd0;
reg [1:0] soc_hdmi_out0_resetinserter_cb_fifo_consume = 2'd0;
reg [1:0] soc_hdmi_out0_resetinserter_cb_fifo_wrport_adr = 2'd0;
wire [9:0] soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r;
wire soc_hdmi_out0_resetinserter_cb_fifo_wrport_we;
wire [9:0] soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_w;
wire soc_hdmi_out0_resetinserter_cb_fifo_do_read;
wire [1:0] soc_hdmi_out0_resetinserter_cb_fifo_rdport_adr;
wire [9:0] soc_hdmi_out0_resetinserter_cb_fifo_rdport_dat_r;
wire [7:0] soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_payload_data;
wire soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_first;
wire soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_last;
wire [7:0] soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_payload_data;
wire soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_first;
wire soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_last;
reg soc_hdmi_out0_resetinserter_cr_fifo_sink_valid = 1'd0;
wire soc_hdmi_out0_resetinserter_cr_fifo_sink_ready;
reg soc_hdmi_out0_resetinserter_cr_fifo_sink_first = 1'd0;
reg soc_hdmi_out0_resetinserter_cr_fifo_sink_last = 1'd0;
reg [7:0] soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data = 8'd0;
wire soc_hdmi_out0_resetinserter_cr_fifo_source_valid;
wire soc_hdmi_out0_resetinserter_cr_fifo_source_ready;
wire soc_hdmi_out0_resetinserter_cr_fifo_source_first;
wire soc_hdmi_out0_resetinserter_cr_fifo_source_last;
wire [7:0] soc_hdmi_out0_resetinserter_cr_fifo_source_payload_data;
wire soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_we;
wire soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_writable;
wire soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_re;
wire soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_readable;
wire [9:0] soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_din;
wire [9:0] soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout;
reg [2:0] soc_hdmi_out0_resetinserter_cr_fifo_level = 3'd0;
reg soc_hdmi_out0_resetinserter_cr_fifo_replace = 1'd0;
reg [1:0] soc_hdmi_out0_resetinserter_cr_fifo_produce = 2'd0;
reg [1:0] soc_hdmi_out0_resetinserter_cr_fifo_consume = 2'd0;
reg [1:0] soc_hdmi_out0_resetinserter_cr_fifo_wrport_adr = 2'd0;
wire [9:0] soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r;
wire soc_hdmi_out0_resetinserter_cr_fifo_wrport_we;
wire [9:0] soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_w;
wire soc_hdmi_out0_resetinserter_cr_fifo_do_read;
wire [1:0] soc_hdmi_out0_resetinserter_cr_fifo_rdport_adr;
wire [9:0] soc_hdmi_out0_resetinserter_cr_fifo_rdport_dat_r;
wire [7:0] soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_payload_data;
wire soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_first;
wire soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_last;
wire [7:0] soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_payload_data;
wire soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_first;
wire soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_last;
reg soc_hdmi_out0_resetinserter_parity_in = 1'd0;
reg soc_hdmi_out0_resetinserter_parity_out = 1'd0;
wire soc_hdmi_out0_resetinserter_reset;
wire soc_hdmi_out0_sink_valid;
wire soc_hdmi_out0_sink_ready;
wire soc_hdmi_out0_sink_first;
wire soc_hdmi_out0_sink_last;
wire [7:0] soc_hdmi_out0_sink_payload_y;
wire [7:0] soc_hdmi_out0_sink_payload_cb;
wire [7:0] soc_hdmi_out0_sink_payload_cr;
wire soc_hdmi_out0_source_valid;
wire soc_hdmi_out0_source_ready;
wire soc_hdmi_out0_source_first;
wire soc_hdmi_out0_source_last;
wire [7:0] soc_hdmi_out0_source_payload_r;
wire [7:0] soc_hdmi_out0_source_payload_g;
wire [7:0] soc_hdmi_out0_source_payload_b;
wire [7:0] soc_hdmi_out0_sink_y;
wire [7:0] soc_hdmi_out0_sink_cb;
wire [7:0] soc_hdmi_out0_sink_cr;
reg [7:0] soc_hdmi_out0_source_r = 8'd0;
reg [7:0] soc_hdmi_out0_source_g = 8'd0;
reg [7:0] soc_hdmi_out0_source_b = 8'd0;
reg [7:0] soc_hdmi_out0_record0_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out0_record0_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out0_record0_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_out0_record1_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out0_record1_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out0_record1_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_out0_record2_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out0_record2_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out0_record2_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_out0_record3_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out0_record3_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out0_record3_ycbcr_n_cr = 8'd0;
reg signed [8:0] soc_hdmi_out0_cb_minus_coffset = 9'sd512;
reg signed [8:0] soc_hdmi_out0_cr_minus_coffset = 9'sd512;
reg signed [8:0] soc_hdmi_out0_y_minus_yoffset = 9'sd512;
reg signed [19:0] soc_hdmi_out0_cr_minus_coffset_mult_acoef = 20'sd1048576;
reg signed [19:0] soc_hdmi_out0_cb_minus_coffset_mult_bcoef = 20'sd1048576;
reg signed [19:0] soc_hdmi_out0_cr_minus_coffset_mult_ccoef = 20'sd1048576;
reg signed [19:0] soc_hdmi_out0_cb_minus_coffset_mult_dcoef = 20'sd1048576;
reg signed [11:0] soc_hdmi_out0_r = 12'sd4096;
reg signed [11:0] soc_hdmi_out0_g = 12'sd4096;
reg signed [11:0] soc_hdmi_out0_b = 12'sd4096;
wire soc_hdmi_out0_ce;
wire soc_hdmi_out0_pipe_ce;
wire soc_hdmi_out0_busy;
reg soc_hdmi_out0_valid_n0 = 1'd0;
reg soc_hdmi_out0_valid_n1 = 1'd0;
reg soc_hdmi_out0_valid_n2 = 1'd0;
reg soc_hdmi_out0_valid_n3 = 1'd0;
reg soc_hdmi_out0_first_n0 = 1'd0;
reg soc_hdmi_out0_last_n0 = 1'd0;
reg soc_hdmi_out0_first_n1 = 1'd0;
reg soc_hdmi_out0_last_n1 = 1'd0;
reg soc_hdmi_out0_first_n2 = 1'd0;
reg soc_hdmi_out0_last_n2 = 1'd0;
reg soc_hdmi_out0_first_n3 = 1'd0;
reg soc_hdmi_out0_last_n3 = 1'd0;
wire soc_hdmi_out0_sink_payload_hsync;
wire soc_hdmi_out0_sink_payload_vsync;
wire soc_hdmi_out0_sink_payload_de;
wire soc_hdmi_out0_source_payload_hsync;
wire soc_hdmi_out0_source_payload_vsync;
wire soc_hdmi_out0_source_payload_de;
reg soc_hdmi_out0_next_s0 = 1'd0;
reg soc_hdmi_out0_next_s1 = 1'd0;
reg soc_hdmi_out0_next_s2 = 1'd0;
reg soc_hdmi_out0_next_s3 = 1'd0;
reg soc_hdmi_out0_next_s4 = 1'd0;
reg soc_hdmi_out0_next_s5 = 1'd0;
reg soc_hdmi_out0_next_s6 = 1'd0;
reg soc_hdmi_out0_next_s7 = 1'd0;
reg soc_hdmi_out0_next_s8 = 1'd0;
reg soc_hdmi_out0_next_s9 = 1'd0;
reg soc_hdmi_out0_next_s10 = 1'd0;
reg soc_hdmi_out0_next_s11 = 1'd0;
reg soc_hdmi_out0_next_s12 = 1'd0;
reg soc_hdmi_out0_next_s13 = 1'd0;
reg soc_hdmi_out0_next_s14 = 1'd0;
reg soc_hdmi_out0_next_s15 = 1'd0;
reg soc_hdmi_out0_next_s16 = 1'd0;
reg soc_hdmi_out0_next_s17 = 1'd0;
reg soc_hdmi_out0_de_r = 1'd0;
reg soc_hdmi_out0_core_source_valid_d = 1'd0;
reg [15:0] soc_hdmi_out0_core_source_data_d = 16'd0;
wire soc_litedramnativeport3_cmd_valid0;
wire soc_litedramnativeport3_cmd_ready0;
wire soc_litedramnativeport3_cmd_first;
wire soc_litedramnativeport3_cmd_last;
wire soc_litedramnativeport3_cmd_payload_we0;
wire [23:0] soc_litedramnativeport3_cmd_payload_addr0;
wire soc_litedramnativeport3_wdata_ready;
reg [63:0] soc_litedramnativeport3_wdata_payload_data = 64'd0;
reg [7:0] soc_litedramnativeport3_wdata_payload_we = 8'd0;
wire soc_litedramnativeport3_rdata_valid0;
wire soc_litedramnativeport3_rdata_ready0;
reg soc_litedramnativeport3_rdata_first0 = 1'd0;
reg soc_litedramnativeport3_rdata_last0 = 1'd0;
wire [63:0] soc_litedramnativeport3_rdata_payload_data0;
reg soc_litedramnativeport2_cmd_valid1 = 1'd0;
wire soc_litedramnativeport2_cmd_ready1;
reg soc_litedramnativeport2_cmd_first1 = 1'd0;
reg soc_litedramnativeport2_cmd_last1 = 1'd0;
reg soc_litedramnativeport2_cmd_payload_we1 = 1'd0;
reg [23:0] soc_litedramnativeport2_cmd_payload_addr1 = 24'd0;
wire soc_litedramnativeport2_rdata_valid1;
wire soc_litedramnativeport2_rdata_ready1;
wire soc_litedramnativeport2_rdata_first1;
wire soc_litedramnativeport2_rdata_last1;
wire [63:0] soc_litedramnativeport2_rdata_payload_data1;
wire soc_litedramnativeportcdc1_cmd_fifo_sink_valid;
wire soc_litedramnativeportcdc1_cmd_fifo_sink_ready;
wire soc_litedramnativeportcdc1_cmd_fifo_sink_first;
wire soc_litedramnativeportcdc1_cmd_fifo_sink_last;
wire soc_litedramnativeportcdc1_cmd_fifo_sink_payload_we;
wire [23:0] soc_litedramnativeportcdc1_cmd_fifo_sink_payload_addr;
wire soc_litedramnativeportcdc1_cmd_fifo_source_valid;
wire soc_litedramnativeportcdc1_cmd_fifo_source_ready;
wire soc_litedramnativeportcdc1_cmd_fifo_source_first;
wire soc_litedramnativeportcdc1_cmd_fifo_source_last;
wire soc_litedramnativeportcdc1_cmd_fifo_source_payload_we;
wire [23:0] soc_litedramnativeportcdc1_cmd_fifo_source_payload_addr;
wire soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_we;
wire soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_writable;
wire soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_re;
wire soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_readable;
wire [26:0] soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_din;
wire [26:0] soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_dout;
wire soc_litedramnativeportcdc1_cmd_fifo_graycounter2_ce;
(* register_balancing = "no" *) reg [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q = 3'd0;
wire [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next;
reg [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary = 3'd0;
reg [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next_binary = 3'd0;
wire soc_litedramnativeportcdc1_cmd_fifo_graycounter3_ce;
(* register_balancing = "no" *) reg [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q = 3'd0;
wire [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next;
reg [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary = 3'd0;
reg [2:0] soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary = 3'd0;
wire [2:0] soc_litedramnativeportcdc1_cmd_fifo_produce_rdomain;
wire [2:0] soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain;
wire [1:0] soc_litedramnativeportcdc1_cmd_fifo_wrport_adr;
wire [26:0] soc_litedramnativeportcdc1_cmd_fifo_wrport_dat_r;
wire soc_litedramnativeportcdc1_cmd_fifo_wrport_we;
wire [26:0] soc_litedramnativeportcdc1_cmd_fifo_wrport_dat_w;
wire [1:0] soc_litedramnativeportcdc1_cmd_fifo_rdport_adr;
wire [26:0] soc_litedramnativeportcdc1_cmd_fifo_rdport_dat_r;
wire soc_litedramnativeportcdc1_cmd_fifo_fifo_in_payload_we;
wire [23:0] soc_litedramnativeportcdc1_cmd_fifo_fifo_in_payload_addr;
wire soc_litedramnativeportcdc1_cmd_fifo_fifo_in_first;
wire soc_litedramnativeportcdc1_cmd_fifo_fifo_in_last;
wire soc_litedramnativeportcdc1_cmd_fifo_fifo_out_payload_we;
wire [23:0] soc_litedramnativeportcdc1_cmd_fifo_fifo_out_payload_addr;
wire soc_litedramnativeportcdc1_cmd_fifo_fifo_out_first;
wire soc_litedramnativeportcdc1_cmd_fifo_fifo_out_last;
wire soc_litedramnativeportcdc1_rdata_fifo_sink_valid;
wire soc_litedramnativeportcdc1_rdata_fifo_sink_ready;
wire soc_litedramnativeportcdc1_rdata_fifo_sink_first;
wire soc_litedramnativeportcdc1_rdata_fifo_sink_last;
wire [63:0] soc_litedramnativeportcdc1_rdata_fifo_sink_payload_data;
wire soc_litedramnativeportcdc1_rdata_fifo_source_valid;
wire soc_litedramnativeportcdc1_rdata_fifo_source_ready;
wire soc_litedramnativeportcdc1_rdata_fifo_source_first;
wire soc_litedramnativeportcdc1_rdata_fifo_source_last;
wire [63:0] soc_litedramnativeportcdc1_rdata_fifo_source_payload_data;
wire soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_we;
wire soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_writable;
wire soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_re;
wire soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_readable;
wire [65:0] soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_din;
wire [65:0] soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_dout;
wire soc_litedramnativeportcdc1_rdata_fifo_graycounter2_ce;
(* register_balancing = "no" *) reg [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q = 5'd0;
wire [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next;
reg [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary = 5'd0;
reg [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next_binary = 5'd0;
wire soc_litedramnativeportcdc1_rdata_fifo_graycounter3_ce;
(* register_balancing = "no" *) reg [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q = 5'd0;
wire [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next;
reg [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary = 5'd0;
reg [4:0] soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary = 5'd0;
wire [4:0] soc_litedramnativeportcdc1_rdata_fifo_produce_rdomain;
wire [4:0] soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain;
wire [3:0] soc_litedramnativeportcdc1_rdata_fifo_wrport_adr;
wire [65:0] soc_litedramnativeportcdc1_rdata_fifo_wrport_dat_r;
wire soc_litedramnativeportcdc1_rdata_fifo_wrport_we;
wire [65:0] soc_litedramnativeportcdc1_rdata_fifo_wrport_dat_w;
wire [3:0] soc_litedramnativeportcdc1_rdata_fifo_rdport_adr;
wire [65:0] soc_litedramnativeportcdc1_rdata_fifo_rdport_dat_r;
wire [63:0] soc_litedramnativeportcdc1_rdata_fifo_fifo_in_payload_data;
wire soc_litedramnativeportcdc1_rdata_fifo_fifo_in_first;
wire soc_litedramnativeportcdc1_rdata_fifo_fifo_in_last;
wire [63:0] soc_litedramnativeportcdc1_rdata_fifo_fifo_out_payload_data;
wire soc_litedramnativeportcdc1_rdata_fifo_fifo_out_first;
wire soc_litedramnativeportcdc1_rdata_fifo_fifo_out_last;
wire soc_litedramnativeport3_cmd_valid1;
reg soc_litedramnativeport3_cmd_ready1 = 1'd0;
wire soc_litedramnativeport3_cmd_payload_we1;
wire [25:0] soc_litedramnativeport3_cmd_payload_addr1;
reg soc_litedramnativeport3_rdata_valid1 = 1'd0;
wire soc_litedramnativeport3_rdata_ready1;
reg soc_litedramnativeport3_rdata_first1 = 1'd0;
reg soc_litedramnativeport3_rdata_last1 = 1'd0;
reg [15:0] soc_litedramnativeport3_rdata_payload_data1 = 16'd0;
reg soc_litedramnativeport3_flush = 1'd0;
reg soc_litedramnativeportconverter1_cmd_buffer_sink_valid = 1'd0;
wire soc_litedramnativeportconverter1_cmd_buffer_sink_ready;
reg soc_litedramnativeportconverter1_cmd_buffer_sink_first = 1'd0;
reg soc_litedramnativeportconverter1_cmd_buffer_sink_last = 1'd0;
reg [3:0] soc_litedramnativeportconverter1_cmd_buffer_sink_payload_sel = 4'd0;
wire soc_litedramnativeportconverter1_cmd_buffer_source_valid;
wire soc_litedramnativeportconverter1_cmd_buffer_source_ready;
wire soc_litedramnativeportconverter1_cmd_buffer_source_first;
wire soc_litedramnativeportconverter1_cmd_buffer_source_last;
wire [3:0] soc_litedramnativeportconverter1_cmd_buffer_source_payload_sel;
wire soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_we;
wire soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_writable;
wire soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_re;
wire soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_readable;
wire [5:0] soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_din;
wire [5:0] soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_dout;
reg [2:0] soc_litedramnativeportconverter1_cmd_buffer_level = 3'd0;
reg soc_litedramnativeportconverter1_cmd_buffer_replace = 1'd0;
reg [1:0] soc_litedramnativeportconverter1_cmd_buffer_produce = 2'd0;
reg [1:0] soc_litedramnativeportconverter1_cmd_buffer_consume = 2'd0;
reg [1:0] soc_litedramnativeportconverter1_cmd_buffer_wrport_adr = 2'd0;
wire [5:0] soc_litedramnativeportconverter1_cmd_buffer_wrport_dat_r;
wire soc_litedramnativeportconverter1_cmd_buffer_wrport_we;
wire [5:0] soc_litedramnativeportconverter1_cmd_buffer_wrport_dat_w;
wire soc_litedramnativeportconverter1_cmd_buffer_do_read;
wire [1:0] soc_litedramnativeportconverter1_cmd_buffer_rdport_adr;
wire [5:0] soc_litedramnativeportconverter1_cmd_buffer_rdport_dat_r;
wire [3:0] soc_litedramnativeportconverter1_cmd_buffer_fifo_in_payload_sel;
wire soc_litedramnativeportconverter1_cmd_buffer_fifo_in_first;
wire soc_litedramnativeportconverter1_cmd_buffer_fifo_in_last;
wire [3:0] soc_litedramnativeportconverter1_cmd_buffer_fifo_out_payload_sel;
wire soc_litedramnativeportconverter1_cmd_buffer_fifo_out_first;
wire soc_litedramnativeportconverter1_cmd_buffer_fifo_out_last;
reg [1:0] soc_litedramnativeportconverter1_counter = 2'd0;
reg soc_litedramnativeportconverter1_counter_ce = 1'd0;
wire soc_litedramnativeportconverter1_rdata_buffer_sink_valid;
wire soc_litedramnativeportconverter1_rdata_buffer_sink_ready;
wire soc_litedramnativeportconverter1_rdata_buffer_sink_first;
wire soc_litedramnativeportconverter1_rdata_buffer_sink_last;
wire [63:0] soc_litedramnativeportconverter1_rdata_buffer_sink_payload_data;
wire soc_litedramnativeportconverter1_rdata_buffer_source_valid;
wire soc_litedramnativeportconverter1_rdata_buffer_source_ready;
wire soc_litedramnativeportconverter1_rdata_buffer_source_first;
wire soc_litedramnativeportconverter1_rdata_buffer_source_last;
reg [63:0] soc_litedramnativeportconverter1_rdata_buffer_source_payload_data = 64'd0;
wire soc_litedramnativeportconverter1_rdata_buffer_pipe_ce;
wire soc_litedramnativeportconverter1_rdata_buffer_busy;
reg soc_litedramnativeportconverter1_rdata_buffer_valid_n = 1'd0;
reg soc_litedramnativeportconverter1_rdata_buffer_first_n = 1'd0;
reg soc_litedramnativeportconverter1_rdata_buffer_last_n = 1'd0;
wire soc_litedramnativeportconverter1_rdata_converter_sink_valid;
wire soc_litedramnativeportconverter1_rdata_converter_sink_ready;
wire soc_litedramnativeportconverter1_rdata_converter_sink_first;
wire soc_litedramnativeportconverter1_rdata_converter_sink_last;
wire [63:0] soc_litedramnativeportconverter1_rdata_converter_sink_payload_data;
wire soc_litedramnativeportconverter1_rdata_converter_source_valid;
reg soc_litedramnativeportconverter1_rdata_converter_source_ready = 1'd0;
wire soc_litedramnativeportconverter1_rdata_converter_source_first;
wire soc_litedramnativeportconverter1_rdata_converter_source_last;
wire [15:0] soc_litedramnativeportconverter1_rdata_converter_source_payload_data;
wire soc_litedramnativeportconverter1_rdata_converter_converter_sink_valid;
wire soc_litedramnativeportconverter1_rdata_converter_converter_sink_ready;
wire soc_litedramnativeportconverter1_rdata_converter_converter_sink_first;
wire soc_litedramnativeportconverter1_rdata_converter_converter_sink_last;
reg [63:0] soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data = 64'd0;
wire soc_litedramnativeportconverter1_rdata_converter_converter_source_valid;
wire soc_litedramnativeportconverter1_rdata_converter_converter_source_ready;
wire soc_litedramnativeportconverter1_rdata_converter_converter_source_first;
wire soc_litedramnativeportconverter1_rdata_converter_converter_source_last;
reg [15:0] soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data = 16'd0;
wire soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_valid_token_count;
reg [1:0] soc_litedramnativeportconverter1_rdata_converter_converter_mux = 2'd0;
wire soc_litedramnativeportconverter1_rdata_converter_converter_first;
wire soc_litedramnativeportconverter1_rdata_converter_converter_last;
wire soc_litedramnativeportconverter1_rdata_converter_source_source_valid;
wire soc_litedramnativeportconverter1_rdata_converter_source_source_ready;
wire soc_litedramnativeportconverter1_rdata_converter_source_source_first;
wire soc_litedramnativeportconverter1_rdata_converter_source_source_last;
wire [15:0] soc_litedramnativeportconverter1_rdata_converter_source_source_payload_data;
reg [3:0] soc_litedramnativeportconverter1_rdata_chunk = 4'd1;
wire soc_litedramnativeportconverter1_rdata_chunk_valid;
wire soc_hdmi_out1_core_source_source_valid;
wire soc_hdmi_out1_core_source_source_ready;
wire [15:0] soc_hdmi_out1_core_source_source_payload_data;
wire soc_hdmi_out1_core_source_source_param_hsync;
wire soc_hdmi_out1_core_source_source_param_vsync;
wire soc_hdmi_out1_core_source_source_param_de;
reg soc_hdmi_out1_core_underflow_enable_storage_full = 1'd0;
wire soc_hdmi_out1_core_underflow_enable_storage;
reg soc_hdmi_out1_core_underflow_enable_re = 1'd0;
wire soc_hdmi_out1_core_underflow_update_underflow_update_re;
wire soc_hdmi_out1_core_underflow_update_underflow_update_r;
reg soc_hdmi_out1_core_underflow_update_underflow_update_w = 1'd0;
reg [31:0] soc_hdmi_out1_core_underflow_counter_status = 32'd0;
wire soc_hdmi_out1_core_initiator_source_source_valid;
wire soc_hdmi_out1_core_initiator_source_source_ready;
wire soc_hdmi_out1_core_initiator_source_source_first;
wire soc_hdmi_out1_core_initiator_source_source_last;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_hres;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_hsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_hsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_hscan;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_vres;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_vsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_vsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_source_source_payload_vscan;
wire [31:0] soc_hdmi_out1_core_initiator_source_source_payload_base;
wire [31:0] soc_hdmi_out1_core_initiator_source_source_payload_length;
wire soc_hdmi_out1_core_initiator_cdc_sink_valid;
wire soc_hdmi_out1_core_initiator_cdc_sink_ready;
reg soc_hdmi_out1_core_initiator_cdc_sink_first = 1'd0;
reg soc_hdmi_out1_core_initiator_cdc_sink_last = 1'd0;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_hres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_hsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_hsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_hscan;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_vres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_vsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_vsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_vscan;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_base;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_sink_payload_length;
wire soc_hdmi_out1_core_initiator_cdc_source_valid;
wire soc_hdmi_out1_core_initiator_cdc_source_ready;
wire soc_hdmi_out1_core_initiator_cdc_source_first;
wire soc_hdmi_out1_core_initiator_cdc_source_last;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_hres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_hsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_hsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_hscan;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_vres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_vsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_vsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_source_payload_vscan;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_source_payload_base;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_source_payload_length;
wire soc_hdmi_out1_core_initiator_cdc_asyncfifo_we;
wire soc_hdmi_out1_core_initiator_cdc_asyncfifo_writable;
wire soc_hdmi_out1_core_initiator_cdc_asyncfifo_re;
wire soc_hdmi_out1_core_initiator_cdc_asyncfifo_readable;
wire [161:0] soc_hdmi_out1_core_initiator_cdc_asyncfifo_din;
wire [161:0] soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout;
wire soc_hdmi_out1_core_initiator_cdc_graycounter0_ce;
(* register_balancing = "no" *) reg [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter0_q = 2'd0;
wire [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next;
reg [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary = 2'd0;
reg [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next_binary = 2'd0;
wire soc_hdmi_out1_core_initiator_cdc_graycounter1_ce;
(* register_balancing = "no" *) reg [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter1_q = 2'd0;
wire [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next;
reg [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary = 2'd0;
reg [1:0] soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary = 2'd0;
wire [1:0] soc_hdmi_out1_core_initiator_cdc_produce_rdomain;
wire [1:0] soc_hdmi_out1_core_initiator_cdc_consume_wdomain;
wire soc_hdmi_out1_core_initiator_cdc_wrport_adr;
wire [161:0] soc_hdmi_out1_core_initiator_cdc_wrport_dat_r;
wire soc_hdmi_out1_core_initiator_cdc_wrport_we;
wire [161:0] soc_hdmi_out1_core_initiator_cdc_wrport_dat_w;
wire soc_hdmi_out1_core_initiator_cdc_rdport_adr;
wire [161:0] soc_hdmi_out1_core_initiator_cdc_rdport_dat_r;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hscan;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vscan;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_base;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_length;
wire soc_hdmi_out1_core_initiator_cdc_fifo_in_first;
wire soc_hdmi_out1_core_initiator_cdc_fifo_in_last;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hscan;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vres;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vsync_start;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vsync_end;
wire [11:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vscan;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_base;
wire [31:0] soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_length;
wire soc_hdmi_out1_core_initiator_cdc_fifo_out_first;
wire soc_hdmi_out1_core_initiator_cdc_fifo_out_last;
reg soc_hdmi_out1_core_initiator_enable_storage_full = 1'd0;
wire soc_hdmi_out1_core_initiator_enable_storage;
reg soc_hdmi_out1_core_initiator_enable_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage0_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage0_storage;
reg soc_hdmi_out1_core_initiator_csrstorage0_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage1_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage1_storage;
reg soc_hdmi_out1_core_initiator_csrstorage1_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage2_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage2_storage;
reg soc_hdmi_out1_core_initiator_csrstorage2_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage3_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage3_storage;
reg soc_hdmi_out1_core_initiator_csrstorage3_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage4_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage4_storage;
reg soc_hdmi_out1_core_initiator_csrstorage4_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage5_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage5_storage;
reg soc_hdmi_out1_core_initiator_csrstorage5_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage6_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage6_storage;
reg soc_hdmi_out1_core_initiator_csrstorage6_re = 1'd0;
reg [11:0] soc_hdmi_out1_core_initiator_csrstorage7_storage_full = 12'd0;
wire [11:0] soc_hdmi_out1_core_initiator_csrstorage7_storage;
reg soc_hdmi_out1_core_initiator_csrstorage7_re = 1'd0;
reg [31:0] soc_hdmi_out1_core_initiator_csrstorage8_storage_full = 32'd0;
wire [31:0] soc_hdmi_out1_core_initiator_csrstorage8_storage;
reg soc_hdmi_out1_core_initiator_csrstorage8_re = 1'd0;
reg [31:0] soc_hdmi_out1_core_initiator_csrstorage9_storage_full = 32'd0;
wire [31:0] soc_hdmi_out1_core_initiator_csrstorage9_storage;
reg soc_hdmi_out1_core_initiator_csrstorage9_re = 1'd0;
wire soc_hdmi_out1_core_timinggenerator_sink_valid;
wire soc_hdmi_out1_core_timinggenerator_sink_ready;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_hres;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_hscan;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_vres;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end;
wire [11:0] soc_hdmi_out1_core_timinggenerator_sink_payload_vscan;
reg soc_hdmi_out1_core_timinggenerator_source_valid = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_source_ready = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_source_last = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_source_payload_hsync = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_source_payload_vsync = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_source_payload_de = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_hactive = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_vactive = 1'd0;
reg soc_hdmi_out1_core_timinggenerator_active = 1'd0;
reg [11:0] soc_hdmi_out1_core_timinggenerator_hcounter = 12'd0;
reg [11:0] soc_hdmi_out1_core_timinggenerator_vcounter = 12'd0;
wire soc_hdmi_out1_core_dmareader_sink_valid;
reg soc_hdmi_out1_core_dmareader_sink_ready = 1'd0;
wire [31:0] soc_hdmi_out1_core_dmareader_sink_payload_base;
wire [31:0] soc_hdmi_out1_core_dmareader_sink_payload_length;
wire soc_hdmi_out1_core_dmareader_source_valid;
reg soc_hdmi_out1_core_dmareader_source_ready = 1'd0;
wire soc_hdmi_out1_core_dmareader_source_first;
wire soc_hdmi_out1_core_dmareader_source_last;
wire [15:0] soc_hdmi_out1_core_dmareader_source_payload_data;
reg soc_hdmi_out1_core_dmareader_sink_sink_valid = 1'd0;
wire soc_hdmi_out1_core_dmareader_sink_sink_ready;
wire [25:0] soc_hdmi_out1_core_dmareader_sink_sink_payload_address;
wire soc_hdmi_out1_core_dmareader_source_source_valid;
wire soc_hdmi_out1_core_dmareader_source_source_ready;
wire soc_hdmi_out1_core_dmareader_source_source_first;
wire soc_hdmi_out1_core_dmareader_source_source_last;
wire [15:0] soc_hdmi_out1_core_dmareader_source_source_payload_data;
wire soc_hdmi_out1_core_dmareader_request_enable;
wire soc_hdmi_out1_core_dmareader_request_issued;
wire soc_hdmi_out1_core_dmareader_data_dequeued;
reg [12:0] soc_hdmi_out1_core_dmareader_rsv_level = 13'd0;
wire soc_hdmi_out1_core_dmareader_fifo_sink_valid;
wire soc_hdmi_out1_core_dmareader_fifo_sink_ready;
wire soc_hdmi_out1_core_dmareader_fifo_sink_first;
wire soc_hdmi_out1_core_dmareader_fifo_sink_last;
wire [15:0] soc_hdmi_out1_core_dmareader_fifo_sink_payload_data;
wire soc_hdmi_out1_core_dmareader_fifo_source_valid;
wire soc_hdmi_out1_core_dmareader_fifo_source_ready;
wire soc_hdmi_out1_core_dmareader_fifo_source_first;
wire soc_hdmi_out1_core_dmareader_fifo_source_last;
wire [15:0] soc_hdmi_out1_core_dmareader_fifo_source_payload_data;
wire soc_hdmi_out1_core_dmareader_fifo_re;
reg soc_hdmi_out1_core_dmareader_fifo_readable = 1'd0;
wire soc_hdmi_out1_core_dmareader_fifo_syncfifo_we;
wire soc_hdmi_out1_core_dmareader_fifo_syncfifo_writable;
wire soc_hdmi_out1_core_dmareader_fifo_syncfifo_re;
wire soc_hdmi_out1_core_dmareader_fifo_syncfifo_readable;
wire [17:0] soc_hdmi_out1_core_dmareader_fifo_syncfifo_din;
wire [17:0] soc_hdmi_out1_core_dmareader_fifo_syncfifo_dout;
reg [12:0] soc_hdmi_out1_core_dmareader_fifo_level0 = 13'd0;
reg soc_hdmi_out1_core_dmareader_fifo_replace = 1'd0;
reg [11:0] soc_hdmi_out1_core_dmareader_fifo_produce = 12'd0;
reg [11:0] soc_hdmi_out1_core_dmareader_fifo_consume = 12'd0;
reg [11:0] soc_hdmi_out1_core_dmareader_fifo_wrport_adr = 12'd0;
wire [17:0] soc_hdmi_out1_core_dmareader_fifo_wrport_dat_r;
wire soc_hdmi_out1_core_dmareader_fifo_wrport_we;
wire [17:0] soc_hdmi_out1_core_dmareader_fifo_wrport_dat_w;
wire soc_hdmi_out1_core_dmareader_fifo_do_read;
wire [11:0] soc_hdmi_out1_core_dmareader_fifo_rdport_adr;
wire [17:0] soc_hdmi_out1_core_dmareader_fifo_rdport_dat_r;
wire soc_hdmi_out1_core_dmareader_fifo_rdport_re;
wire [12:0] soc_hdmi_out1_core_dmareader_fifo_level1;
wire [15:0] soc_hdmi_out1_core_dmareader_fifo_fifo_in_payload_data;
wire soc_hdmi_out1_core_dmareader_fifo_fifo_in_first;
wire soc_hdmi_out1_core_dmareader_fifo_fifo_in_last;
wire [15:0] soc_hdmi_out1_core_dmareader_fifo_fifo_out_payload_data;
wire soc_hdmi_out1_core_dmareader_fifo_fifo_out_first;
wire soc_hdmi_out1_core_dmareader_fifo_fifo_out_last;
wire [25:0] soc_hdmi_out1_core_dmareader_base;
wire [25:0] soc_hdmi_out1_core_dmareader_length;
reg [25:0] soc_hdmi_out1_core_dmareader_offset = 26'd0;
reg [31:0] soc_hdmi_out1_core_dmareader_storage_full = 32'd0;
wire [31:0] soc_hdmi_out1_core_dmareader_storage;
reg soc_hdmi_out1_core_dmareader_re = 1'd0;
wire soc_hdmi_out1_core_underflow_enable;
wire soc_hdmi_out1_core_underflow_update;
reg [31:0] soc_hdmi_out1_core_underflow_counter = 32'd0;
wire soc_hdmi_out1_core_i;
wire soc_hdmi_out1_core_o;
reg soc_hdmi_out1_core_toggle_i = 1'd0;
wire soc_hdmi_out1_core_toggle_o;
reg soc_hdmi_out1_core_toggle_o_r = 1'd0;
wire soc_hdmi_out1_driver_sink_sink_valid;
wire soc_hdmi_out1_driver_sink_sink_ready;
wire soc_hdmi_out1_driver_sink_sink_first;
wire soc_hdmi_out1_driver_sink_sink_last;
wire [7:0] soc_hdmi_out1_driver_sink_sink_payload_r;
wire [7:0] soc_hdmi_out1_driver_sink_sink_payload_g;
wire [7:0] soc_hdmi_out1_driver_sink_sink_payload_b;
wire soc_hdmi_out1_driver_sink_sink_param_hsync;
wire soc_hdmi_out1_driver_sink_sink_param_vsync;
wire soc_hdmi_out1_driver_sink_sink_param_de;
wire hdmi_out1_pix_clk;
wire hdmi_out1_pix2x_clk;
wire hdmi_out1_pix10x_clk;
wire soc_hdmi_out1_driver_clocking_serdesstrobe;
wire soc_hdmi_out1_driver_clocking_hdmi_clk_se;
wire soc_hdmi_out1_driver_hdmi_phy_serdesstrobe;
wire soc_hdmi_out1_driver_hdmi_phy_sink_valid;
wire soc_hdmi_out1_driver_hdmi_phy_sink_ready;
wire soc_hdmi_out1_driver_hdmi_phy_sink_first;
wire soc_hdmi_out1_driver_hdmi_phy_sink_last;
wire [7:0] soc_hdmi_out1_driver_hdmi_phy_sink_payload_r;
wire [7:0] soc_hdmi_out1_driver_hdmi_phy_sink_payload_g;
wire [7:0] soc_hdmi_out1_driver_hdmi_phy_sink_payload_b;
wire soc_hdmi_out1_driver_hdmi_phy_sink_param_hsync;
wire soc_hdmi_out1_driver_hdmi_phy_sink_param_vsync;
wire soc_hdmi_out1_driver_hdmi_phy_sink_param_de;
wire [7:0] soc_hdmi_out1_driver_hdmi_phy_es0_d0;
wire [1:0] soc_hdmi_out1_driver_hdmi_phy_es0_c;
wire soc_hdmi_out1_driver_hdmi_phy_es0_de;
reg [9:0] soc_hdmi_out1_driver_hdmi_phy_es0_out = 10'd0;
reg [7:0] soc_hdmi_out1_driver_hdmi_phy_es0_d1 = 8'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es0_n1d = 4'd0;
reg [8:0] soc_hdmi_out1_driver_hdmi_phy_es0_q_m = 9'd0;
wire soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n;
reg [8:0] soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r = 9'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m = 4'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m = 4'd0;
reg signed [5:0] soc_hdmi_out1_driver_hdmi_phy_es0_cnt = 6'sd64;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es0_new_c0 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es0_new_de0 = 1'd0;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es0_new_c1 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es0_new_de1 = 1'd0;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es0_new_c2 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es0_new_de2 = 1'd0;
reg [4:0] soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol = 5'd0;
wire [4:0] soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x;
wire soc_hdmi_out1_driver_hdmi_phy_es0_cascade_di;
wire soc_hdmi_out1_driver_hdmi_phy_es0_cascade_do;
wire soc_hdmi_out1_driver_hdmi_phy_es0_cascade_ti;
wire soc_hdmi_out1_driver_hdmi_phy_es0_cascade_to;
wire soc_hdmi_out1_driver_hdmi_phy_es0_pad_se;
wire [7:0] soc_hdmi_out1_driver_hdmi_phy_es1_d0;
wire [1:0] soc_hdmi_out1_driver_hdmi_phy_es1_c;
wire soc_hdmi_out1_driver_hdmi_phy_es1_de;
reg [9:0] soc_hdmi_out1_driver_hdmi_phy_es1_out = 10'd0;
reg [7:0] soc_hdmi_out1_driver_hdmi_phy_es1_d1 = 8'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es1_n1d = 4'd0;
reg [8:0] soc_hdmi_out1_driver_hdmi_phy_es1_q_m = 9'd0;
wire soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n;
reg [8:0] soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r = 9'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m = 4'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m = 4'd0;
reg signed [5:0] soc_hdmi_out1_driver_hdmi_phy_es1_cnt = 6'sd64;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es1_new_c0 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es1_new_de0 = 1'd0;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es1_new_c1 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es1_new_de1 = 1'd0;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es1_new_c2 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es1_new_de2 = 1'd0;
reg [4:0] soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol = 5'd0;
wire [4:0] soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x;
wire soc_hdmi_out1_driver_hdmi_phy_es1_cascade_di;
wire soc_hdmi_out1_driver_hdmi_phy_es1_cascade_do;
wire soc_hdmi_out1_driver_hdmi_phy_es1_cascade_ti;
wire soc_hdmi_out1_driver_hdmi_phy_es1_cascade_to;
wire soc_hdmi_out1_driver_hdmi_phy_es1_pad_se;
wire [7:0] soc_hdmi_out1_driver_hdmi_phy_es2_d0;
wire [1:0] soc_hdmi_out1_driver_hdmi_phy_es2_c;
wire soc_hdmi_out1_driver_hdmi_phy_es2_de;
reg [9:0] soc_hdmi_out1_driver_hdmi_phy_es2_out = 10'd0;
reg [7:0] soc_hdmi_out1_driver_hdmi_phy_es2_d1 = 8'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es2_n1d = 4'd0;
reg [8:0] soc_hdmi_out1_driver_hdmi_phy_es2_q_m = 9'd0;
wire soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n;
reg [8:0] soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r = 9'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m = 4'd0;
reg [3:0] soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m = 4'd0;
reg signed [5:0] soc_hdmi_out1_driver_hdmi_phy_es2_cnt = 6'sd64;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es2_new_c0 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es2_new_de0 = 1'd0;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es2_new_c1 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es2_new_de1 = 1'd0;
reg [1:0] soc_hdmi_out1_driver_hdmi_phy_es2_new_c2 = 2'd0;
reg soc_hdmi_out1_driver_hdmi_phy_es2_new_de2 = 1'd0;
reg [4:0] soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol = 5'd0;
wire [4:0] soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x;
wire soc_hdmi_out1_driver_hdmi_phy_es2_cascade_di;
wire soc_hdmi_out1_driver_hdmi_phy_es2_cascade_do;
wire soc_hdmi_out1_driver_hdmi_phy_es2_cascade_ti;
wire soc_hdmi_out1_driver_hdmi_phy_es2_cascade_to;
wire soc_hdmi_out1_driver_hdmi_phy_es2_pad_se;
wire soc_hdmi_out1_resetinserter_sink_sink_valid;
reg soc_hdmi_out1_resetinserter_sink_sink_ready = 1'd0;
wire [7:0] soc_hdmi_out1_resetinserter_sink_sink_payload_y;
wire [7:0] soc_hdmi_out1_resetinserter_sink_sink_payload_cb_cr;
wire soc_hdmi_out1_resetinserter_source_source_valid;
wire soc_hdmi_out1_resetinserter_source_source_ready;
reg soc_hdmi_out1_resetinserter_source_source_first = 1'd0;
reg soc_hdmi_out1_resetinserter_source_source_last = 1'd0;
wire [7:0] soc_hdmi_out1_resetinserter_source_source_payload_y;
wire [7:0] soc_hdmi_out1_resetinserter_source_source_payload_cb;
wire [7:0] soc_hdmi_out1_resetinserter_source_source_payload_cr;
reg soc_hdmi_out1_resetinserter_y_fifo_sink_valid = 1'd0;
wire soc_hdmi_out1_resetinserter_y_fifo_sink_ready;
reg soc_hdmi_out1_resetinserter_y_fifo_sink_first = 1'd0;
reg soc_hdmi_out1_resetinserter_y_fifo_sink_last = 1'd0;
reg [7:0] soc_hdmi_out1_resetinserter_y_fifo_sink_payload_data = 8'd0;
wire soc_hdmi_out1_resetinserter_y_fifo_source_valid;
wire soc_hdmi_out1_resetinserter_y_fifo_source_ready;
wire soc_hdmi_out1_resetinserter_y_fifo_source_first;
wire soc_hdmi_out1_resetinserter_y_fifo_source_last;
wire [7:0] soc_hdmi_out1_resetinserter_y_fifo_source_payload_data;
wire soc_hdmi_out1_resetinserter_y_fifo_syncfifo_we;
wire soc_hdmi_out1_resetinserter_y_fifo_syncfifo_writable;
wire soc_hdmi_out1_resetinserter_y_fifo_syncfifo_re;
wire soc_hdmi_out1_resetinserter_y_fifo_syncfifo_readable;
wire [9:0] soc_hdmi_out1_resetinserter_y_fifo_syncfifo_din;
wire [9:0] soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout;
reg [2:0] soc_hdmi_out1_resetinserter_y_fifo_level = 3'd0;
reg soc_hdmi_out1_resetinserter_y_fifo_replace = 1'd0;
reg [1:0] soc_hdmi_out1_resetinserter_y_fifo_produce = 2'd0;
reg [1:0] soc_hdmi_out1_resetinserter_y_fifo_consume = 2'd0;
reg [1:0] soc_hdmi_out1_resetinserter_y_fifo_wrport_adr = 2'd0;
wire [9:0] soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r;
wire soc_hdmi_out1_resetinserter_y_fifo_wrport_we;
wire [9:0] soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_w;
wire soc_hdmi_out1_resetinserter_y_fifo_do_read;
wire [1:0] soc_hdmi_out1_resetinserter_y_fifo_rdport_adr;
wire [9:0] soc_hdmi_out1_resetinserter_y_fifo_rdport_dat_r;
wire [7:0] soc_hdmi_out1_resetinserter_y_fifo_fifo_in_payload_data;
wire soc_hdmi_out1_resetinserter_y_fifo_fifo_in_first;
wire soc_hdmi_out1_resetinserter_y_fifo_fifo_in_last;
wire [7:0] soc_hdmi_out1_resetinserter_y_fifo_fifo_out_payload_data;
wire soc_hdmi_out1_resetinserter_y_fifo_fifo_out_first;
wire soc_hdmi_out1_resetinserter_y_fifo_fifo_out_last;
reg soc_hdmi_out1_resetinserter_cb_fifo_sink_valid = 1'd0;
wire soc_hdmi_out1_resetinserter_cb_fifo_sink_ready;
reg soc_hdmi_out1_resetinserter_cb_fifo_sink_first = 1'd0;
reg soc_hdmi_out1_resetinserter_cb_fifo_sink_last = 1'd0;
reg [7:0] soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data = 8'd0;
wire soc_hdmi_out1_resetinserter_cb_fifo_source_valid;
wire soc_hdmi_out1_resetinserter_cb_fifo_source_ready;
wire soc_hdmi_out1_resetinserter_cb_fifo_source_first;
wire soc_hdmi_out1_resetinserter_cb_fifo_source_last;
wire [7:0] soc_hdmi_out1_resetinserter_cb_fifo_source_payload_data;
wire soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_we;
wire soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_writable;
wire soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_re;
wire soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_readable;
wire [9:0] soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_din;
wire [9:0] soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout;
reg [2:0] soc_hdmi_out1_resetinserter_cb_fifo_level = 3'd0;
reg soc_hdmi_out1_resetinserter_cb_fifo_replace = 1'd0;
reg [1:0] soc_hdmi_out1_resetinserter_cb_fifo_produce = 2'd0;
reg [1:0] soc_hdmi_out1_resetinserter_cb_fifo_consume = 2'd0;
reg [1:0] soc_hdmi_out1_resetinserter_cb_fifo_wrport_adr = 2'd0;
wire [9:0] soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r;
wire soc_hdmi_out1_resetinserter_cb_fifo_wrport_we;
wire [9:0] soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_w;
wire soc_hdmi_out1_resetinserter_cb_fifo_do_read;
wire [1:0] soc_hdmi_out1_resetinserter_cb_fifo_rdport_adr;
wire [9:0] soc_hdmi_out1_resetinserter_cb_fifo_rdport_dat_r;
wire [7:0] soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_payload_data;
wire soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_first;
wire soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_last;
wire [7:0] soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_payload_data;
wire soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_first;
wire soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_last;
reg soc_hdmi_out1_resetinserter_cr_fifo_sink_valid = 1'd0;
wire soc_hdmi_out1_resetinserter_cr_fifo_sink_ready;
reg soc_hdmi_out1_resetinserter_cr_fifo_sink_first = 1'd0;
reg soc_hdmi_out1_resetinserter_cr_fifo_sink_last = 1'd0;
reg [7:0] soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data = 8'd0;
wire soc_hdmi_out1_resetinserter_cr_fifo_source_valid;
wire soc_hdmi_out1_resetinserter_cr_fifo_source_ready;
wire soc_hdmi_out1_resetinserter_cr_fifo_source_first;
wire soc_hdmi_out1_resetinserter_cr_fifo_source_last;
wire [7:0] soc_hdmi_out1_resetinserter_cr_fifo_source_payload_data;
wire soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_we;
wire soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_writable;
wire soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_re;
wire soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_readable;
wire [9:0] soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_din;
wire [9:0] soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout;
reg [2:0] soc_hdmi_out1_resetinserter_cr_fifo_level = 3'd0;
reg soc_hdmi_out1_resetinserter_cr_fifo_replace = 1'd0;
reg [1:0] soc_hdmi_out1_resetinserter_cr_fifo_produce = 2'd0;
reg [1:0] soc_hdmi_out1_resetinserter_cr_fifo_consume = 2'd0;
reg [1:0] soc_hdmi_out1_resetinserter_cr_fifo_wrport_adr = 2'd0;
wire [9:0] soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r;
wire soc_hdmi_out1_resetinserter_cr_fifo_wrport_we;
wire [9:0] soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_w;
wire soc_hdmi_out1_resetinserter_cr_fifo_do_read;
wire [1:0] soc_hdmi_out1_resetinserter_cr_fifo_rdport_adr;
wire [9:0] soc_hdmi_out1_resetinserter_cr_fifo_rdport_dat_r;
wire [7:0] soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_payload_data;
wire soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_first;
wire soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_last;
wire [7:0] soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_payload_data;
wire soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_first;
wire soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_last;
reg soc_hdmi_out1_resetinserter_parity_in = 1'd0;
reg soc_hdmi_out1_resetinserter_parity_out = 1'd0;
wire soc_hdmi_out1_resetinserter_reset;
wire soc_hdmi_out1_sink_valid;
wire soc_hdmi_out1_sink_ready;
wire soc_hdmi_out1_sink_first;
wire soc_hdmi_out1_sink_last;
wire [7:0] soc_hdmi_out1_sink_payload_y;
wire [7:0] soc_hdmi_out1_sink_payload_cb;
wire [7:0] soc_hdmi_out1_sink_payload_cr;
wire soc_hdmi_out1_source_valid;
wire soc_hdmi_out1_source_ready;
wire soc_hdmi_out1_source_first;
wire soc_hdmi_out1_source_last;
wire [7:0] soc_hdmi_out1_source_payload_r;
wire [7:0] soc_hdmi_out1_source_payload_g;
wire [7:0] soc_hdmi_out1_source_payload_b;
wire [7:0] soc_hdmi_out1_sink_y;
wire [7:0] soc_hdmi_out1_sink_cb;
wire [7:0] soc_hdmi_out1_sink_cr;
reg [7:0] soc_hdmi_out1_source_r = 8'd0;
reg [7:0] soc_hdmi_out1_source_g = 8'd0;
reg [7:0] soc_hdmi_out1_source_b = 8'd0;
reg [7:0] soc_hdmi_out1_record0_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out1_record0_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out1_record0_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_out1_record1_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out1_record1_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out1_record1_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_out1_record2_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out1_record2_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out1_record2_ycbcr_n_cr = 8'd0;
reg [7:0] soc_hdmi_out1_record3_ycbcr_n_y = 8'd0;
reg [7:0] soc_hdmi_out1_record3_ycbcr_n_cb = 8'd0;
reg [7:0] soc_hdmi_out1_record3_ycbcr_n_cr = 8'd0;
reg signed [8:0] soc_hdmi_out1_cb_minus_coffset = 9'sd512;
reg signed [8:0] soc_hdmi_out1_cr_minus_coffset = 9'sd512;
reg signed [8:0] soc_hdmi_out1_y_minus_yoffset = 9'sd512;
reg signed [19:0] soc_hdmi_out1_cr_minus_coffset_mult_acoef = 20'sd1048576;
reg signed [19:0] soc_hdmi_out1_cb_minus_coffset_mult_bcoef = 20'sd1048576;
reg signed [19:0] soc_hdmi_out1_cr_minus_coffset_mult_ccoef = 20'sd1048576;
reg signed [19:0] soc_hdmi_out1_cb_minus_coffset_mult_dcoef = 20'sd1048576;
reg signed [11:0] soc_hdmi_out1_r = 12'sd4096;
reg signed [11:0] soc_hdmi_out1_g = 12'sd4096;
reg signed [11:0] soc_hdmi_out1_b = 12'sd4096;
wire soc_hdmi_out1_ce;
wire soc_hdmi_out1_pipe_ce;
wire soc_hdmi_out1_busy;
reg soc_hdmi_out1_valid_n0 = 1'd0;
reg soc_hdmi_out1_valid_n1 = 1'd0;
reg soc_hdmi_out1_valid_n2 = 1'd0;
reg soc_hdmi_out1_valid_n3 = 1'd0;
reg soc_hdmi_out1_first_n0 = 1'd0;
reg soc_hdmi_out1_last_n0 = 1'd0;
reg soc_hdmi_out1_first_n1 = 1'd0;
reg soc_hdmi_out1_last_n1 = 1'd0;
reg soc_hdmi_out1_first_n2 = 1'd0;
reg soc_hdmi_out1_last_n2 = 1'd0;
reg soc_hdmi_out1_first_n3 = 1'd0;
reg soc_hdmi_out1_last_n3 = 1'd0;
wire soc_hdmi_out1_sink_payload_hsync;
wire soc_hdmi_out1_sink_payload_vsync;
wire soc_hdmi_out1_sink_payload_de;
wire soc_hdmi_out1_source_payload_hsync;
wire soc_hdmi_out1_source_payload_vsync;
wire soc_hdmi_out1_source_payload_de;
reg soc_hdmi_out1_next_s0 = 1'd0;
reg soc_hdmi_out1_next_s1 = 1'd0;
reg soc_hdmi_out1_next_s2 = 1'd0;
reg soc_hdmi_out1_next_s3 = 1'd0;
reg soc_hdmi_out1_next_s4 = 1'd0;
reg soc_hdmi_out1_next_s5 = 1'd0;
reg soc_hdmi_out1_next_s6 = 1'd0;
reg soc_hdmi_out1_next_s7 = 1'd0;
reg soc_hdmi_out1_next_s8 = 1'd0;
reg soc_hdmi_out1_next_s9 = 1'd0;
reg soc_hdmi_out1_next_s10 = 1'd0;
reg soc_hdmi_out1_next_s11 = 1'd0;
reg soc_hdmi_out1_next_s12 = 1'd0;
reg soc_hdmi_out1_next_s13 = 1'd0;
reg soc_hdmi_out1_next_s14 = 1'd0;
reg soc_hdmi_out1_next_s15 = 1'd0;
reg soc_hdmi_out1_next_s16 = 1'd0;
reg soc_hdmi_out1_next_s17 = 1'd0;
reg soc_hdmi_out1_de_r = 1'd0;
reg soc_hdmi_out1_core_source_valid_d = 1'd0;
reg [15:0] soc_hdmi_out1_core_source_data_d = 16'd0;
reg [1:0] vns_refresher_state = 2'd0;
reg [1:0] vns_refresher_next_state = 2'd0;
reg [2:0] vns_bankmachine0_state = 3'd0;
reg [2:0] vns_bankmachine0_next_state = 3'd0;
reg [2:0] vns_bankmachine1_state = 3'd0;
reg [2:0] vns_bankmachine1_next_state = 3'd0;
reg [2:0] vns_bankmachine2_state = 3'd0;
reg [2:0] vns_bankmachine2_next_state = 3'd0;
reg [2:0] vns_bankmachine3_state = 3'd0;
reg [2:0] vns_bankmachine3_next_state = 3'd0;
reg [2:0] vns_bankmachine4_state = 3'd0;
reg [2:0] vns_bankmachine4_next_state = 3'd0;
reg [2:0] vns_bankmachine5_state = 3'd0;
reg [2:0] vns_bankmachine5_next_state = 3'd0;
reg [2:0] vns_bankmachine6_state = 3'd0;
reg [2:0] vns_bankmachine6_next_state = 3'd0;
reg [2:0] vns_bankmachine7_state = 3'd0;
reg [2:0] vns_bankmachine7_next_state = 3'd0;
reg [2:0] vns_multiplexer_state = 3'd0;
reg [2:0] vns_multiplexer_next_state = 3'd0;
wire [4:0] vns_roundrobin0_request;
reg [2:0] vns_roundrobin0_grant = 3'd0;
wire vns_roundrobin0_ce;
wire [4:0] vns_roundrobin1_request;
reg [2:0] vns_roundrobin1_grant = 3'd0;
wire vns_roundrobin1_ce;
wire [4:0] vns_roundrobin2_request;
reg [2:0] vns_roundrobin2_grant = 3'd0;
wire vns_roundrobin2_ce;
wire [4:0] vns_roundrobin3_request;
reg [2:0] vns_roundrobin3_grant = 3'd0;
wire vns_roundrobin3_ce;
wire [4:0] vns_roundrobin4_request;
reg [2:0] vns_roundrobin4_grant = 3'd0;
wire vns_roundrobin4_ce;
wire [4:0] vns_roundrobin5_request;
reg [2:0] vns_roundrobin5_grant = 3'd0;
wire vns_roundrobin5_ce;
wire [4:0] vns_roundrobin6_request;
reg [2:0] vns_roundrobin6_grant = 3'd0;
wire vns_roundrobin6_ce;
wire [4:0] vns_roundrobin7_request;
reg [2:0] vns_roundrobin7_grant = 3'd0;
wire vns_roundrobin7_ce;
reg [2:0] vns_rbank = 3'd0;
reg [2:0] vns_wbank = 3'd0;
reg vns_locked0 = 1'd0;
reg vns_locked1 = 1'd0;
reg vns_locked2 = 1'd0;
reg vns_locked3 = 1'd0;
reg vns_locked4 = 1'd0;
reg vns_locked5 = 1'd0;
reg vns_locked6 = 1'd0;
reg vns_locked7 = 1'd0;
reg vns_locked8 = 1'd0;
reg vns_locked9 = 1'd0;
reg vns_locked10 = 1'd0;
reg vns_locked11 = 1'd0;
reg vns_locked12 = 1'd0;
reg vns_locked13 = 1'd0;
reg vns_locked14 = 1'd0;
reg vns_locked15 = 1'd0;
reg vns_locked16 = 1'd0;
reg vns_locked17 = 1'd0;
reg vns_locked18 = 1'd0;
reg vns_locked19 = 1'd0;
reg vns_locked20 = 1'd0;
reg vns_locked21 = 1'd0;
reg vns_locked22 = 1'd0;
reg vns_locked23 = 1'd0;
reg vns_locked24 = 1'd0;
reg vns_locked25 = 1'd0;
reg vns_locked26 = 1'd0;
reg vns_locked27 = 1'd0;
reg vns_locked28 = 1'd0;
reg vns_locked29 = 1'd0;
reg vns_locked30 = 1'd0;
reg vns_locked31 = 1'd0;
reg vns_locked32 = 1'd0;
reg vns_locked33 = 1'd0;
reg vns_locked34 = 1'd0;
reg vns_locked35 = 1'd0;
reg vns_locked36 = 1'd0;
reg vns_locked37 = 1'd0;
reg vns_locked38 = 1'd0;
reg vns_locked39 = 1'd0;
reg vns_new_master_wdata_ready0 = 1'd0;
reg vns_new_master_wdata_ready1 = 1'd0;
reg vns_new_master_wdata_ready2 = 1'd0;
reg vns_new_master_wdata_ready3 = 1'd0;
reg vns_new_master_wdata_ready4 = 1'd0;
reg vns_new_master_rdata_valid0 = 1'd0;
reg vns_new_master_rdata_valid1 = 1'd0;
reg vns_new_master_rdata_valid2 = 1'd0;
reg vns_new_master_rdata_valid3 = 1'd0;
reg vns_new_master_rdata_valid4 = 1'd0;
reg vns_new_master_rdata_valid5 = 1'd0;
reg vns_new_master_rdata_valid6 = 1'd0;
reg vns_new_master_rdata_valid7 = 1'd0;
reg vns_new_master_rdata_valid8 = 1'd0;
reg vns_new_master_rdata_valid9 = 1'd0;
reg vns_new_master_rdata_valid10 = 1'd0;
reg vns_new_master_rdata_valid11 = 1'd0;
reg vns_new_master_rdata_valid12 = 1'd0;
reg vns_new_master_rdata_valid13 = 1'd0;
reg vns_new_master_rdata_valid14 = 1'd0;
reg vns_new_master_rdata_valid15 = 1'd0;
reg vns_new_master_rdata_valid16 = 1'd0;
reg vns_new_master_rdata_valid17 = 1'd0;
reg vns_new_master_rdata_valid18 = 1'd0;
reg vns_new_master_rdata_valid19 = 1'd0;
reg vns_new_master_rdata_valid20 = 1'd0;
reg vns_new_master_rdata_valid21 = 1'd0;
reg vns_new_master_rdata_valid22 = 1'd0;
reg vns_new_master_rdata_valid23 = 1'd0;
reg vns_new_master_rdata_valid24 = 1'd0;
reg vns_new_master_rdata_valid25 = 1'd0;
reg vns_new_master_rdata_valid26 = 1'd0;
reg vns_new_master_rdata_valid27 = 1'd0;
reg vns_new_master_rdata_valid28 = 1'd0;
reg vns_new_master_rdata_valid29 = 1'd0;
reg [2:0] vns_cache_state = 3'd0;
reg [2:0] vns_cache_next_state = 3'd0;
reg [1:0] vns_litedramwishbone2native_state = 2'd0;
reg [1:0] vns_litedramwishbone2native_next_state = 2'd0;
reg [3:0] vns_edid0_state = 4'd0;
reg [3:0] vns_edid0_next_state = 4'd0;
reg [1:0] vns_dma0_state = 2'd0;
reg [1:0] vns_dma0_next_state = 2'd0;
reg [3:0] vns_edid1_state = 4'd0;
reg [3:0] vns_edid1_next_state = 4'd0;
reg [1:0] vns_dma1_state = 2'd0;
reg [1:0] vns_dma1_next_state = 2'd0;
reg vns_videoout0_state = 1'd0;
reg vns_videoout0_next_state = 1'd0;
reg [25:0] soc_hdmi_out0_core_dmareader_offset_videoout0_next_value = 26'd0;
reg soc_hdmi_out0_core_dmareader_offset_videoout0_next_value_ce = 1'd0;
reg vns_videoout1_state = 1'd0;
reg vns_videoout1_next_state = 1'd0;
reg [25:0] soc_hdmi_out1_core_dmareader_offset_videoout1_next_value = 26'd0;
reg soc_hdmi_out1_core_dmareader_offset_videoout1_next_value_ce = 1'd0;
wire vns_wb_sdram_con_request;
wire vns_wb_sdram_con_grant;
wire [29:0] vns_videosoc_shared_adr;
wire [31:0] vns_videosoc_shared_dat_w;
reg [31:0] vns_videosoc_shared_dat_r = 32'd0;
wire [3:0] vns_videosoc_shared_sel;
wire vns_videosoc_shared_cyc;
wire vns_videosoc_shared_stb;
reg vns_videosoc_shared_ack = 1'd0;
wire vns_videosoc_shared_we;
wire [2:0] vns_videosoc_shared_cti;
wire [1:0] vns_videosoc_shared_bte;
wire vns_videosoc_shared_err;
wire [1:0] vns_videosoc_request;
reg vns_videosoc_grant = 1'd0;
reg [4:0] vns_videosoc_slave_sel = 5'd0;
reg [4:0] vns_videosoc_slave_sel_r = 5'd0;
reg vns_videosoc_error = 1'd0;
wire vns_videosoc_wait;
wire vns_videosoc_done;
reg [19:0] vns_videosoc_count = 20'd1000000;
wire [13:0] vns_videosoc_interface0_bank_bus_adr;
wire vns_videosoc_interface0_bank_bus_we;
wire [7:0] vns_videosoc_interface0_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface0_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank0_scratch3_re;
wire [7:0] vns_videosoc_csrbank0_scratch3_r;
wire [7:0] vns_videosoc_csrbank0_scratch3_w;
wire vns_videosoc_csrbank0_scratch2_re;
wire [7:0] vns_videosoc_csrbank0_scratch2_r;
wire [7:0] vns_videosoc_csrbank0_scratch2_w;
wire vns_videosoc_csrbank0_scratch1_re;
wire [7:0] vns_videosoc_csrbank0_scratch1_r;
wire [7:0] vns_videosoc_csrbank0_scratch1_w;
wire vns_videosoc_csrbank0_scratch0_re;
wire [7:0] vns_videosoc_csrbank0_scratch0_r;
wire [7:0] vns_videosoc_csrbank0_scratch0_w;
wire vns_videosoc_csrbank0_bus_errors3_re;
wire [7:0] vns_videosoc_csrbank0_bus_errors3_r;
wire [7:0] vns_videosoc_csrbank0_bus_errors3_w;
wire vns_videosoc_csrbank0_bus_errors2_re;
wire [7:0] vns_videosoc_csrbank0_bus_errors2_r;
wire [7:0] vns_videosoc_csrbank0_bus_errors2_w;
wire vns_videosoc_csrbank0_bus_errors1_re;
wire [7:0] vns_videosoc_csrbank0_bus_errors1_r;
wire [7:0] vns_videosoc_csrbank0_bus_errors1_w;
wire vns_videosoc_csrbank0_bus_errors0_re;
wire [7:0] vns_videosoc_csrbank0_bus_errors0_r;
wire [7:0] vns_videosoc_csrbank0_bus_errors0_w;
wire vns_videosoc_csrbank0_sel;
wire [13:0] vns_videosoc_interface0_sram_bus_adr;
wire vns_videosoc_interface0_sram_bus_we;
wire [7:0] vns_videosoc_interface0_sram_bus_dat_w;
reg [7:0] vns_videosoc_interface0_sram_bus_dat_r = 8'd0;
wire [7:0] vns_videosoc_sram0_adr;
wire [7:0] vns_videosoc_sram0_dat_r;
wire vns_videosoc_sram0_we;
wire [7:0] vns_videosoc_sram0_dat_w;
wire vns_videosoc_sram0_sel;
reg vns_videosoc_sram0_sel_r = 1'd0;
wire [13:0] vns_videosoc_interface1_bank_bus_adr;
wire vns_videosoc_interface1_bank_bus_we;
wire [7:0] vns_videosoc_interface1_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface1_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank1_edid_hpd_notif_re;
wire vns_videosoc_csrbank1_edid_hpd_notif_r;
wire vns_videosoc_csrbank1_edid_hpd_notif_w;
wire vns_videosoc_csrbank1_edid_hpd_en0_re;
wire vns_videosoc_csrbank1_edid_hpd_en0_r;
wire vns_videosoc_csrbank1_edid_hpd_en0_w;
wire vns_videosoc_csrbank1_clocking_pll_reset0_re;
wire vns_videosoc_csrbank1_clocking_pll_reset0_r;
wire vns_videosoc_csrbank1_clocking_pll_reset0_w;
wire vns_videosoc_csrbank1_clocking_locked_re;
wire vns_videosoc_csrbank1_clocking_locked_r;
wire vns_videosoc_csrbank1_clocking_locked_w;
wire vns_videosoc_csrbank1_clocking_pll_adr0_re;
wire [4:0] vns_videosoc_csrbank1_clocking_pll_adr0_r;
wire [4:0] vns_videosoc_csrbank1_clocking_pll_adr0_w;
wire vns_videosoc_csrbank1_clocking_pll_dat_r1_re;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_r1_r;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_r1_w;
wire vns_videosoc_csrbank1_clocking_pll_dat_r0_re;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_r0_r;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_r0_w;
wire vns_videosoc_csrbank1_clocking_pll_dat_w1_re;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_w1_r;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_w1_w;
wire vns_videosoc_csrbank1_clocking_pll_dat_w0_re;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_w0_r;
wire [7:0] vns_videosoc_csrbank1_clocking_pll_dat_w0_w;
wire vns_videosoc_csrbank1_clocking_pll_drdy_re;
wire vns_videosoc_csrbank1_clocking_pll_drdy_r;
wire vns_videosoc_csrbank1_clocking_pll_drdy_w;
wire vns_videosoc_csrbank1_data0_cap_dly_busy_re;
wire [1:0] vns_videosoc_csrbank1_data0_cap_dly_busy_r;
wire [1:0] vns_videosoc_csrbank1_data0_cap_dly_busy_w;
wire vns_videosoc_csrbank1_data0_cap_phase_re;
wire [1:0] vns_videosoc_csrbank1_data0_cap_phase_r;
wire [1:0] vns_videosoc_csrbank1_data0_cap_phase_w;
wire vns_videosoc_csrbank1_data0_charsync_char_synced_re;
wire vns_videosoc_csrbank1_data0_charsync_char_synced_r;
wire vns_videosoc_csrbank1_data0_charsync_char_synced_w;
wire vns_videosoc_csrbank1_data0_charsync_ctl_pos_re;
wire [3:0] vns_videosoc_csrbank1_data0_charsync_ctl_pos_r;
wire [3:0] vns_videosoc_csrbank1_data0_charsync_ctl_pos_w;
wire vns_videosoc_csrbank1_data0_wer_value2_re;
wire [7:0] vns_videosoc_csrbank1_data0_wer_value2_r;
wire [7:0] vns_videosoc_csrbank1_data0_wer_value2_w;
wire vns_videosoc_csrbank1_data0_wer_value1_re;
wire [7:0] vns_videosoc_csrbank1_data0_wer_value1_r;
wire [7:0] vns_videosoc_csrbank1_data0_wer_value1_w;
wire vns_videosoc_csrbank1_data0_wer_value0_re;
wire [7:0] vns_videosoc_csrbank1_data0_wer_value0_r;
wire [7:0] vns_videosoc_csrbank1_data0_wer_value0_w;
wire vns_videosoc_csrbank1_data1_cap_dly_busy_re;
wire [1:0] vns_videosoc_csrbank1_data1_cap_dly_busy_r;
wire [1:0] vns_videosoc_csrbank1_data1_cap_dly_busy_w;
wire vns_videosoc_csrbank1_data1_cap_phase_re;
wire [1:0] vns_videosoc_csrbank1_data1_cap_phase_r;
wire [1:0] vns_videosoc_csrbank1_data1_cap_phase_w;
wire vns_videosoc_csrbank1_data1_charsync_char_synced_re;
wire vns_videosoc_csrbank1_data1_charsync_char_synced_r;
wire vns_videosoc_csrbank1_data1_charsync_char_synced_w;
wire vns_videosoc_csrbank1_data1_charsync_ctl_pos_re;
wire [3:0] vns_videosoc_csrbank1_data1_charsync_ctl_pos_r;
wire [3:0] vns_videosoc_csrbank1_data1_charsync_ctl_pos_w;
wire vns_videosoc_csrbank1_data1_wer_value2_re;
wire [7:0] vns_videosoc_csrbank1_data1_wer_value2_r;
wire [7:0] vns_videosoc_csrbank1_data1_wer_value2_w;
wire vns_videosoc_csrbank1_data1_wer_value1_re;
wire [7:0] vns_videosoc_csrbank1_data1_wer_value1_r;
wire [7:0] vns_videosoc_csrbank1_data1_wer_value1_w;
wire vns_videosoc_csrbank1_data1_wer_value0_re;
wire [7:0] vns_videosoc_csrbank1_data1_wer_value0_r;
wire [7:0] vns_videosoc_csrbank1_data1_wer_value0_w;
wire vns_videosoc_csrbank1_data2_cap_dly_busy_re;
wire [1:0] vns_videosoc_csrbank1_data2_cap_dly_busy_r;
wire [1:0] vns_videosoc_csrbank1_data2_cap_dly_busy_w;
wire vns_videosoc_csrbank1_data2_cap_phase_re;
wire [1:0] vns_videosoc_csrbank1_data2_cap_phase_r;
wire [1:0] vns_videosoc_csrbank1_data2_cap_phase_w;
wire vns_videosoc_csrbank1_data2_charsync_char_synced_re;
wire vns_videosoc_csrbank1_data2_charsync_char_synced_r;
wire vns_videosoc_csrbank1_data2_charsync_char_synced_w;
wire vns_videosoc_csrbank1_data2_charsync_ctl_pos_re;
wire [3:0] vns_videosoc_csrbank1_data2_charsync_ctl_pos_r;
wire [3:0] vns_videosoc_csrbank1_data2_charsync_ctl_pos_w;
wire vns_videosoc_csrbank1_data2_wer_value2_re;
wire [7:0] vns_videosoc_csrbank1_data2_wer_value2_r;
wire [7:0] vns_videosoc_csrbank1_data2_wer_value2_w;
wire vns_videosoc_csrbank1_data2_wer_value1_re;
wire [7:0] vns_videosoc_csrbank1_data2_wer_value1_r;
wire [7:0] vns_videosoc_csrbank1_data2_wer_value1_w;
wire vns_videosoc_csrbank1_data2_wer_value0_re;
wire [7:0] vns_videosoc_csrbank1_data2_wer_value0_r;
wire [7:0] vns_videosoc_csrbank1_data2_wer_value0_w;
wire vns_videosoc_csrbank1_chansync_channels_synced_re;
wire vns_videosoc_csrbank1_chansync_channels_synced_r;
wire vns_videosoc_csrbank1_chansync_channels_synced_w;
wire vns_videosoc_csrbank1_resdetection_hres1_re;
wire [2:0] vns_videosoc_csrbank1_resdetection_hres1_r;
wire [2:0] vns_videosoc_csrbank1_resdetection_hres1_w;
wire vns_videosoc_csrbank1_resdetection_hres0_re;
wire [7:0] vns_videosoc_csrbank1_resdetection_hres0_r;
wire [7:0] vns_videosoc_csrbank1_resdetection_hres0_w;
wire vns_videosoc_csrbank1_resdetection_vres1_re;
wire [2:0] vns_videosoc_csrbank1_resdetection_vres1_r;
wire [2:0] vns_videosoc_csrbank1_resdetection_vres1_w;
wire vns_videosoc_csrbank1_resdetection_vres0_re;
wire [7:0] vns_videosoc_csrbank1_resdetection_vres0_r;
wire [7:0] vns_videosoc_csrbank1_resdetection_vres0_w;
wire vns_videosoc_csrbank1_dma_frame_size3_re;
wire [2:0] vns_videosoc_csrbank1_dma_frame_size3_r;
wire [2:0] vns_videosoc_csrbank1_dma_frame_size3_w;
wire vns_videosoc_csrbank1_dma_frame_size2_re;
wire [7:0] vns_videosoc_csrbank1_dma_frame_size2_r;
wire [7:0] vns_videosoc_csrbank1_dma_frame_size2_w;
wire vns_videosoc_csrbank1_dma_frame_size1_re;
wire [7:0] vns_videosoc_csrbank1_dma_frame_size1_r;
wire [7:0] vns_videosoc_csrbank1_dma_frame_size1_w;
wire vns_videosoc_csrbank1_dma_frame_size0_re;
wire [7:0] vns_videosoc_csrbank1_dma_frame_size0_r;
wire [7:0] vns_videosoc_csrbank1_dma_frame_size0_w;
wire vns_videosoc_csrbank1_dma_slot0_status0_re;
wire [1:0] vns_videosoc_csrbank1_dma_slot0_status0_r;
wire [1:0] vns_videosoc_csrbank1_dma_slot0_status0_w;
wire vns_videosoc_csrbank1_dma_slot0_address3_re;
wire [2:0] vns_videosoc_csrbank1_dma_slot0_address3_r;
wire [2:0] vns_videosoc_csrbank1_dma_slot0_address3_w;
wire vns_videosoc_csrbank1_dma_slot0_address2_re;
wire [7:0] vns_videosoc_csrbank1_dma_slot0_address2_r;
wire [7:0] vns_videosoc_csrbank1_dma_slot0_address2_w;
wire vns_videosoc_csrbank1_dma_slot0_address1_re;
wire [7:0] vns_videosoc_csrbank1_dma_slot0_address1_r;
wire [7:0] vns_videosoc_csrbank1_dma_slot0_address1_w;
wire vns_videosoc_csrbank1_dma_slot0_address0_re;
wire [7:0] vns_videosoc_csrbank1_dma_slot0_address0_r;
wire [7:0] vns_videosoc_csrbank1_dma_slot0_address0_w;
wire vns_videosoc_csrbank1_dma_slot1_status0_re;
wire [1:0] vns_videosoc_csrbank1_dma_slot1_status0_r;
wire [1:0] vns_videosoc_csrbank1_dma_slot1_status0_w;
wire vns_videosoc_csrbank1_dma_slot1_address3_re;
wire [2:0] vns_videosoc_csrbank1_dma_slot1_address3_r;
wire [2:0] vns_videosoc_csrbank1_dma_slot1_address3_w;
wire vns_videosoc_csrbank1_dma_slot1_address2_re;
wire [7:0] vns_videosoc_csrbank1_dma_slot1_address2_r;
wire [7:0] vns_videosoc_csrbank1_dma_slot1_address2_w;
wire vns_videosoc_csrbank1_dma_slot1_address1_re;
wire [7:0] vns_videosoc_csrbank1_dma_slot1_address1_r;
wire [7:0] vns_videosoc_csrbank1_dma_slot1_address1_w;
wire vns_videosoc_csrbank1_dma_slot1_address0_re;
wire [7:0] vns_videosoc_csrbank1_dma_slot1_address0_r;
wire [7:0] vns_videosoc_csrbank1_dma_slot1_address0_w;
wire vns_videosoc_csrbank1_dma_ev_enable0_re;
wire [1:0] vns_videosoc_csrbank1_dma_ev_enable0_r;
wire [1:0] vns_videosoc_csrbank1_dma_ev_enable0_w;
wire vns_videosoc_csrbank1_sel;
wire [13:0] vns_videosoc_interface1_sram_bus_adr;
wire vns_videosoc_interface1_sram_bus_we;
wire [7:0] vns_videosoc_interface1_sram_bus_dat_w;
reg [7:0] vns_videosoc_interface1_sram_bus_dat_r = 8'd0;
wire [7:0] vns_videosoc_sram1_adr;
wire [7:0] vns_videosoc_sram1_dat_r;
wire vns_videosoc_sram1_we;
wire [7:0] vns_videosoc_sram1_dat_w;
wire vns_videosoc_sram1_sel;
reg vns_videosoc_sram1_sel_r = 1'd0;
wire [13:0] vns_videosoc_interface2_bank_bus_adr;
wire vns_videosoc_interface2_bank_bus_we;
wire [7:0] vns_videosoc_interface2_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface2_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank2_edid_hpd_notif_re;
wire vns_videosoc_csrbank2_edid_hpd_notif_r;
wire vns_videosoc_csrbank2_edid_hpd_notif_w;
wire vns_videosoc_csrbank2_edid_hpd_en0_re;
wire vns_videosoc_csrbank2_edid_hpd_en0_r;
wire vns_videosoc_csrbank2_edid_hpd_en0_w;
wire vns_videosoc_csrbank2_clocking_pll_reset0_re;
wire vns_videosoc_csrbank2_clocking_pll_reset0_r;
wire vns_videosoc_csrbank2_clocking_pll_reset0_w;
wire vns_videosoc_csrbank2_clocking_locked_re;
wire vns_videosoc_csrbank2_clocking_locked_r;
wire vns_videosoc_csrbank2_clocking_locked_w;
wire vns_videosoc_csrbank2_clocking_pll_adr0_re;
wire [4:0] vns_videosoc_csrbank2_clocking_pll_adr0_r;
wire [4:0] vns_videosoc_csrbank2_clocking_pll_adr0_w;
wire vns_videosoc_csrbank2_clocking_pll_dat_r1_re;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_r1_r;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_r1_w;
wire vns_videosoc_csrbank2_clocking_pll_dat_r0_re;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_r0_r;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_r0_w;
wire vns_videosoc_csrbank2_clocking_pll_dat_w1_re;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_w1_r;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_w1_w;
wire vns_videosoc_csrbank2_clocking_pll_dat_w0_re;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_w0_r;
wire [7:0] vns_videosoc_csrbank2_clocking_pll_dat_w0_w;
wire vns_videosoc_csrbank2_clocking_pll_drdy_re;
wire vns_videosoc_csrbank2_clocking_pll_drdy_r;
wire vns_videosoc_csrbank2_clocking_pll_drdy_w;
wire vns_videosoc_csrbank2_data0_cap_dly_busy_re;
wire [1:0] vns_videosoc_csrbank2_data0_cap_dly_busy_r;
wire [1:0] vns_videosoc_csrbank2_data0_cap_dly_busy_w;
wire vns_videosoc_csrbank2_data0_cap_phase_re;
wire [1:0] vns_videosoc_csrbank2_data0_cap_phase_r;
wire [1:0] vns_videosoc_csrbank2_data0_cap_phase_w;
wire vns_videosoc_csrbank2_data0_charsync_char_synced_re;
wire vns_videosoc_csrbank2_data0_charsync_char_synced_r;
wire vns_videosoc_csrbank2_data0_charsync_char_synced_w;
wire vns_videosoc_csrbank2_data0_charsync_ctl_pos_re;
wire [3:0] vns_videosoc_csrbank2_data0_charsync_ctl_pos_r;
wire [3:0] vns_videosoc_csrbank2_data0_charsync_ctl_pos_w;
wire vns_videosoc_csrbank2_data0_wer_value2_re;
wire [7:0] vns_videosoc_csrbank2_data0_wer_value2_r;
wire [7:0] vns_videosoc_csrbank2_data0_wer_value2_w;
wire vns_videosoc_csrbank2_data0_wer_value1_re;
wire [7:0] vns_videosoc_csrbank2_data0_wer_value1_r;
wire [7:0] vns_videosoc_csrbank2_data0_wer_value1_w;
wire vns_videosoc_csrbank2_data0_wer_value0_re;
wire [7:0] vns_videosoc_csrbank2_data0_wer_value0_r;
wire [7:0] vns_videosoc_csrbank2_data0_wer_value0_w;
wire vns_videosoc_csrbank2_data1_cap_dly_busy_re;
wire [1:0] vns_videosoc_csrbank2_data1_cap_dly_busy_r;
wire [1:0] vns_videosoc_csrbank2_data1_cap_dly_busy_w;
wire vns_videosoc_csrbank2_data1_cap_phase_re;
wire [1:0] vns_videosoc_csrbank2_data1_cap_phase_r;
wire [1:0] vns_videosoc_csrbank2_data1_cap_phase_w;
wire vns_videosoc_csrbank2_data1_charsync_char_synced_re;
wire vns_videosoc_csrbank2_data1_charsync_char_synced_r;
wire vns_videosoc_csrbank2_data1_charsync_char_synced_w;
wire vns_videosoc_csrbank2_data1_charsync_ctl_pos_re;
wire [3:0] vns_videosoc_csrbank2_data1_charsync_ctl_pos_r;
wire [3:0] vns_videosoc_csrbank2_data1_charsync_ctl_pos_w;
wire vns_videosoc_csrbank2_data1_wer_value2_re;
wire [7:0] vns_videosoc_csrbank2_data1_wer_value2_r;
wire [7:0] vns_videosoc_csrbank2_data1_wer_value2_w;
wire vns_videosoc_csrbank2_data1_wer_value1_re;
wire [7:0] vns_videosoc_csrbank2_data1_wer_value1_r;
wire [7:0] vns_videosoc_csrbank2_data1_wer_value1_w;
wire vns_videosoc_csrbank2_data1_wer_value0_re;
wire [7:0] vns_videosoc_csrbank2_data1_wer_value0_r;
wire [7:0] vns_videosoc_csrbank2_data1_wer_value0_w;
wire vns_videosoc_csrbank2_data2_cap_dly_busy_re;
wire [1:0] vns_videosoc_csrbank2_data2_cap_dly_busy_r;
wire [1:0] vns_videosoc_csrbank2_data2_cap_dly_busy_w;
wire vns_videosoc_csrbank2_data2_cap_phase_re;
wire [1:0] vns_videosoc_csrbank2_data2_cap_phase_r;
wire [1:0] vns_videosoc_csrbank2_data2_cap_phase_w;
wire vns_videosoc_csrbank2_data2_charsync_char_synced_re;
wire vns_videosoc_csrbank2_data2_charsync_char_synced_r;
wire vns_videosoc_csrbank2_data2_charsync_char_synced_w;
wire vns_videosoc_csrbank2_data2_charsync_ctl_pos_re;
wire [3:0] vns_videosoc_csrbank2_data2_charsync_ctl_pos_r;
wire [3:0] vns_videosoc_csrbank2_data2_charsync_ctl_pos_w;
wire vns_videosoc_csrbank2_data2_wer_value2_re;
wire [7:0] vns_videosoc_csrbank2_data2_wer_value2_r;
wire [7:0] vns_videosoc_csrbank2_data2_wer_value2_w;
wire vns_videosoc_csrbank2_data2_wer_value1_re;
wire [7:0] vns_videosoc_csrbank2_data2_wer_value1_r;
wire [7:0] vns_videosoc_csrbank2_data2_wer_value1_w;
wire vns_videosoc_csrbank2_data2_wer_value0_re;
wire [7:0] vns_videosoc_csrbank2_data2_wer_value0_r;
wire [7:0] vns_videosoc_csrbank2_data2_wer_value0_w;
wire vns_videosoc_csrbank2_chansync_channels_synced_re;
wire vns_videosoc_csrbank2_chansync_channels_synced_r;
wire vns_videosoc_csrbank2_chansync_channels_synced_w;
wire vns_videosoc_csrbank2_resdetection_hres1_re;
wire [2:0] vns_videosoc_csrbank2_resdetection_hres1_r;
wire [2:0] vns_videosoc_csrbank2_resdetection_hres1_w;
wire vns_videosoc_csrbank2_resdetection_hres0_re;
wire [7:0] vns_videosoc_csrbank2_resdetection_hres0_r;
wire [7:0] vns_videosoc_csrbank2_resdetection_hres0_w;
wire vns_videosoc_csrbank2_resdetection_vres1_re;
wire [2:0] vns_videosoc_csrbank2_resdetection_vres1_r;
wire [2:0] vns_videosoc_csrbank2_resdetection_vres1_w;
wire vns_videosoc_csrbank2_resdetection_vres0_re;
wire [7:0] vns_videosoc_csrbank2_resdetection_vres0_r;
wire [7:0] vns_videosoc_csrbank2_resdetection_vres0_w;
wire vns_videosoc_csrbank2_dma_frame_size3_re;
wire [2:0] vns_videosoc_csrbank2_dma_frame_size3_r;
wire [2:0] vns_videosoc_csrbank2_dma_frame_size3_w;
wire vns_videosoc_csrbank2_dma_frame_size2_re;
wire [7:0] vns_videosoc_csrbank2_dma_frame_size2_r;
wire [7:0] vns_videosoc_csrbank2_dma_frame_size2_w;
wire vns_videosoc_csrbank2_dma_frame_size1_re;
wire [7:0] vns_videosoc_csrbank2_dma_frame_size1_r;
wire [7:0] vns_videosoc_csrbank2_dma_frame_size1_w;
wire vns_videosoc_csrbank2_dma_frame_size0_re;
wire [7:0] vns_videosoc_csrbank2_dma_frame_size0_r;
wire [7:0] vns_videosoc_csrbank2_dma_frame_size0_w;
wire vns_videosoc_csrbank2_dma_slot0_status0_re;
wire [1:0] vns_videosoc_csrbank2_dma_slot0_status0_r;
wire [1:0] vns_videosoc_csrbank2_dma_slot0_status0_w;
wire vns_videosoc_csrbank2_dma_slot0_address3_re;
wire [2:0] vns_videosoc_csrbank2_dma_slot0_address3_r;
wire [2:0] vns_videosoc_csrbank2_dma_slot0_address3_w;
wire vns_videosoc_csrbank2_dma_slot0_address2_re;
wire [7:0] vns_videosoc_csrbank2_dma_slot0_address2_r;
wire [7:0] vns_videosoc_csrbank2_dma_slot0_address2_w;
wire vns_videosoc_csrbank2_dma_slot0_address1_re;
wire [7:0] vns_videosoc_csrbank2_dma_slot0_address1_r;
wire [7:0] vns_videosoc_csrbank2_dma_slot0_address1_w;
wire vns_videosoc_csrbank2_dma_slot0_address0_re;
wire [7:0] vns_videosoc_csrbank2_dma_slot0_address0_r;
wire [7:0] vns_videosoc_csrbank2_dma_slot0_address0_w;
wire vns_videosoc_csrbank2_dma_slot1_status0_re;
wire [1:0] vns_videosoc_csrbank2_dma_slot1_status0_r;
wire [1:0] vns_videosoc_csrbank2_dma_slot1_status0_w;
wire vns_videosoc_csrbank2_dma_slot1_address3_re;
wire [2:0] vns_videosoc_csrbank2_dma_slot1_address3_r;
wire [2:0] vns_videosoc_csrbank2_dma_slot1_address3_w;
wire vns_videosoc_csrbank2_dma_slot1_address2_re;
wire [7:0] vns_videosoc_csrbank2_dma_slot1_address2_r;
wire [7:0] vns_videosoc_csrbank2_dma_slot1_address2_w;
wire vns_videosoc_csrbank2_dma_slot1_address1_re;
wire [7:0] vns_videosoc_csrbank2_dma_slot1_address1_r;
wire [7:0] vns_videosoc_csrbank2_dma_slot1_address1_w;
wire vns_videosoc_csrbank2_dma_slot1_address0_re;
wire [7:0] vns_videosoc_csrbank2_dma_slot1_address0_r;
wire [7:0] vns_videosoc_csrbank2_dma_slot1_address0_w;
wire vns_videosoc_csrbank2_dma_ev_enable0_re;
wire [1:0] vns_videosoc_csrbank2_dma_ev_enable0_r;
wire [1:0] vns_videosoc_csrbank2_dma_ev_enable0_w;
wire vns_videosoc_csrbank2_sel;
wire [13:0] vns_videosoc_interface3_bank_bus_adr;
wire vns_videosoc_interface3_bank_bus_we;
wire [7:0] vns_videosoc_interface3_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface3_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank3_core_underflow_enable0_re;
wire vns_videosoc_csrbank3_core_underflow_enable0_r;
wire vns_videosoc_csrbank3_core_underflow_enable0_w;
wire vns_videosoc_csrbank3_core_underflow_counter3_re;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter3_r;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter3_w;
wire vns_videosoc_csrbank3_core_underflow_counter2_re;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter2_r;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter2_w;
wire vns_videosoc_csrbank3_core_underflow_counter1_re;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter1_r;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter1_w;
wire vns_videosoc_csrbank3_core_underflow_counter0_re;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter0_r;
wire [7:0] vns_videosoc_csrbank3_core_underflow_counter0_w;
wire vns_videosoc_csrbank3_core_initiator_enable0_re;
wire vns_videosoc_csrbank3_core_initiator_enable0_r;
wire vns_videosoc_csrbank3_core_initiator_enable0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_hres_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_hres1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hres1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hres1_w;
wire vns_videosoc_csrbank3_core_initiator_hres0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hres0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hres0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_hsync_start_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_hsync_start1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hsync_start1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hsync_start1_w;
wire vns_videosoc_csrbank3_core_initiator_hsync_start0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hsync_start0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hsync_start0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_hsync_end_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_hsync_end1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hsync_end1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hsync_end1_w;
wire vns_videosoc_csrbank3_core_initiator_hsync_end0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hsync_end0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hsync_end0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_hscan_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_hscan1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hscan1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_hscan1_w;
wire vns_videosoc_csrbank3_core_initiator_hscan0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hscan0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_hscan0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_vres_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_vres1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vres1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vres1_w;
wire vns_videosoc_csrbank3_core_initiator_vres0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vres0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vres0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_vsync_start_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_vsync_start1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vsync_start1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vsync_start1_w;
wire vns_videosoc_csrbank3_core_initiator_vsync_start0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vsync_start0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vsync_start0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_vsync_end_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_vsync_end1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vsync_end1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vsync_end1_w;
wire vns_videosoc_csrbank3_core_initiator_vsync_end0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vsync_end0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vsync_end0_w;
reg [3:0] vns_videosoc_csrbank3_core_initiator_vscan_backstore = 4'd0;
wire vns_videosoc_csrbank3_core_initiator_vscan1_re;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vscan1_r;
wire [3:0] vns_videosoc_csrbank3_core_initiator_vscan1_w;
wire vns_videosoc_csrbank3_core_initiator_vscan0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vscan0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_vscan0_w;
reg [23:0] vns_videosoc_csrbank3_core_initiator_base_backstore = 24'd0;
wire vns_videosoc_csrbank3_core_initiator_base3_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base3_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base3_w;
wire vns_videosoc_csrbank3_core_initiator_base2_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base2_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base2_w;
wire vns_videosoc_csrbank3_core_initiator_base1_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base1_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base1_w;
wire vns_videosoc_csrbank3_core_initiator_base0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_base0_w;
reg [23:0] vns_videosoc_csrbank3_core_initiator_length_backstore = 24'd0;
wire vns_videosoc_csrbank3_core_initiator_length3_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length3_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length3_w;
wire vns_videosoc_csrbank3_core_initiator_length2_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length2_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length2_w;
wire vns_videosoc_csrbank3_core_initiator_length1_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length1_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length1_w;
wire vns_videosoc_csrbank3_core_initiator_length0_re;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length0_r;
wire [7:0] vns_videosoc_csrbank3_core_initiator_length0_w;
wire vns_videosoc_csrbank3_core_dma_delay_base3_re;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base3_r;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base3_w;
wire vns_videosoc_csrbank3_core_dma_delay_base2_re;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base2_r;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base2_w;
wire vns_videosoc_csrbank3_core_dma_delay_base1_re;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base1_r;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base1_w;
wire vns_videosoc_csrbank3_core_dma_delay_base0_re;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base0_r;
wire [7:0] vns_videosoc_csrbank3_core_dma_delay_base0_w;
wire vns_videosoc_csrbank3_driver_clocking_cmd_data1_re;
wire [1:0] vns_videosoc_csrbank3_driver_clocking_cmd_data1_r;
wire [1:0] vns_videosoc_csrbank3_driver_clocking_cmd_data1_w;
wire vns_videosoc_csrbank3_driver_clocking_cmd_data0_re;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_cmd_data0_r;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_cmd_data0_w;
wire vns_videosoc_csrbank3_driver_clocking_status_re;
wire [3:0] vns_videosoc_csrbank3_driver_clocking_status_r;
wire [3:0] vns_videosoc_csrbank3_driver_clocking_status_w;
wire vns_videosoc_csrbank3_driver_clocking_pll_reset0_re;
wire vns_videosoc_csrbank3_driver_clocking_pll_reset0_r;
wire vns_videosoc_csrbank3_driver_clocking_pll_reset0_w;
wire vns_videosoc_csrbank3_driver_clocking_pll_adr0_re;
wire [4:0] vns_videosoc_csrbank3_driver_clocking_pll_adr0_r;
wire [4:0] vns_videosoc_csrbank3_driver_clocking_pll_adr0_w;
wire vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_re;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_r;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_w;
wire vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_re;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_r;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_w;
wire vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_re;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_r;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_w;
wire vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_re;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_r;
wire [7:0] vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_w;
wire vns_videosoc_csrbank3_driver_clocking_pll_drdy_re;
wire vns_videosoc_csrbank3_driver_clocking_pll_drdy_r;
wire vns_videosoc_csrbank3_driver_clocking_pll_drdy_w;
wire vns_videosoc_csrbank3_sel;
wire [13:0] vns_videosoc_interface4_bank_bus_adr;
wire vns_videosoc_interface4_bank_bus_we;
wire [7:0] vns_videosoc_interface4_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface4_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank4_core_underflow_enable0_re;
wire vns_videosoc_csrbank4_core_underflow_enable0_r;
wire vns_videosoc_csrbank4_core_underflow_enable0_w;
wire vns_videosoc_csrbank4_core_underflow_counter3_re;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter3_r;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter3_w;
wire vns_videosoc_csrbank4_core_underflow_counter2_re;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter2_r;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter2_w;
wire vns_videosoc_csrbank4_core_underflow_counter1_re;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter1_r;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter1_w;
wire vns_videosoc_csrbank4_core_underflow_counter0_re;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter0_r;
wire [7:0] vns_videosoc_csrbank4_core_underflow_counter0_w;
wire vns_videosoc_csrbank4_core_initiator_enable0_re;
wire vns_videosoc_csrbank4_core_initiator_enable0_r;
wire vns_videosoc_csrbank4_core_initiator_enable0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_hres_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_hres1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hres1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hres1_w;
wire vns_videosoc_csrbank4_core_initiator_hres0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hres0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hres0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_hsync_start_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_hsync_start1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hsync_start1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hsync_start1_w;
wire vns_videosoc_csrbank4_core_initiator_hsync_start0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hsync_start0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hsync_start0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_hsync_end_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_hsync_end1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hsync_end1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hsync_end1_w;
wire vns_videosoc_csrbank4_core_initiator_hsync_end0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hsync_end0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hsync_end0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_hscan_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_hscan1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hscan1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_hscan1_w;
wire vns_videosoc_csrbank4_core_initiator_hscan0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hscan0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_hscan0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_vres_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_vres1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vres1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vres1_w;
wire vns_videosoc_csrbank4_core_initiator_vres0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vres0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vres0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_vsync_start_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_vsync_start1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vsync_start1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vsync_start1_w;
wire vns_videosoc_csrbank4_core_initiator_vsync_start0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vsync_start0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vsync_start0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_vsync_end_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_vsync_end1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vsync_end1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vsync_end1_w;
wire vns_videosoc_csrbank4_core_initiator_vsync_end0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vsync_end0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vsync_end0_w;
reg [3:0] vns_videosoc_csrbank4_core_initiator_vscan_backstore = 4'd0;
wire vns_videosoc_csrbank4_core_initiator_vscan1_re;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vscan1_r;
wire [3:0] vns_videosoc_csrbank4_core_initiator_vscan1_w;
wire vns_videosoc_csrbank4_core_initiator_vscan0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vscan0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_vscan0_w;
reg [23:0] vns_videosoc_csrbank4_core_initiator_base_backstore = 24'd0;
wire vns_videosoc_csrbank4_core_initiator_base3_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base3_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base3_w;
wire vns_videosoc_csrbank4_core_initiator_base2_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base2_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base2_w;
wire vns_videosoc_csrbank4_core_initiator_base1_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base1_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base1_w;
wire vns_videosoc_csrbank4_core_initiator_base0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_base0_w;
reg [23:0] vns_videosoc_csrbank4_core_initiator_length_backstore = 24'd0;
wire vns_videosoc_csrbank4_core_initiator_length3_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length3_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length3_w;
wire vns_videosoc_csrbank4_core_initiator_length2_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length2_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length2_w;
wire vns_videosoc_csrbank4_core_initiator_length1_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length1_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length1_w;
wire vns_videosoc_csrbank4_core_initiator_length0_re;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length0_r;
wire [7:0] vns_videosoc_csrbank4_core_initiator_length0_w;
wire vns_videosoc_csrbank4_core_dma_delay_base3_re;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base3_r;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base3_w;
wire vns_videosoc_csrbank4_core_dma_delay_base2_re;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base2_r;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base2_w;
wire vns_videosoc_csrbank4_core_dma_delay_base1_re;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base1_r;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base1_w;
wire vns_videosoc_csrbank4_core_dma_delay_base0_re;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base0_r;
wire [7:0] vns_videosoc_csrbank4_core_dma_delay_base0_w;
wire vns_videosoc_csrbank4_sel;
wire [13:0] vns_videosoc_interface2_sram_bus_adr;
wire vns_videosoc_interface2_sram_bus_we;
wire [7:0] vns_videosoc_interface2_sram_bus_dat_w;
reg [7:0] vns_videosoc_interface2_sram_bus_dat_r = 8'd0;
wire [3:0] vns_videosoc_sram2_adr;
wire [7:0] vns_videosoc_sram2_dat_r;
wire vns_videosoc_sram2_sel;
reg vns_videosoc_sram2_sel_r = 1'd0;
wire [13:0] vns_videosoc_interface5_bank_bus_adr;
wire vns_videosoc_interface5_bank_bus_we;
wire [7:0] vns_videosoc_interface5_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface5_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank5_dna_id7_re;
wire vns_videosoc_csrbank5_dna_id7_r;
wire vns_videosoc_csrbank5_dna_id7_w;
wire vns_videosoc_csrbank5_dna_id6_re;
wire [7:0] vns_videosoc_csrbank5_dna_id6_r;
wire [7:0] vns_videosoc_csrbank5_dna_id6_w;
wire vns_videosoc_csrbank5_dna_id5_re;
wire [7:0] vns_videosoc_csrbank5_dna_id5_r;
wire [7:0] vns_videosoc_csrbank5_dna_id5_w;
wire vns_videosoc_csrbank5_dna_id4_re;
wire [7:0] vns_videosoc_csrbank5_dna_id4_r;
wire [7:0] vns_videosoc_csrbank5_dna_id4_w;
wire vns_videosoc_csrbank5_dna_id3_re;
wire [7:0] vns_videosoc_csrbank5_dna_id3_r;
wire [7:0] vns_videosoc_csrbank5_dna_id3_w;
wire vns_videosoc_csrbank5_dna_id2_re;
wire [7:0] vns_videosoc_csrbank5_dna_id2_r;
wire [7:0] vns_videosoc_csrbank5_dna_id2_w;
wire vns_videosoc_csrbank5_dna_id1_re;
wire [7:0] vns_videosoc_csrbank5_dna_id1_r;
wire [7:0] vns_videosoc_csrbank5_dna_id1_w;
wire vns_videosoc_csrbank5_dna_id0_re;
wire [7:0] vns_videosoc_csrbank5_dna_id0_r;
wire [7:0] vns_videosoc_csrbank5_dna_id0_w;
wire vns_videosoc_csrbank5_git_commit19_re;
wire [7:0] vns_videosoc_csrbank5_git_commit19_r;
wire [7:0] vns_videosoc_csrbank5_git_commit19_w;
wire vns_videosoc_csrbank5_git_commit18_re;
wire [7:0] vns_videosoc_csrbank5_git_commit18_r;
wire [7:0] vns_videosoc_csrbank5_git_commit18_w;
wire vns_videosoc_csrbank5_git_commit17_re;
wire [7:0] vns_videosoc_csrbank5_git_commit17_r;
wire [7:0] vns_videosoc_csrbank5_git_commit17_w;
wire vns_videosoc_csrbank5_git_commit16_re;
wire [7:0] vns_videosoc_csrbank5_git_commit16_r;
wire [7:0] vns_videosoc_csrbank5_git_commit16_w;
wire vns_videosoc_csrbank5_git_commit15_re;
wire [7:0] vns_videosoc_csrbank5_git_commit15_r;
wire [7:0] vns_videosoc_csrbank5_git_commit15_w;
wire vns_videosoc_csrbank5_git_commit14_re;
wire [7:0] vns_videosoc_csrbank5_git_commit14_r;
wire [7:0] vns_videosoc_csrbank5_git_commit14_w;
wire vns_videosoc_csrbank5_git_commit13_re;
wire [7:0] vns_videosoc_csrbank5_git_commit13_r;
wire [7:0] vns_videosoc_csrbank5_git_commit13_w;
wire vns_videosoc_csrbank5_git_commit12_re;
wire [7:0] vns_videosoc_csrbank5_git_commit12_r;
wire [7:0] vns_videosoc_csrbank5_git_commit12_w;
wire vns_videosoc_csrbank5_git_commit11_re;
wire [7:0] vns_videosoc_csrbank5_git_commit11_r;
wire [7:0] vns_videosoc_csrbank5_git_commit11_w;
wire vns_videosoc_csrbank5_git_commit10_re;
wire [7:0] vns_videosoc_csrbank5_git_commit10_r;
wire [7:0] vns_videosoc_csrbank5_git_commit10_w;
wire vns_videosoc_csrbank5_git_commit9_re;
wire [7:0] vns_videosoc_csrbank5_git_commit9_r;
wire [7:0] vns_videosoc_csrbank5_git_commit9_w;
wire vns_videosoc_csrbank5_git_commit8_re;
wire [7:0] vns_videosoc_csrbank5_git_commit8_r;
wire [7:0] vns_videosoc_csrbank5_git_commit8_w;
wire vns_videosoc_csrbank5_git_commit7_re;
wire [7:0] vns_videosoc_csrbank5_git_commit7_r;
wire [7:0] vns_videosoc_csrbank5_git_commit7_w;
wire vns_videosoc_csrbank5_git_commit6_re;
wire [7:0] vns_videosoc_csrbank5_git_commit6_r;
wire [7:0] vns_videosoc_csrbank5_git_commit6_w;
wire vns_videosoc_csrbank5_git_commit5_re;
wire [7:0] vns_videosoc_csrbank5_git_commit5_r;
wire [7:0] vns_videosoc_csrbank5_git_commit5_w;
wire vns_videosoc_csrbank5_git_commit4_re;
wire [7:0] vns_videosoc_csrbank5_git_commit4_r;
wire [7:0] vns_videosoc_csrbank5_git_commit4_w;
wire vns_videosoc_csrbank5_git_commit3_re;
wire [7:0] vns_videosoc_csrbank5_git_commit3_r;
wire [7:0] vns_videosoc_csrbank5_git_commit3_w;
wire vns_videosoc_csrbank5_git_commit2_re;
wire [7:0] vns_videosoc_csrbank5_git_commit2_r;
wire [7:0] vns_videosoc_csrbank5_git_commit2_w;
wire vns_videosoc_csrbank5_git_commit1_re;
wire [7:0] vns_videosoc_csrbank5_git_commit1_r;
wire [7:0] vns_videosoc_csrbank5_git_commit1_w;
wire vns_videosoc_csrbank5_git_commit0_re;
wire [7:0] vns_videosoc_csrbank5_git_commit0_r;
wire [7:0] vns_videosoc_csrbank5_git_commit0_w;
wire vns_videosoc_csrbank5_platform_platform7_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform7_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform7_w;
wire vns_videosoc_csrbank5_platform_platform6_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform6_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform6_w;
wire vns_videosoc_csrbank5_platform_platform5_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform5_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform5_w;
wire vns_videosoc_csrbank5_platform_platform4_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform4_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform4_w;
wire vns_videosoc_csrbank5_platform_platform3_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform3_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform3_w;
wire vns_videosoc_csrbank5_platform_platform2_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform2_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform2_w;
wire vns_videosoc_csrbank5_platform_platform1_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform1_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform1_w;
wire vns_videosoc_csrbank5_platform_platform0_re;
wire [7:0] vns_videosoc_csrbank5_platform_platform0_r;
wire [7:0] vns_videosoc_csrbank5_platform_platform0_w;
wire vns_videosoc_csrbank5_platform_target7_re;
wire [7:0] vns_videosoc_csrbank5_platform_target7_r;
wire [7:0] vns_videosoc_csrbank5_platform_target7_w;
wire vns_videosoc_csrbank5_platform_target6_re;
wire [7:0] vns_videosoc_csrbank5_platform_target6_r;
wire [7:0] vns_videosoc_csrbank5_platform_target6_w;
wire vns_videosoc_csrbank5_platform_target5_re;
wire [7:0] vns_videosoc_csrbank5_platform_target5_r;
wire [7:0] vns_videosoc_csrbank5_platform_target5_w;
wire vns_videosoc_csrbank5_platform_target4_re;
wire [7:0] vns_videosoc_csrbank5_platform_target4_r;
wire [7:0] vns_videosoc_csrbank5_platform_target4_w;
wire vns_videosoc_csrbank5_platform_target3_re;
wire [7:0] vns_videosoc_csrbank5_platform_target3_r;
wire [7:0] vns_videosoc_csrbank5_platform_target3_w;
wire vns_videosoc_csrbank5_platform_target2_re;
wire [7:0] vns_videosoc_csrbank5_platform_target2_r;
wire [7:0] vns_videosoc_csrbank5_platform_target2_w;
wire vns_videosoc_csrbank5_platform_target1_re;
wire [7:0] vns_videosoc_csrbank5_platform_target1_r;
wire [7:0] vns_videosoc_csrbank5_platform_target1_w;
wire vns_videosoc_csrbank5_platform_target0_re;
wire [7:0] vns_videosoc_csrbank5_platform_target0_r;
wire [7:0] vns_videosoc_csrbank5_platform_target0_w;
wire vns_videosoc_csrbank5_sel;
wire [13:0] vns_videosoc_interface6_bank_bus_adr;
wire vns_videosoc_interface6_bank_bus_we;
wire [7:0] vns_videosoc_interface6_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface6_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank6_dfii_control0_re;
wire [3:0] vns_videosoc_csrbank6_dfii_control0_r;
wire [3:0] vns_videosoc_csrbank6_dfii_control0_w;
wire vns_videosoc_csrbank6_dfii_pi0_command0_re;
wire [5:0] vns_videosoc_csrbank6_dfii_pi0_command0_r;
wire [5:0] vns_videosoc_csrbank6_dfii_pi0_command0_w;
wire vns_videosoc_csrbank6_dfii_pi0_address1_re;
wire [4:0] vns_videosoc_csrbank6_dfii_pi0_address1_r;
wire [4:0] vns_videosoc_csrbank6_dfii_pi0_address1_w;
wire vns_videosoc_csrbank6_dfii_pi0_address0_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_address0_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_address0_w;
wire vns_videosoc_csrbank6_dfii_pi0_baddress0_re;
wire [2:0] vns_videosoc_csrbank6_dfii_pi0_baddress0_r;
wire [2:0] vns_videosoc_csrbank6_dfii_pi0_baddress0_w;
wire vns_videosoc_csrbank6_dfii_pi0_wrdata3_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata3_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata3_w;
wire vns_videosoc_csrbank6_dfii_pi0_wrdata2_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata2_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata2_w;
wire vns_videosoc_csrbank6_dfii_pi0_wrdata1_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata1_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata1_w;
wire vns_videosoc_csrbank6_dfii_pi0_wrdata0_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata0_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_wrdata0_w;
wire vns_videosoc_csrbank6_dfii_pi0_rddata3_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata3_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata3_w;
wire vns_videosoc_csrbank6_dfii_pi0_rddata2_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata2_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata2_w;
wire vns_videosoc_csrbank6_dfii_pi0_rddata1_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata1_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata1_w;
wire vns_videosoc_csrbank6_dfii_pi0_rddata0_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata0_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi0_rddata0_w;
wire vns_videosoc_csrbank6_dfii_pi1_command0_re;
wire [5:0] vns_videosoc_csrbank6_dfii_pi1_command0_r;
wire [5:0] vns_videosoc_csrbank6_dfii_pi1_command0_w;
wire vns_videosoc_csrbank6_dfii_pi1_address1_re;
wire [4:0] vns_videosoc_csrbank6_dfii_pi1_address1_r;
wire [4:0] vns_videosoc_csrbank6_dfii_pi1_address1_w;
wire vns_videosoc_csrbank6_dfii_pi1_address0_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_address0_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_address0_w;
wire vns_videosoc_csrbank6_dfii_pi1_baddress0_re;
wire [2:0] vns_videosoc_csrbank6_dfii_pi1_baddress0_r;
wire [2:0] vns_videosoc_csrbank6_dfii_pi1_baddress0_w;
wire vns_videosoc_csrbank6_dfii_pi1_wrdata3_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata3_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata3_w;
wire vns_videosoc_csrbank6_dfii_pi1_wrdata2_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata2_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata2_w;
wire vns_videosoc_csrbank6_dfii_pi1_wrdata1_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata1_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata1_w;
wire vns_videosoc_csrbank6_dfii_pi1_wrdata0_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata0_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_wrdata0_w;
wire vns_videosoc_csrbank6_dfii_pi1_rddata3_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata3_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata3_w;
wire vns_videosoc_csrbank6_dfii_pi1_rddata2_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata2_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata2_w;
wire vns_videosoc_csrbank6_dfii_pi1_rddata1_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata1_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata1_w;
wire vns_videosoc_csrbank6_dfii_pi1_rddata0_re;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata0_r;
wire [7:0] vns_videosoc_csrbank6_dfii_pi1_rddata0_w;
wire vns_videosoc_csrbank6_controller_bandwidth_nreads2_re;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nreads2_r;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nreads2_w;
wire vns_videosoc_csrbank6_controller_bandwidth_nreads1_re;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nreads1_r;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nreads1_w;
wire vns_videosoc_csrbank6_controller_bandwidth_nreads0_re;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nreads0_r;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nreads0_w;
wire vns_videosoc_csrbank6_controller_bandwidth_nwrites2_re;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nwrites2_r;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nwrites2_w;
wire vns_videosoc_csrbank6_controller_bandwidth_nwrites1_re;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nwrites1_r;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nwrites1_w;
wire vns_videosoc_csrbank6_controller_bandwidth_nwrites0_re;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nwrites0_r;
wire [7:0] vns_videosoc_csrbank6_controller_bandwidth_nwrites0_w;
wire vns_videosoc_csrbank6_controller_bandwidth_data_width_re;
wire [6:0] vns_videosoc_csrbank6_controller_bandwidth_data_width_r;
wire [6:0] vns_videosoc_csrbank6_controller_bandwidth_data_width_w;
wire vns_videosoc_csrbank6_sel;
wire [13:0] vns_videosoc_interface7_bank_bus_adr;
wire vns_videosoc_interface7_bank_bus_we;
wire [7:0] vns_videosoc_interface7_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface7_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank7_bitbang0_re;
wire [3:0] vns_videosoc_csrbank7_bitbang0_r;
wire [3:0] vns_videosoc_csrbank7_bitbang0_w;
wire vns_videosoc_csrbank7_miso_re;
wire vns_videosoc_csrbank7_miso_r;
wire vns_videosoc_csrbank7_miso_w;
wire vns_videosoc_csrbank7_bitbang_en0_re;
wire vns_videosoc_csrbank7_bitbang_en0_r;
wire vns_videosoc_csrbank7_bitbang_en0_w;
wire vns_videosoc_csrbank7_sel;
wire [13:0] vns_videosoc_interface8_bank_bus_adr;
wire vns_videosoc_interface8_bank_bus_we;
wire [7:0] vns_videosoc_interface8_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface8_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank8_load3_re;
wire [7:0] vns_videosoc_csrbank8_load3_r;
wire [7:0] vns_videosoc_csrbank8_load3_w;
wire vns_videosoc_csrbank8_load2_re;
wire [7:0] vns_videosoc_csrbank8_load2_r;
wire [7:0] vns_videosoc_csrbank8_load2_w;
wire vns_videosoc_csrbank8_load1_re;
wire [7:0] vns_videosoc_csrbank8_load1_r;
wire [7:0] vns_videosoc_csrbank8_load1_w;
wire vns_videosoc_csrbank8_load0_re;
wire [7:0] vns_videosoc_csrbank8_load0_r;
wire [7:0] vns_videosoc_csrbank8_load0_w;
wire vns_videosoc_csrbank8_reload3_re;
wire [7:0] vns_videosoc_csrbank8_reload3_r;
wire [7:0] vns_videosoc_csrbank8_reload3_w;
wire vns_videosoc_csrbank8_reload2_re;
wire [7:0] vns_videosoc_csrbank8_reload2_r;
wire [7:0] vns_videosoc_csrbank8_reload2_w;
wire vns_videosoc_csrbank8_reload1_re;
wire [7:0] vns_videosoc_csrbank8_reload1_r;
wire [7:0] vns_videosoc_csrbank8_reload1_w;
wire vns_videosoc_csrbank8_reload0_re;
wire [7:0] vns_videosoc_csrbank8_reload0_r;
wire [7:0] vns_videosoc_csrbank8_reload0_w;
wire vns_videosoc_csrbank8_en0_re;
wire vns_videosoc_csrbank8_en0_r;
wire vns_videosoc_csrbank8_en0_w;
wire vns_videosoc_csrbank8_value3_re;
wire [7:0] vns_videosoc_csrbank8_value3_r;
wire [7:0] vns_videosoc_csrbank8_value3_w;
wire vns_videosoc_csrbank8_value2_re;
wire [7:0] vns_videosoc_csrbank8_value2_r;
wire [7:0] vns_videosoc_csrbank8_value2_w;
wire vns_videosoc_csrbank8_value1_re;
wire [7:0] vns_videosoc_csrbank8_value1_r;
wire [7:0] vns_videosoc_csrbank8_value1_w;
wire vns_videosoc_csrbank8_value0_re;
wire [7:0] vns_videosoc_csrbank8_value0_r;
wire [7:0] vns_videosoc_csrbank8_value0_w;
wire vns_videosoc_csrbank8_ev_enable0_re;
wire vns_videosoc_csrbank8_ev_enable0_r;
wire vns_videosoc_csrbank8_ev_enable0_w;
wire vns_videosoc_csrbank8_sel;
wire [13:0] vns_videosoc_interface9_bank_bus_adr;
wire vns_videosoc_interface9_bank_bus_we;
wire [7:0] vns_videosoc_interface9_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface9_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank9_txfull_re;
wire vns_videosoc_csrbank9_txfull_r;
wire vns_videosoc_csrbank9_txfull_w;
wire vns_videosoc_csrbank9_rxempty_re;
wire vns_videosoc_csrbank9_rxempty_r;
wire vns_videosoc_csrbank9_rxempty_w;
wire vns_videosoc_csrbank9_ev_enable0_re;
wire [1:0] vns_videosoc_csrbank9_ev_enable0_r;
wire [1:0] vns_videosoc_csrbank9_ev_enable0_w;
wire vns_videosoc_csrbank9_sel;
wire [13:0] vns_videosoc_interface10_bank_bus_adr;
wire vns_videosoc_interface10_bank_bus_we;
wire [7:0] vns_videosoc_interface10_bank_bus_dat_w;
reg [7:0] vns_videosoc_interface10_bank_bus_dat_r = 8'd0;
wire vns_videosoc_csrbank10_tuning_word3_re;
wire [7:0] vns_videosoc_csrbank10_tuning_word3_r;
wire [7:0] vns_videosoc_csrbank10_tuning_word3_w;
wire vns_videosoc_csrbank10_tuning_word2_re;
wire [7:0] vns_videosoc_csrbank10_tuning_word2_r;
wire [7:0] vns_videosoc_csrbank10_tuning_word2_w;
wire vns_videosoc_csrbank10_tuning_word1_re;
wire [7:0] vns_videosoc_csrbank10_tuning_word1_r;
wire [7:0] vns_videosoc_csrbank10_tuning_word1_w;
wire vns_videosoc_csrbank10_tuning_word0_re;
wire [7:0] vns_videosoc_csrbank10_tuning_word0_r;
wire [7:0] vns_videosoc_csrbank10_tuning_word0_w;
wire vns_videosoc_csrbank10_sel;
wire [13:0] vns_videosoc_adr;
wire vns_videosoc_we;
wire [7:0] vns_videosoc_dat_w;
wire [7:0] vns_videosoc_dat_r;
wire [15:0] vns_slice_proxy0;
wire [15:0] vns_slice_proxy1;
wire [15:0] vns_slice_proxy2;
wire [15:0] vns_slice_proxy3;
wire [15:0] vns_slice_proxy4;
wire [15:0] vns_slice_proxy5;
wire [15:0] vns_slice_proxy6;
wire [15:0] vns_slice_proxy7;
wire [15:0] vns_slice_proxy8;
wire [15:0] vns_slice_proxy9;
wire [15:0] vns_slice_proxy10;
wire [15:0] vns_slice_proxy11;
wire [15:0] vns_slice_proxy12;
wire [15:0] vns_slice_proxy13;
wire [15:0] vns_slice_proxy14;
wire [15:0] vns_slice_proxy15;
wire [15:0] vns_slice_proxy16;
wire [15:0] vns_slice_proxy17;
wire [15:0] vns_slice_proxy18;
wire [15:0] vns_slice_proxy19;
wire [15:0] vns_slice_proxy20;
wire [15:0] vns_slice_proxy21;
wire [15:0] vns_slice_proxy22;
wire [15:0] vns_slice_proxy23;
wire [15:0] vns_slice_proxy24;
wire [15:0] vns_slice_proxy25;
wire [15:0] vns_slice_proxy26;
wire [15:0] vns_slice_proxy27;
wire [15:0] vns_slice_proxy28;
wire [15:0] vns_slice_proxy29;
wire [15:0] vns_slice_proxy30;
wire [15:0] vns_slice_proxy31;
wire [15:0] vns_slice_proxy32;
wire [15:0] vns_slice_proxy33;
wire [15:0] vns_slice_proxy34;
wire [15:0] vns_slice_proxy35;
wire [15:0] vns_slice_proxy36;
wire [15:0] vns_slice_proxy37;
wire [15:0] vns_slice_proxy38;
wire [15:0] vns_slice_proxy39;
wire [15:0] vns_slice_proxy40;
wire [15:0] vns_slice_proxy41;
wire [15:0] vns_slice_proxy42;
wire [15:0] vns_slice_proxy43;
wire [15:0] vns_slice_proxy44;
wire [15:0] vns_slice_proxy45;
wire [15:0] vns_slice_proxy46;
wire [15:0] vns_slice_proxy47;
wire [15:0] vns_slice_proxy48;
wire [15:0] vns_slice_proxy49;
wire [15:0] vns_slice_proxy50;
wire [15:0] vns_slice_proxy51;
wire [15:0] vns_slice_proxy52;
wire [15:0] vns_slice_proxy53;
wire [15:0] vns_slice_proxy54;
wire [15:0] vns_slice_proxy55;
wire [15:0] vns_slice_proxy56;
wire [15:0] vns_slice_proxy57;
wire [15:0] vns_slice_proxy58;
wire [15:0] vns_slice_proxy59;
wire [15:0] vns_slice_proxy60;
wire [15:0] vns_slice_proxy61;
wire [15:0] vns_slice_proxy62;
wire [15:0] vns_slice_proxy63;
wire [1:0] vns_slice_proxy64;
wire [1:0] vns_slice_proxy65;
wire [1:0] vns_slice_proxy66;
wire [1:0] vns_slice_proxy67;
wire [1:0] vns_slice_proxy68;
wire [1:0] vns_slice_proxy69;
wire [1:0] vns_slice_proxy70;
wire [1:0] vns_slice_proxy71;
reg vns_comb_rhs_array_muxed0 = 1'd0;
reg [12:0] vns_comb_rhs_array_muxed1 = 13'd0;
reg [2:0] vns_comb_rhs_array_muxed2 = 3'd0;
reg vns_comb_rhs_array_muxed3 = 1'd0;
reg vns_comb_rhs_array_muxed4 = 1'd0;
reg vns_comb_rhs_array_muxed5 = 1'd0;
reg vns_comb_t_array_muxed0 = 1'd0;
reg vns_comb_t_array_muxed1 = 1'd0;
reg vns_comb_t_array_muxed2 = 1'd0;
reg vns_comb_rhs_array_muxed6 = 1'd0;
reg [12:0] vns_comb_rhs_array_muxed7 = 13'd0;
reg [2:0] vns_comb_rhs_array_muxed8 = 3'd0;
reg vns_comb_rhs_array_muxed9 = 1'd0;
reg vns_comb_rhs_array_muxed10 = 1'd0;
reg vns_comb_rhs_array_muxed11 = 1'd0;
reg vns_comb_t_array_muxed3 = 1'd0;
reg vns_comb_t_array_muxed4 = 1'd0;
reg vns_comb_t_array_muxed5 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed12 = 21'd0;
reg vns_comb_rhs_array_muxed13 = 1'd0;
reg vns_comb_rhs_array_muxed14 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed15 = 21'd0;
reg vns_comb_rhs_array_muxed16 = 1'd0;
reg vns_comb_rhs_array_muxed17 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed18 = 21'd0;
reg vns_comb_rhs_array_muxed19 = 1'd0;
reg vns_comb_rhs_array_muxed20 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed21 = 21'd0;
reg vns_comb_rhs_array_muxed22 = 1'd0;
reg vns_comb_rhs_array_muxed23 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed24 = 21'd0;
reg vns_comb_rhs_array_muxed25 = 1'd0;
reg vns_comb_rhs_array_muxed26 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed27 = 21'd0;
reg vns_comb_rhs_array_muxed28 = 1'd0;
reg vns_comb_rhs_array_muxed29 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed30 = 21'd0;
reg vns_comb_rhs_array_muxed31 = 1'd0;
reg vns_comb_rhs_array_muxed32 = 1'd0;
reg [20:0] vns_comb_rhs_array_muxed33 = 21'd0;
reg vns_comb_rhs_array_muxed34 = 1'd0;
reg vns_comb_rhs_array_muxed35 = 1'd0;
reg [23:0] vns_comb_rhs_array_muxed36 = 24'd0;
reg vns_comb_rhs_array_muxed37 = 1'd0;
reg [23:0] vns_comb_rhs_array_muxed38 = 24'd0;
reg vns_comb_rhs_array_muxed39 = 1'd0;
reg [29:0] vns_comb_rhs_array_muxed40 = 30'd0;
reg [31:0] vns_comb_rhs_array_muxed41 = 32'd0;
reg [3:0] vns_comb_rhs_array_muxed42 = 4'd0;
reg vns_comb_rhs_array_muxed43 = 1'd0;
reg vns_comb_rhs_array_muxed44 = 1'd0;
reg vns_comb_rhs_array_muxed45 = 1'd0;
reg [2:0] vns_comb_rhs_array_muxed46 = 3'd0;
reg [1:0] vns_comb_rhs_array_muxed47 = 2'd0;
reg [29:0] vns_comb_rhs_array_muxed48 = 30'd0;
reg [31:0] vns_comb_rhs_array_muxed49 = 32'd0;
reg [3:0] vns_comb_rhs_array_muxed50 = 4'd0;
reg vns_comb_rhs_array_muxed51 = 1'd0;
reg vns_comb_rhs_array_muxed52 = 1'd0;
reg vns_comb_rhs_array_muxed53 = 1'd0;
reg [2:0] vns_comb_rhs_array_muxed54 = 3'd0;
reg [1:0] vns_comb_rhs_array_muxed55 = 2'd0;
reg [9:0] vns_sync_f_array_muxed0 = 10'd0;
reg [9:0] vns_sync_f_array_muxed1 = 10'd0;
reg [9:0] vns_sync_f_array_muxed2 = 10'd0;
reg [9:0] vns_sync_f_array_muxed3 = 10'd0;
reg [9:0] vns_sync_f_array_muxed4 = 10'd0;
reg [9:0] vns_sync_f_array_muxed5 = 10'd0;
reg [12:0] vns_sync_rhs_array_muxed0 = 13'd0;
reg [2:0] vns_sync_rhs_array_muxed1 = 3'd0;
reg vns_sync_rhs_array_muxed2 = 1'd0;
reg vns_sync_rhs_array_muxed3 = 1'd0;
reg vns_sync_rhs_array_muxed4 = 1'd0;
reg vns_sync_rhs_array_muxed5 = 1'd0;
reg vns_sync_rhs_array_muxed6 = 1'd0;
reg [2:0] vns_sync_rhs_array_muxed7 = 3'd0;
reg [12:0] vns_sync_rhs_array_muxed8 = 13'd0;
reg vns_sync_rhs_array_muxed9 = 1'd0;
reg vns_sync_rhs_array_muxed10 = 1'd0;
reg vns_sync_rhs_array_muxed11 = 1'd0;
reg vns_sync_rhs_array_muxed12 = 1'd0;
reg vns_sync_rhs_array_muxed13 = 1'd0;
reg [2:0] vns_sync_rhs_array_muxed14 = 3'd0;
reg [12:0] vns_sync_rhs_array_muxed15 = 13'd0;
reg vns_sync_rhs_array_muxed16 = 1'd0;
reg vns_sync_rhs_array_muxed17 = 1'd0;
reg vns_sync_rhs_array_muxed18 = 1'd0;
reg vns_sync_rhs_array_muxed19 = 1'd0;
reg vns_sync_rhs_array_muxed20 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl0_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl0_regs1 = 1'd0;
wire vns_xilinxasyncresetsynchronizerimpl0;
wire vns_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire vns_xilinxasyncresetsynchronizerimpl1;
wire vns_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire vns_xilinxasyncresetsynchronizerimpl2;
wire vns_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire vns_xilinxasyncresetsynchronizerimpl3_rst_meta;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl1_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl1_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl2_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl2_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl3_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl3_regs1 = 1'd0;
wire vns_xilinxasyncresetsynchronizerimpl4;
wire vns_xilinxasyncresetsynchronizerimpl4_rst_meta;
wire vns_xilinxasyncresetsynchronizerimpl5;
wire vns_xilinxasyncresetsynchronizerimpl5_rst_meta;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl4_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl4_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl5_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl5_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl6_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl6_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl7_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl7_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl8_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl8_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl9_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl9_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl10_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl10_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl11_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl11_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl12_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl12_regs1 = 2'd0;
wire vns_xilinxmultiregimpl12;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl13_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl13_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl14_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl14_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl15_regs0 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl15_regs1 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl16_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl16_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl17_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl17_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl18_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl18_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl19_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl19_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl20_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl20_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl21_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl21_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl22_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl22_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl23_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl23_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl24_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl24_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl25_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl25_regs1 = 2'd0;
wire vns_xilinxmultiregimpl25;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl26_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl26_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl27_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl27_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl28_regs0 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl28_regs1 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl29_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl29_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl30_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl30_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl31_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl31_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl32_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl32_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl33_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl33_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl34_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl34_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl35_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl35_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl36_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl36_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl37_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl37_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl38_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl38_regs1 = 2'd0;
wire vns_xilinxmultiregimpl38;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl39_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl39_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl40_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl40_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl41_regs0 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl41_regs1 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl42_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl42_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl43_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl43_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl44_regs0 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl44_regs1 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl45_regs0 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl45_regs1 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl46_regs0 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl46_regs1 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl47_regs0 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl47_regs1 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl48_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl48_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl49_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl49_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl50_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl50_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl51_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl51_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl52_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl52_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl53_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl53_regs1 = 1'd0;
wire vns_xilinxasyncresetsynchronizerimpl6;
wire vns_xilinxasyncresetsynchronizerimpl6_rst_meta;
wire vns_xilinxasyncresetsynchronizerimpl7;
wire vns_xilinxasyncresetsynchronizerimpl7_rst_meta;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl54_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl54_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl55_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl55_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl56_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl56_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl57_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl57_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl58_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl58_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl59_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl59_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl60_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl60_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl61_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl61_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl62_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl62_regs1 = 2'd0;
wire vns_xilinxmultiregimpl62;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl63_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl63_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl64_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl64_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl65_regs0 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl65_regs1 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl66_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl66_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl67_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl67_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl68_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl68_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl69_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl69_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl70_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl70_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl71_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl71_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl72_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl72_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl73_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl73_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl74_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl74_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl75_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl75_regs1 = 2'd0;
wire vns_xilinxmultiregimpl75;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl76_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl76_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl77_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl77_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl78_regs0 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl78_regs1 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl79_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl79_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl80_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl80_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl81_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl81_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl82_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl82_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl83_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl83_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl84_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl84_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl85_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl85_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl86_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl86_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl87_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl87_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl88_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl88_regs1 = 2'd0;
wire vns_xilinxmultiregimpl88;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl89_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl89_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl90_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl90_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl91_regs0 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [3:0] vns_xilinxmultiregimpl91_regs1 = 4'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl92_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl92_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl93_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl93_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl94_regs0 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl94_regs1 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl95_regs0 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [10:0] vns_xilinxmultiregimpl95_regs1 = 11'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl96_regs0 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl96_regs1 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl97_regs0 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [9:0] vns_xilinxmultiregimpl97_regs1 = 10'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl98_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl98_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl99_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl99_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl100_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl100_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl101_regs0 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl101_regs1 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl102_regs0 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl102_regs1 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl103_regs0 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl103_regs1 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl104_regs0 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl104_regs1 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl105_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl105_regs1 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl106_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl106_regs1 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl107_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl107_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl108_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl108_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl109_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl109_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl110_regs0 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl110_regs1 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl111_regs0 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [2:0] vns_xilinxmultiregimpl111_regs1 = 3'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl112_regs0 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl112_regs1 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl113_regs0 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [4:0] vns_xilinxmultiregimpl113_regs1 = 5'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl114_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl114_regs1 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl115_regs0 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg [1:0] vns_xilinxmultiregimpl115_regs1 = 2'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl116_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl116_regs1 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl117_regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg vns_xilinxmultiregimpl117_regs1 = 1'd0;

assign soc_videosoc_lm32_reset = soc_videosoc_ctrl_reset;
assign soc_ddrphy_clk4x_wr_strb = soc_crg_clk4x_wr_strb;
assign soc_ddrphy_clk4x_rd_strb = soc_crg_clk4x_rd_strb;
assign soc_videosoc_ctrl_bus_error = vns_videosoc_error;
always @(*) begin
	soc_videosoc_lm32_interrupt <= 32'd0;
	soc_videosoc_lm32_interrupt[2] <= soc_hdmi_in0_dma_slot_array_irq;
	soc_videosoc_lm32_interrupt[3] <= soc_hdmi_in1_dma_slot_array_irq;
	soc_videosoc_lm32_interrupt[1] <= soc_videosoc_timer0_irq;
	soc_videosoc_lm32_interrupt[0] <= soc_videosoc_uart_irq;
end
assign soc_videosoc_ctrl_reset = soc_videosoc_ctrl_reset_reset_re;
assign soc_videosoc_ctrl_bus_errors_status = soc_videosoc_ctrl_bus_errors;
assign soc_videosoc_lm32_ibus_adr = soc_videosoc_lm32_i_adr_o[31:2];
assign soc_videosoc_lm32_dbus_adr = soc_videosoc_lm32_d_adr_o[31:2];
assign soc_videosoc_rom_adr = soc_videosoc_rom_bus_adr[12:0];
assign soc_videosoc_rom_bus_dat_r = soc_videosoc_rom_dat_r;
always @(*) begin
	soc_videosoc_sram_we <= 4'd0;
	soc_videosoc_sram_we[0] <= (((soc_videosoc_sram_bus_cyc & soc_videosoc_sram_bus_stb) & soc_videosoc_sram_bus_we) & soc_videosoc_sram_bus_sel[0]);
	soc_videosoc_sram_we[1] <= (((soc_videosoc_sram_bus_cyc & soc_videosoc_sram_bus_stb) & soc_videosoc_sram_bus_we) & soc_videosoc_sram_bus_sel[1]);
	soc_videosoc_sram_we[2] <= (((soc_videosoc_sram_bus_cyc & soc_videosoc_sram_bus_stb) & soc_videosoc_sram_bus_we) & soc_videosoc_sram_bus_sel[2]);
	soc_videosoc_sram_we[3] <= (((soc_videosoc_sram_bus_cyc & soc_videosoc_sram_bus_stb) & soc_videosoc_sram_bus_we) & soc_videosoc_sram_bus_sel[3]);
end
assign soc_videosoc_sram_adr = soc_videosoc_sram_bus_adr[12:0];
assign soc_videosoc_sram_bus_dat_r = soc_videosoc_sram_dat_r;
assign soc_videosoc_sram_dat_w = soc_videosoc_sram_bus_dat_w;
assign soc_videosoc_uart_tx_fifo_sink_valid = soc_videosoc_uart_rxtx_re;
assign soc_videosoc_uart_tx_fifo_sink_payload_data = soc_videosoc_uart_rxtx_r;
assign soc_videosoc_uart_txfull_status = (~soc_videosoc_uart_tx_fifo_sink_ready);
assign soc_videosoc_uart_phy_sink_valid = soc_videosoc_uart_tx_fifo_source_valid;
assign soc_videosoc_uart_tx_fifo_source_ready = soc_videosoc_uart_phy_sink_ready;
assign soc_videosoc_uart_phy_sink_first = soc_videosoc_uart_tx_fifo_source_first;
assign soc_videosoc_uart_phy_sink_last = soc_videosoc_uart_tx_fifo_source_last;
assign soc_videosoc_uart_phy_sink_payload_data = soc_videosoc_uart_tx_fifo_source_payload_data;
assign soc_videosoc_uart_tx_trigger = (~soc_videosoc_uart_tx_fifo_sink_ready);
assign soc_videosoc_uart_rx_fifo_sink_valid = soc_videosoc_uart_phy_source_valid;
assign soc_videosoc_uart_phy_source_ready = soc_videosoc_uart_rx_fifo_sink_ready;
assign soc_videosoc_uart_rx_fifo_sink_first = soc_videosoc_uart_phy_source_first;
assign soc_videosoc_uart_rx_fifo_sink_last = soc_videosoc_uart_phy_source_last;
assign soc_videosoc_uart_rx_fifo_sink_payload_data = soc_videosoc_uart_phy_source_payload_data;
assign soc_videosoc_uart_rxempty_status = (~soc_videosoc_uart_rx_fifo_source_valid);
assign soc_videosoc_uart_rxtx_w = soc_videosoc_uart_rx_fifo_source_payload_data;
assign soc_videosoc_uart_rx_fifo_source_ready = soc_videosoc_uart_rx_clear;
assign soc_videosoc_uart_rx_trigger = (~soc_videosoc_uart_rx_fifo_source_valid);
always @(*) begin
	soc_videosoc_uart_tx_clear <= 1'd0;
	if ((soc_videosoc_uart_eventmanager_pending_re & soc_videosoc_uart_eventmanager_pending_r[0])) begin
		soc_videosoc_uart_tx_clear <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_uart_eventmanager_status_w <= 2'd0;
	soc_videosoc_uart_eventmanager_status_w[0] <= soc_videosoc_uart_tx_status;
	soc_videosoc_uart_eventmanager_status_w[1] <= soc_videosoc_uart_rx_status;
end
always @(*) begin
	soc_videosoc_uart_rx_clear <= 1'd0;
	if ((soc_videosoc_uart_eventmanager_pending_re & soc_videosoc_uart_eventmanager_pending_r[1])) begin
		soc_videosoc_uart_rx_clear <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_uart_eventmanager_pending_w <= 2'd0;
	soc_videosoc_uart_eventmanager_pending_w[0] <= soc_videosoc_uart_tx_pending;
	soc_videosoc_uart_eventmanager_pending_w[1] <= soc_videosoc_uart_rx_pending;
end
assign soc_videosoc_uart_irq = ((soc_videosoc_uart_eventmanager_pending_w[0] & soc_videosoc_uart_eventmanager_storage[0]) | (soc_videosoc_uart_eventmanager_pending_w[1] & soc_videosoc_uart_eventmanager_storage[1]));
assign soc_videosoc_uart_tx_status = soc_videosoc_uart_tx_trigger;
assign soc_videosoc_uart_rx_status = soc_videosoc_uart_rx_trigger;
assign soc_videosoc_uart_tx_fifo_syncfifo_din = {soc_videosoc_uart_tx_fifo_fifo_in_last, soc_videosoc_uart_tx_fifo_fifo_in_first, soc_videosoc_uart_tx_fifo_fifo_in_payload_data};
assign {soc_videosoc_uart_tx_fifo_fifo_out_last, soc_videosoc_uart_tx_fifo_fifo_out_first, soc_videosoc_uart_tx_fifo_fifo_out_payload_data} = soc_videosoc_uart_tx_fifo_syncfifo_dout;
assign soc_videosoc_uart_tx_fifo_sink_ready = soc_videosoc_uart_tx_fifo_syncfifo_writable;
assign soc_videosoc_uart_tx_fifo_syncfifo_we = soc_videosoc_uart_tx_fifo_sink_valid;
assign soc_videosoc_uart_tx_fifo_fifo_in_first = soc_videosoc_uart_tx_fifo_sink_first;
assign soc_videosoc_uart_tx_fifo_fifo_in_last = soc_videosoc_uart_tx_fifo_sink_last;
assign soc_videosoc_uart_tx_fifo_fifo_in_payload_data = soc_videosoc_uart_tx_fifo_sink_payload_data;
assign soc_videosoc_uart_tx_fifo_source_valid = soc_videosoc_uart_tx_fifo_readable;
assign soc_videosoc_uart_tx_fifo_source_first = soc_videosoc_uart_tx_fifo_fifo_out_first;
assign soc_videosoc_uart_tx_fifo_source_last = soc_videosoc_uart_tx_fifo_fifo_out_last;
assign soc_videosoc_uart_tx_fifo_source_payload_data = soc_videosoc_uart_tx_fifo_fifo_out_payload_data;
assign soc_videosoc_uart_tx_fifo_re = soc_videosoc_uart_tx_fifo_source_ready;
assign soc_videosoc_uart_tx_fifo_syncfifo_re = (soc_videosoc_uart_tx_fifo_syncfifo_readable & ((~soc_videosoc_uart_tx_fifo_readable) | soc_videosoc_uart_tx_fifo_re));
assign soc_videosoc_uart_tx_fifo_level1 = (soc_videosoc_uart_tx_fifo_level0 + soc_videosoc_uart_tx_fifo_readable);
always @(*) begin
	soc_videosoc_uart_tx_fifo_wrport_adr <= 4'd0;
	if (soc_videosoc_uart_tx_fifo_replace) begin
		soc_videosoc_uart_tx_fifo_wrport_adr <= (soc_videosoc_uart_tx_fifo_produce - 1'd1);
	end else begin
		soc_videosoc_uart_tx_fifo_wrport_adr <= soc_videosoc_uart_tx_fifo_produce;
	end
end
assign soc_videosoc_uart_tx_fifo_wrport_dat_w = soc_videosoc_uart_tx_fifo_syncfifo_din;
assign soc_videosoc_uart_tx_fifo_wrport_we = (soc_videosoc_uart_tx_fifo_syncfifo_we & (soc_videosoc_uart_tx_fifo_syncfifo_writable | soc_videosoc_uart_tx_fifo_replace));
assign soc_videosoc_uart_tx_fifo_do_read = (soc_videosoc_uart_tx_fifo_syncfifo_readable & soc_videosoc_uart_tx_fifo_syncfifo_re);
assign soc_videosoc_uart_tx_fifo_rdport_adr = soc_videosoc_uart_tx_fifo_consume;
assign soc_videosoc_uart_tx_fifo_syncfifo_dout = soc_videosoc_uart_tx_fifo_rdport_dat_r;
assign soc_videosoc_uart_tx_fifo_rdport_re = soc_videosoc_uart_tx_fifo_do_read;
assign soc_videosoc_uart_tx_fifo_syncfifo_writable = (soc_videosoc_uart_tx_fifo_level0 != 5'd16);
assign soc_videosoc_uart_tx_fifo_syncfifo_readable = (soc_videosoc_uart_tx_fifo_level0 != 1'd0);
assign soc_videosoc_uart_rx_fifo_syncfifo_din = {soc_videosoc_uart_rx_fifo_fifo_in_last, soc_videosoc_uart_rx_fifo_fifo_in_first, soc_videosoc_uart_rx_fifo_fifo_in_payload_data};
assign {soc_videosoc_uart_rx_fifo_fifo_out_last, soc_videosoc_uart_rx_fifo_fifo_out_first, soc_videosoc_uart_rx_fifo_fifo_out_payload_data} = soc_videosoc_uart_rx_fifo_syncfifo_dout;
assign soc_videosoc_uart_rx_fifo_sink_ready = soc_videosoc_uart_rx_fifo_syncfifo_writable;
assign soc_videosoc_uart_rx_fifo_syncfifo_we = soc_videosoc_uart_rx_fifo_sink_valid;
assign soc_videosoc_uart_rx_fifo_fifo_in_first = soc_videosoc_uart_rx_fifo_sink_first;
assign soc_videosoc_uart_rx_fifo_fifo_in_last = soc_videosoc_uart_rx_fifo_sink_last;
assign soc_videosoc_uart_rx_fifo_fifo_in_payload_data = soc_videosoc_uart_rx_fifo_sink_payload_data;
assign soc_videosoc_uart_rx_fifo_source_valid = soc_videosoc_uart_rx_fifo_readable;
assign soc_videosoc_uart_rx_fifo_source_first = soc_videosoc_uart_rx_fifo_fifo_out_first;
assign soc_videosoc_uart_rx_fifo_source_last = soc_videosoc_uart_rx_fifo_fifo_out_last;
assign soc_videosoc_uart_rx_fifo_source_payload_data = soc_videosoc_uart_rx_fifo_fifo_out_payload_data;
assign soc_videosoc_uart_rx_fifo_re = soc_videosoc_uart_rx_fifo_source_ready;
assign soc_videosoc_uart_rx_fifo_syncfifo_re = (soc_videosoc_uart_rx_fifo_syncfifo_readable & ((~soc_videosoc_uart_rx_fifo_readable) | soc_videosoc_uart_rx_fifo_re));
assign soc_videosoc_uart_rx_fifo_level1 = (soc_videosoc_uart_rx_fifo_level0 + soc_videosoc_uart_rx_fifo_readable);
always @(*) begin
	soc_videosoc_uart_rx_fifo_wrport_adr <= 4'd0;
	if (soc_videosoc_uart_rx_fifo_replace) begin
		soc_videosoc_uart_rx_fifo_wrport_adr <= (soc_videosoc_uart_rx_fifo_produce - 1'd1);
	end else begin
		soc_videosoc_uart_rx_fifo_wrport_adr <= soc_videosoc_uart_rx_fifo_produce;
	end
end
assign soc_videosoc_uart_rx_fifo_wrport_dat_w = soc_videosoc_uart_rx_fifo_syncfifo_din;
assign soc_videosoc_uart_rx_fifo_wrport_we = (soc_videosoc_uart_rx_fifo_syncfifo_we & (soc_videosoc_uart_rx_fifo_syncfifo_writable | soc_videosoc_uart_rx_fifo_replace));
assign soc_videosoc_uart_rx_fifo_do_read = (soc_videosoc_uart_rx_fifo_syncfifo_readable & soc_videosoc_uart_rx_fifo_syncfifo_re);
assign soc_videosoc_uart_rx_fifo_rdport_adr = soc_videosoc_uart_rx_fifo_consume;
assign soc_videosoc_uart_rx_fifo_syncfifo_dout = soc_videosoc_uart_rx_fifo_rdport_dat_r;
assign soc_videosoc_uart_rx_fifo_rdport_re = soc_videosoc_uart_rx_fifo_do_read;
assign soc_videosoc_uart_rx_fifo_syncfifo_writable = (soc_videosoc_uart_rx_fifo_level0 != 5'd16);
assign soc_videosoc_uart_rx_fifo_syncfifo_readable = (soc_videosoc_uart_rx_fifo_level0 != 1'd0);
assign soc_videosoc_timer0_zero_trigger = (soc_videosoc_timer0_value != 1'd0);
assign soc_videosoc_timer0_eventmanager_status_w = soc_videosoc_timer0_zero_status;
always @(*) begin
	soc_videosoc_timer0_zero_clear <= 1'd0;
	if ((soc_videosoc_timer0_eventmanager_pending_re & soc_videosoc_timer0_eventmanager_pending_r)) begin
		soc_videosoc_timer0_zero_clear <= 1'd1;
	end
end
assign soc_videosoc_timer0_eventmanager_pending_w = soc_videosoc_timer0_zero_pending;
assign soc_videosoc_timer0_irq = (soc_videosoc_timer0_eventmanager_pending_w & soc_videosoc_timer0_eventmanager_storage);
assign soc_videosoc_timer0_zero_status = soc_videosoc_timer0_zero_trigger;
assign por_clk = sys_clk;
assign sdram_full_rd_clk = sdram_full_wr_clk;
assign soc_crg_clk4x_rd_strb = soc_crg_clk4x_wr_strb;
assign soc_git_status = 160'd1146858230780903107795866703024365589360302685726;
assign soc_platform_status = 63'd7022356987853668352;
assign soc_target_status = 63'd8532461355846860800;
assign soc_spiflash_bus_dat_r = soc_spiflash_sr;
always @(*) begin
	soc_spiflash_o <= 4'd0;
	spiflash4x_cs_n <= 1'd0;
	spiflash4x_clk <= 1'd0;
	soc_spiflash_status <= 1'd0;
	soc_spiflash_oe <= 1'd0;
	if (soc_spiflash_bitbang_en_storage) begin
		spiflash4x_clk <= soc_spiflash_bitbang_storage[1];
		spiflash4x_cs_n <= soc_spiflash_bitbang_storage[2];
		if (soc_spiflash_bitbang_storage[3]) begin
			soc_spiflash_oe <= 1'd0;
		end else begin
			soc_spiflash_oe <= 1'd1;
		end
		if (soc_spiflash_bitbang_storage[1]) begin
			soc_spiflash_status <= soc_spiflash_i0[1];
		end
		soc_spiflash_o <= {{3{1'd1}}, soc_spiflash_bitbang_storage[0]};
	end else begin
		spiflash4x_clk <= soc_spiflash_clk;
		spiflash4x_cs_n <= soc_spiflash_cs_n;
		soc_spiflash_o <= soc_spiflash_sr[31:28];
		soc_spiflash_oe <= soc_spiflash_dq_oe;
	end
end
assign soc_ddrphy_sdram_half_clk_n = (~sdram_half_clk);
assign soc_ddrphy_dqs_t_d0 = (~(soc_ddrphy_drive_dqs | soc_ddrphy_postamble));
assign soc_ddrphy_dqs_t_d1 = (~soc_ddrphy_drive_dqs);
assign soc_ddrphy_record0_wrdata = soc_ddrphy_dfi_p0_wrdata;
assign soc_ddrphy_record0_wrdata_mask = soc_ddrphy_dfi_p0_wrdata_mask;
assign soc_ddrphy_record0_wrdata_en = soc_ddrphy_dfi_p0_wrdata_en;
assign soc_ddrphy_record0_rddata_en = soc_ddrphy_dfi_p0_rddata_en;
assign soc_ddrphy_record1_wrdata = soc_ddrphy_dfi_p1_wrdata;
assign soc_ddrphy_record1_wrdata_mask = soc_ddrphy_dfi_p1_wrdata_mask;
assign soc_ddrphy_record1_wrdata_en = soc_ddrphy_dfi_p1_wrdata_en;
assign soc_ddrphy_record1_rddata_en = soc_ddrphy_dfi_p1_rddata_en;
assign soc_ddrphy_drive_dq_n0 = (~soc_ddrphy_drive_dq);
assign soc_ddrphy_wrdata_en = (soc_ddrphy_record0_wrdata_en | soc_ddrphy_record1_wrdata_en);
assign soc_ddrphy_drive_dq = soc_ddrphy_wrdata_en;
assign soc_ddrphy_drive_dqs = soc_ddrphy_r_dfi_wrdata_en[1];
assign soc_ddrphy_rddata_en = (soc_ddrphy_record0_rddata_en | soc_ddrphy_record1_rddata_en);
assign soc_ddrphy_dfi_p0_rddata = soc_ddrphy_record0_rddata;
assign soc_ddrphy_dfi_p0_rddata_valid = soc_ddrphy_rddata_sr[0];
assign soc_ddrphy_dfi_p1_rddata = soc_ddrphy_record1_rddata;
assign soc_ddrphy_dfi_p1_rddata_valid = soc_ddrphy_rddata_sr[0];
assign soc_ddrphy_dfi_p0_address = soc_videosoc_sdram_master_p0_address;
assign soc_ddrphy_dfi_p0_bank = soc_videosoc_sdram_master_p0_bank;
assign soc_ddrphy_dfi_p0_cas_n = soc_videosoc_sdram_master_p0_cas_n;
assign soc_ddrphy_dfi_p0_cs_n = soc_videosoc_sdram_master_p0_cs_n;
assign soc_ddrphy_dfi_p0_ras_n = soc_videosoc_sdram_master_p0_ras_n;
assign soc_ddrphy_dfi_p0_we_n = soc_videosoc_sdram_master_p0_we_n;
assign soc_ddrphy_dfi_p0_cke = soc_videosoc_sdram_master_p0_cke;
assign soc_ddrphy_dfi_p0_odt = soc_videosoc_sdram_master_p0_odt;
assign soc_ddrphy_dfi_p0_reset_n = soc_videosoc_sdram_master_p0_reset_n;
assign soc_ddrphy_dfi_p0_act_n = soc_videosoc_sdram_master_p0_act_n;
assign soc_ddrphy_dfi_p0_wrdata = soc_videosoc_sdram_master_p0_wrdata;
assign soc_ddrphy_dfi_p0_wrdata_en = soc_videosoc_sdram_master_p0_wrdata_en;
assign soc_ddrphy_dfi_p0_wrdata_mask = soc_videosoc_sdram_master_p0_wrdata_mask;
assign soc_ddrphy_dfi_p0_rddata_en = soc_videosoc_sdram_master_p0_rddata_en;
assign soc_videosoc_sdram_master_p0_rddata = soc_ddrphy_dfi_p0_rddata;
assign soc_videosoc_sdram_master_p0_rddata_valid = soc_ddrphy_dfi_p0_rddata_valid;
assign soc_ddrphy_dfi_p1_address = soc_videosoc_sdram_master_p1_address;
assign soc_ddrphy_dfi_p1_bank = soc_videosoc_sdram_master_p1_bank;
assign soc_ddrphy_dfi_p1_cas_n = soc_videosoc_sdram_master_p1_cas_n;
assign soc_ddrphy_dfi_p1_cs_n = soc_videosoc_sdram_master_p1_cs_n;
assign soc_ddrphy_dfi_p1_ras_n = soc_videosoc_sdram_master_p1_ras_n;
assign soc_ddrphy_dfi_p1_we_n = soc_videosoc_sdram_master_p1_we_n;
assign soc_ddrphy_dfi_p1_cke = soc_videosoc_sdram_master_p1_cke;
assign soc_ddrphy_dfi_p1_odt = soc_videosoc_sdram_master_p1_odt;
assign soc_ddrphy_dfi_p1_reset_n = soc_videosoc_sdram_master_p1_reset_n;
assign soc_ddrphy_dfi_p1_act_n = soc_videosoc_sdram_master_p1_act_n;
assign soc_ddrphy_dfi_p1_wrdata = soc_videosoc_sdram_master_p1_wrdata;
assign soc_ddrphy_dfi_p1_wrdata_en = soc_videosoc_sdram_master_p1_wrdata_en;
assign soc_ddrphy_dfi_p1_wrdata_mask = soc_videosoc_sdram_master_p1_wrdata_mask;
assign soc_ddrphy_dfi_p1_rddata_en = soc_videosoc_sdram_master_p1_rddata_en;
assign soc_videosoc_sdram_master_p1_rddata = soc_ddrphy_dfi_p1_rddata;
assign soc_videosoc_sdram_master_p1_rddata_valid = soc_ddrphy_dfi_p1_rddata_valid;
assign soc_videosoc_sdram_slave_p0_address = soc_videosoc_sdram_dfi_p0_address;
assign soc_videosoc_sdram_slave_p0_bank = soc_videosoc_sdram_dfi_p0_bank;
assign soc_videosoc_sdram_slave_p0_cas_n = soc_videosoc_sdram_dfi_p0_cas_n;
assign soc_videosoc_sdram_slave_p0_cs_n = soc_videosoc_sdram_dfi_p0_cs_n;
assign soc_videosoc_sdram_slave_p0_ras_n = soc_videosoc_sdram_dfi_p0_ras_n;
assign soc_videosoc_sdram_slave_p0_we_n = soc_videosoc_sdram_dfi_p0_we_n;
assign soc_videosoc_sdram_slave_p0_cke = soc_videosoc_sdram_dfi_p0_cke;
assign soc_videosoc_sdram_slave_p0_odt = soc_videosoc_sdram_dfi_p0_odt;
assign soc_videosoc_sdram_slave_p0_reset_n = soc_videosoc_sdram_dfi_p0_reset_n;
assign soc_videosoc_sdram_slave_p0_act_n = soc_videosoc_sdram_dfi_p0_act_n;
assign soc_videosoc_sdram_slave_p0_wrdata = soc_videosoc_sdram_dfi_p0_wrdata;
assign soc_videosoc_sdram_slave_p0_wrdata_en = soc_videosoc_sdram_dfi_p0_wrdata_en;
assign soc_videosoc_sdram_slave_p0_wrdata_mask = soc_videosoc_sdram_dfi_p0_wrdata_mask;
assign soc_videosoc_sdram_slave_p0_rddata_en = soc_videosoc_sdram_dfi_p0_rddata_en;
assign soc_videosoc_sdram_dfi_p0_rddata = soc_videosoc_sdram_slave_p0_rddata;
assign soc_videosoc_sdram_dfi_p0_rddata_valid = soc_videosoc_sdram_slave_p0_rddata_valid;
assign soc_videosoc_sdram_slave_p1_address = soc_videosoc_sdram_dfi_p1_address;
assign soc_videosoc_sdram_slave_p1_bank = soc_videosoc_sdram_dfi_p1_bank;
assign soc_videosoc_sdram_slave_p1_cas_n = soc_videosoc_sdram_dfi_p1_cas_n;
assign soc_videosoc_sdram_slave_p1_cs_n = soc_videosoc_sdram_dfi_p1_cs_n;
assign soc_videosoc_sdram_slave_p1_ras_n = soc_videosoc_sdram_dfi_p1_ras_n;
assign soc_videosoc_sdram_slave_p1_we_n = soc_videosoc_sdram_dfi_p1_we_n;
assign soc_videosoc_sdram_slave_p1_cke = soc_videosoc_sdram_dfi_p1_cke;
assign soc_videosoc_sdram_slave_p1_odt = soc_videosoc_sdram_dfi_p1_odt;
assign soc_videosoc_sdram_slave_p1_reset_n = soc_videosoc_sdram_dfi_p1_reset_n;
assign soc_videosoc_sdram_slave_p1_act_n = soc_videosoc_sdram_dfi_p1_act_n;
assign soc_videosoc_sdram_slave_p1_wrdata = soc_videosoc_sdram_dfi_p1_wrdata;
assign soc_videosoc_sdram_slave_p1_wrdata_en = soc_videosoc_sdram_dfi_p1_wrdata_en;
assign soc_videosoc_sdram_slave_p1_wrdata_mask = soc_videosoc_sdram_dfi_p1_wrdata_mask;
assign soc_videosoc_sdram_slave_p1_rddata_en = soc_videosoc_sdram_dfi_p1_rddata_en;
assign soc_videosoc_sdram_dfi_p1_rddata = soc_videosoc_sdram_slave_p1_rddata;
assign soc_videosoc_sdram_dfi_p1_rddata_valid = soc_videosoc_sdram_slave_p1_rddata_valid;
always @(*) begin
	soc_videosoc_sdram_slave_p1_rddata <= 32'd0;
	soc_videosoc_sdram_slave_p1_rddata_valid <= 1'd0;
	soc_videosoc_sdram_master_p0_address <= 13'd0;
	soc_videosoc_sdram_master_p0_bank <= 3'd0;
	soc_videosoc_sdram_master_p0_cas_n <= 1'd1;
	soc_videosoc_sdram_master_p0_cs_n <= 1'd1;
	soc_videosoc_sdram_master_p0_ras_n <= 1'd1;
	soc_videosoc_sdram_inti_p0_rddata <= 32'd0;
	soc_videosoc_sdram_master_p0_we_n <= 1'd1;
	soc_videosoc_sdram_inti_p0_rddata_valid <= 1'd0;
	soc_videosoc_sdram_master_p0_cke <= 1'd0;
	soc_videosoc_sdram_master_p0_odt <= 1'd0;
	soc_videosoc_sdram_master_p0_reset_n <= 1'd0;
	soc_videosoc_sdram_master_p0_act_n <= 1'd1;
	soc_videosoc_sdram_master_p0_wrdata <= 32'd0;
	soc_videosoc_sdram_master_p0_wrdata_en <= 1'd0;
	soc_videosoc_sdram_master_p0_wrdata_mask <= 4'd0;
	soc_videosoc_sdram_master_p0_rddata_en <= 1'd0;
	soc_videosoc_sdram_master_p1_address <= 13'd0;
	soc_videosoc_sdram_master_p1_bank <= 3'd0;
	soc_videosoc_sdram_master_p1_cas_n <= 1'd1;
	soc_videosoc_sdram_master_p1_cs_n <= 1'd1;
	soc_videosoc_sdram_master_p1_ras_n <= 1'd1;
	soc_videosoc_sdram_inti_p1_rddata <= 32'd0;
	soc_videosoc_sdram_master_p1_we_n <= 1'd1;
	soc_videosoc_sdram_inti_p1_rddata_valid <= 1'd0;
	soc_videosoc_sdram_master_p1_cke <= 1'd0;
	soc_videosoc_sdram_master_p1_odt <= 1'd0;
	soc_videosoc_sdram_master_p1_reset_n <= 1'd0;
	soc_videosoc_sdram_master_p1_act_n <= 1'd1;
	soc_videosoc_sdram_master_p1_wrdata <= 32'd0;
	soc_videosoc_sdram_master_p1_wrdata_en <= 1'd0;
	soc_videosoc_sdram_master_p1_wrdata_mask <= 4'd0;
	soc_videosoc_sdram_master_p1_rddata_en <= 1'd0;
	soc_videosoc_sdram_slave_p0_rddata <= 32'd0;
	soc_videosoc_sdram_slave_p0_rddata_valid <= 1'd0;
	if (soc_videosoc_sdram_storage[0]) begin
		soc_videosoc_sdram_master_p0_address <= soc_videosoc_sdram_slave_p0_address;
		soc_videosoc_sdram_master_p0_bank <= soc_videosoc_sdram_slave_p0_bank;
		soc_videosoc_sdram_master_p0_cas_n <= soc_videosoc_sdram_slave_p0_cas_n;
		soc_videosoc_sdram_master_p0_cs_n <= soc_videosoc_sdram_slave_p0_cs_n;
		soc_videosoc_sdram_master_p0_ras_n <= soc_videosoc_sdram_slave_p0_ras_n;
		soc_videosoc_sdram_master_p0_we_n <= soc_videosoc_sdram_slave_p0_we_n;
		soc_videosoc_sdram_master_p0_cke <= soc_videosoc_sdram_slave_p0_cke;
		soc_videosoc_sdram_master_p0_odt <= soc_videosoc_sdram_slave_p0_odt;
		soc_videosoc_sdram_master_p0_reset_n <= soc_videosoc_sdram_slave_p0_reset_n;
		soc_videosoc_sdram_master_p0_act_n <= soc_videosoc_sdram_slave_p0_act_n;
		soc_videosoc_sdram_master_p0_wrdata <= soc_videosoc_sdram_slave_p0_wrdata;
		soc_videosoc_sdram_master_p0_wrdata_en <= soc_videosoc_sdram_slave_p0_wrdata_en;
		soc_videosoc_sdram_master_p0_wrdata_mask <= soc_videosoc_sdram_slave_p0_wrdata_mask;
		soc_videosoc_sdram_master_p0_rddata_en <= soc_videosoc_sdram_slave_p0_rddata_en;
		soc_videosoc_sdram_slave_p0_rddata <= soc_videosoc_sdram_master_p0_rddata;
		soc_videosoc_sdram_slave_p0_rddata_valid <= soc_videosoc_sdram_master_p0_rddata_valid;
		soc_videosoc_sdram_master_p1_address <= soc_videosoc_sdram_slave_p1_address;
		soc_videosoc_sdram_master_p1_bank <= soc_videosoc_sdram_slave_p1_bank;
		soc_videosoc_sdram_master_p1_cas_n <= soc_videosoc_sdram_slave_p1_cas_n;
		soc_videosoc_sdram_master_p1_cs_n <= soc_videosoc_sdram_slave_p1_cs_n;
		soc_videosoc_sdram_master_p1_ras_n <= soc_videosoc_sdram_slave_p1_ras_n;
		soc_videosoc_sdram_master_p1_we_n <= soc_videosoc_sdram_slave_p1_we_n;
		soc_videosoc_sdram_master_p1_cke <= soc_videosoc_sdram_slave_p1_cke;
		soc_videosoc_sdram_master_p1_odt <= soc_videosoc_sdram_slave_p1_odt;
		soc_videosoc_sdram_master_p1_reset_n <= soc_videosoc_sdram_slave_p1_reset_n;
		soc_videosoc_sdram_master_p1_act_n <= soc_videosoc_sdram_slave_p1_act_n;
		soc_videosoc_sdram_master_p1_wrdata <= soc_videosoc_sdram_slave_p1_wrdata;
		soc_videosoc_sdram_master_p1_wrdata_en <= soc_videosoc_sdram_slave_p1_wrdata_en;
		soc_videosoc_sdram_master_p1_wrdata_mask <= soc_videosoc_sdram_slave_p1_wrdata_mask;
		soc_videosoc_sdram_master_p1_rddata_en <= soc_videosoc_sdram_slave_p1_rddata_en;
		soc_videosoc_sdram_slave_p1_rddata <= soc_videosoc_sdram_master_p1_rddata;
		soc_videosoc_sdram_slave_p1_rddata_valid <= soc_videosoc_sdram_master_p1_rddata_valid;
	end else begin
		soc_videosoc_sdram_master_p0_address <= soc_videosoc_sdram_inti_p0_address;
		soc_videosoc_sdram_master_p0_bank <= soc_videosoc_sdram_inti_p0_bank;
		soc_videosoc_sdram_master_p0_cas_n <= soc_videosoc_sdram_inti_p0_cas_n;
		soc_videosoc_sdram_master_p0_cs_n <= soc_videosoc_sdram_inti_p0_cs_n;
		soc_videosoc_sdram_master_p0_ras_n <= soc_videosoc_sdram_inti_p0_ras_n;
		soc_videosoc_sdram_master_p0_we_n <= soc_videosoc_sdram_inti_p0_we_n;
		soc_videosoc_sdram_master_p0_cke <= soc_videosoc_sdram_inti_p0_cke;
		soc_videosoc_sdram_master_p0_odt <= soc_videosoc_sdram_inti_p0_odt;
		soc_videosoc_sdram_master_p0_reset_n <= soc_videosoc_sdram_inti_p0_reset_n;
		soc_videosoc_sdram_master_p0_act_n <= soc_videosoc_sdram_inti_p0_act_n;
		soc_videosoc_sdram_master_p0_wrdata <= soc_videosoc_sdram_inti_p0_wrdata;
		soc_videosoc_sdram_master_p0_wrdata_en <= soc_videosoc_sdram_inti_p0_wrdata_en;
		soc_videosoc_sdram_master_p0_wrdata_mask <= soc_videosoc_sdram_inti_p0_wrdata_mask;
		soc_videosoc_sdram_master_p0_rddata_en <= soc_videosoc_sdram_inti_p0_rddata_en;
		soc_videosoc_sdram_inti_p0_rddata <= soc_videosoc_sdram_master_p0_rddata;
		soc_videosoc_sdram_inti_p0_rddata_valid <= soc_videosoc_sdram_master_p0_rddata_valid;
		soc_videosoc_sdram_master_p1_address <= soc_videosoc_sdram_inti_p1_address;
		soc_videosoc_sdram_master_p1_bank <= soc_videosoc_sdram_inti_p1_bank;
		soc_videosoc_sdram_master_p1_cas_n <= soc_videosoc_sdram_inti_p1_cas_n;
		soc_videosoc_sdram_master_p1_cs_n <= soc_videosoc_sdram_inti_p1_cs_n;
		soc_videosoc_sdram_master_p1_ras_n <= soc_videosoc_sdram_inti_p1_ras_n;
		soc_videosoc_sdram_master_p1_we_n <= soc_videosoc_sdram_inti_p1_we_n;
		soc_videosoc_sdram_master_p1_cke <= soc_videosoc_sdram_inti_p1_cke;
		soc_videosoc_sdram_master_p1_odt <= soc_videosoc_sdram_inti_p1_odt;
		soc_videosoc_sdram_master_p1_reset_n <= soc_videosoc_sdram_inti_p1_reset_n;
		soc_videosoc_sdram_master_p1_act_n <= soc_videosoc_sdram_inti_p1_act_n;
		soc_videosoc_sdram_master_p1_wrdata <= soc_videosoc_sdram_inti_p1_wrdata;
		soc_videosoc_sdram_master_p1_wrdata_en <= soc_videosoc_sdram_inti_p1_wrdata_en;
		soc_videosoc_sdram_master_p1_wrdata_mask <= soc_videosoc_sdram_inti_p1_wrdata_mask;
		soc_videosoc_sdram_master_p1_rddata_en <= soc_videosoc_sdram_inti_p1_rddata_en;
		soc_videosoc_sdram_inti_p1_rddata <= soc_videosoc_sdram_master_p1_rddata;
		soc_videosoc_sdram_inti_p1_rddata_valid <= soc_videosoc_sdram_master_p1_rddata_valid;
	end
end
assign soc_videosoc_sdram_inti_p0_cke = soc_videosoc_sdram_storage[1];
assign soc_videosoc_sdram_inti_p1_cke = soc_videosoc_sdram_storage[1];
assign soc_videosoc_sdram_inti_p0_odt = soc_videosoc_sdram_storage[2];
assign soc_videosoc_sdram_inti_p1_odt = soc_videosoc_sdram_storage[2];
assign soc_videosoc_sdram_inti_p0_reset_n = soc_videosoc_sdram_storage[3];
assign soc_videosoc_sdram_inti_p1_reset_n = soc_videosoc_sdram_storage[3];
always @(*) begin
	soc_videosoc_sdram_inti_p0_cs_n <= 1'd1;
	soc_videosoc_sdram_inti_p0_ras_n <= 1'd1;
	soc_videosoc_sdram_inti_p0_we_n <= 1'd1;
	soc_videosoc_sdram_inti_p0_cas_n <= 1'd1;
	if (soc_videosoc_sdram_phaseinjector0_command_issue_re) begin
		soc_videosoc_sdram_inti_p0_cs_n <= {1{(~soc_videosoc_sdram_phaseinjector0_command_storage[0])}};
		soc_videosoc_sdram_inti_p0_we_n <= (~soc_videosoc_sdram_phaseinjector0_command_storage[1]);
		soc_videosoc_sdram_inti_p0_cas_n <= (~soc_videosoc_sdram_phaseinjector0_command_storage[2]);
		soc_videosoc_sdram_inti_p0_ras_n <= (~soc_videosoc_sdram_phaseinjector0_command_storage[3]);
	end else begin
		soc_videosoc_sdram_inti_p0_cs_n <= {1{1'd1}};
		soc_videosoc_sdram_inti_p0_we_n <= 1'd1;
		soc_videosoc_sdram_inti_p0_cas_n <= 1'd1;
		soc_videosoc_sdram_inti_p0_ras_n <= 1'd1;
	end
end
assign soc_videosoc_sdram_inti_p0_address = soc_videosoc_sdram_phaseinjector0_address_storage;
assign soc_videosoc_sdram_inti_p0_bank = soc_videosoc_sdram_phaseinjector0_baddress_storage;
assign soc_videosoc_sdram_inti_p0_wrdata_en = (soc_videosoc_sdram_phaseinjector0_command_issue_re & soc_videosoc_sdram_phaseinjector0_command_storage[4]);
assign soc_videosoc_sdram_inti_p0_rddata_en = (soc_videosoc_sdram_phaseinjector0_command_issue_re & soc_videosoc_sdram_phaseinjector0_command_storage[5]);
assign soc_videosoc_sdram_inti_p0_wrdata = soc_videosoc_sdram_phaseinjector0_wrdata_storage;
assign soc_videosoc_sdram_inti_p0_wrdata_mask = 1'd0;
always @(*) begin
	soc_videosoc_sdram_inti_p1_cs_n <= 1'd1;
	soc_videosoc_sdram_inti_p1_ras_n <= 1'd1;
	soc_videosoc_sdram_inti_p1_we_n <= 1'd1;
	soc_videosoc_sdram_inti_p1_cas_n <= 1'd1;
	if (soc_videosoc_sdram_phaseinjector1_command_issue_re) begin
		soc_videosoc_sdram_inti_p1_cs_n <= {1{(~soc_videosoc_sdram_phaseinjector1_command_storage[0])}};
		soc_videosoc_sdram_inti_p1_we_n <= (~soc_videosoc_sdram_phaseinjector1_command_storage[1]);
		soc_videosoc_sdram_inti_p1_cas_n <= (~soc_videosoc_sdram_phaseinjector1_command_storage[2]);
		soc_videosoc_sdram_inti_p1_ras_n <= (~soc_videosoc_sdram_phaseinjector1_command_storage[3]);
	end else begin
		soc_videosoc_sdram_inti_p1_cs_n <= {1{1'd1}};
		soc_videosoc_sdram_inti_p1_we_n <= 1'd1;
		soc_videosoc_sdram_inti_p1_cas_n <= 1'd1;
		soc_videosoc_sdram_inti_p1_ras_n <= 1'd1;
	end
end
assign soc_videosoc_sdram_inti_p1_address = soc_videosoc_sdram_phaseinjector1_address_storage;
assign soc_videosoc_sdram_inti_p1_bank = soc_videosoc_sdram_phaseinjector1_baddress_storage;
assign soc_videosoc_sdram_inti_p1_wrdata_en = (soc_videosoc_sdram_phaseinjector1_command_issue_re & soc_videosoc_sdram_phaseinjector1_command_storage[4]);
assign soc_videosoc_sdram_inti_p1_rddata_en = (soc_videosoc_sdram_phaseinjector1_command_issue_re & soc_videosoc_sdram_phaseinjector1_command_storage[5]);
assign soc_videosoc_sdram_inti_p1_wrdata = soc_videosoc_sdram_phaseinjector1_wrdata_storage;
assign soc_videosoc_sdram_inti_p1_wrdata_mask = 1'd0;
assign soc_videosoc_sdram_bankmachine0_req_valid = soc_videosoc_sdram_interface_bank0_valid;
assign soc_videosoc_sdram_interface_bank0_ready = soc_videosoc_sdram_bankmachine0_req_ready;
assign soc_videosoc_sdram_bankmachine0_req_we = soc_videosoc_sdram_interface_bank0_we;
assign soc_videosoc_sdram_bankmachine0_req_addr = soc_videosoc_sdram_interface_bank0_addr;
assign soc_videosoc_sdram_interface_bank0_lock = soc_videosoc_sdram_bankmachine0_req_lock;
assign soc_videosoc_sdram_interface_bank0_wdata_ready = soc_videosoc_sdram_bankmachine0_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank0_rdata_valid = soc_videosoc_sdram_bankmachine0_req_rdata_valid;
assign soc_videosoc_sdram_bankmachine1_req_valid = soc_videosoc_sdram_interface_bank1_valid;
assign soc_videosoc_sdram_interface_bank1_ready = soc_videosoc_sdram_bankmachine1_req_ready;
assign soc_videosoc_sdram_bankmachine1_req_we = soc_videosoc_sdram_interface_bank1_we;
assign soc_videosoc_sdram_bankmachine1_req_addr = soc_videosoc_sdram_interface_bank1_addr;
assign soc_videosoc_sdram_interface_bank1_lock = soc_videosoc_sdram_bankmachine1_req_lock;
assign soc_videosoc_sdram_interface_bank1_wdata_ready = soc_videosoc_sdram_bankmachine1_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank1_rdata_valid = soc_videosoc_sdram_bankmachine1_req_rdata_valid;
assign soc_videosoc_sdram_bankmachine2_req_valid = soc_videosoc_sdram_interface_bank2_valid;
assign soc_videosoc_sdram_interface_bank2_ready = soc_videosoc_sdram_bankmachine2_req_ready;
assign soc_videosoc_sdram_bankmachine2_req_we = soc_videosoc_sdram_interface_bank2_we;
assign soc_videosoc_sdram_bankmachine2_req_addr = soc_videosoc_sdram_interface_bank2_addr;
assign soc_videosoc_sdram_interface_bank2_lock = soc_videosoc_sdram_bankmachine2_req_lock;
assign soc_videosoc_sdram_interface_bank2_wdata_ready = soc_videosoc_sdram_bankmachine2_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank2_rdata_valid = soc_videosoc_sdram_bankmachine2_req_rdata_valid;
assign soc_videosoc_sdram_bankmachine3_req_valid = soc_videosoc_sdram_interface_bank3_valid;
assign soc_videosoc_sdram_interface_bank3_ready = soc_videosoc_sdram_bankmachine3_req_ready;
assign soc_videosoc_sdram_bankmachine3_req_we = soc_videosoc_sdram_interface_bank3_we;
assign soc_videosoc_sdram_bankmachine3_req_addr = soc_videosoc_sdram_interface_bank3_addr;
assign soc_videosoc_sdram_interface_bank3_lock = soc_videosoc_sdram_bankmachine3_req_lock;
assign soc_videosoc_sdram_interface_bank3_wdata_ready = soc_videosoc_sdram_bankmachine3_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank3_rdata_valid = soc_videosoc_sdram_bankmachine3_req_rdata_valid;
assign soc_videosoc_sdram_bankmachine4_req_valid = soc_videosoc_sdram_interface_bank4_valid;
assign soc_videosoc_sdram_interface_bank4_ready = soc_videosoc_sdram_bankmachine4_req_ready;
assign soc_videosoc_sdram_bankmachine4_req_we = soc_videosoc_sdram_interface_bank4_we;
assign soc_videosoc_sdram_bankmachine4_req_addr = soc_videosoc_sdram_interface_bank4_addr;
assign soc_videosoc_sdram_interface_bank4_lock = soc_videosoc_sdram_bankmachine4_req_lock;
assign soc_videosoc_sdram_interface_bank4_wdata_ready = soc_videosoc_sdram_bankmachine4_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank4_rdata_valid = soc_videosoc_sdram_bankmachine4_req_rdata_valid;
assign soc_videosoc_sdram_bankmachine5_req_valid = soc_videosoc_sdram_interface_bank5_valid;
assign soc_videosoc_sdram_interface_bank5_ready = soc_videosoc_sdram_bankmachine5_req_ready;
assign soc_videosoc_sdram_bankmachine5_req_we = soc_videosoc_sdram_interface_bank5_we;
assign soc_videosoc_sdram_bankmachine5_req_addr = soc_videosoc_sdram_interface_bank5_addr;
assign soc_videosoc_sdram_interface_bank5_lock = soc_videosoc_sdram_bankmachine5_req_lock;
assign soc_videosoc_sdram_interface_bank5_wdata_ready = soc_videosoc_sdram_bankmachine5_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank5_rdata_valid = soc_videosoc_sdram_bankmachine5_req_rdata_valid;
assign soc_videosoc_sdram_bankmachine6_req_valid = soc_videosoc_sdram_interface_bank6_valid;
assign soc_videosoc_sdram_interface_bank6_ready = soc_videosoc_sdram_bankmachine6_req_ready;
assign soc_videosoc_sdram_bankmachine6_req_we = soc_videosoc_sdram_interface_bank6_we;
assign soc_videosoc_sdram_bankmachine6_req_addr = soc_videosoc_sdram_interface_bank6_addr;
assign soc_videosoc_sdram_interface_bank6_lock = soc_videosoc_sdram_bankmachine6_req_lock;
assign soc_videosoc_sdram_interface_bank6_wdata_ready = soc_videosoc_sdram_bankmachine6_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank6_rdata_valid = soc_videosoc_sdram_bankmachine6_req_rdata_valid;
assign soc_videosoc_sdram_bankmachine7_req_valid = soc_videosoc_sdram_interface_bank7_valid;
assign soc_videosoc_sdram_interface_bank7_ready = soc_videosoc_sdram_bankmachine7_req_ready;
assign soc_videosoc_sdram_bankmachine7_req_we = soc_videosoc_sdram_interface_bank7_we;
assign soc_videosoc_sdram_bankmachine7_req_addr = soc_videosoc_sdram_interface_bank7_addr;
assign soc_videosoc_sdram_interface_bank7_lock = soc_videosoc_sdram_bankmachine7_req_lock;
assign soc_videosoc_sdram_interface_bank7_wdata_ready = soc_videosoc_sdram_bankmachine7_req_wdata_ready;
assign soc_videosoc_sdram_interface_bank7_rdata_valid = soc_videosoc_sdram_bankmachine7_req_rdata_valid;
assign soc_videosoc_sdram_timer_reset = 2'sd2;
assign soc_videosoc_sdram_timer_wait = (~soc_videosoc_sdram_timer_done);
assign soc_videosoc_sdram_timer_done = (soc_videosoc_sdram_timer_count == 1'd0);
always @(*) begin
	soc_videosoc_sdram_cmd_last <= 1'd0;
	soc_videosoc_sdram_generator_start <= 1'd0;
	vns_refresher_next_state <= 2'd0;
	soc_videosoc_sdram_cmd_valid <= 1'd0;
	vns_refresher_next_state <= vns_refresher_state;
	case (vns_refresher_state)
		1'd1: begin
			soc_videosoc_sdram_cmd_valid <= 1'd1;
			if (soc_videosoc_sdram_cmd_ready) begin
				soc_videosoc_sdram_generator_start <= 1'd1;
				vns_refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (soc_videosoc_sdram_generator_done) begin
				soc_videosoc_sdram_cmd_last <= 1'd1;
				vns_refresher_next_state <= 1'd0;
			end else begin
				soc_videosoc_sdram_cmd_valid <= 1'd1;
			end
		end
		default: begin
			if (soc_videosoc_sdram_timer_done) begin
				vns_refresher_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine0_req_valid;
assign soc_videosoc_sdram_bankmachine0_req_ready = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine0_req_we;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine0_req_addr;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine0_req_wdata_ready | soc_videosoc_sdram_bankmachine0_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine0_req_lock = (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine0_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine0_row_hit = (soc_videosoc_sdram_bankmachine0_row == soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
	soc_videosoc_sdram_bankmachine0_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine0_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine0_cmd_payload_a <= soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine0_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine0_twtpcon_valid = ((soc_videosoc_sdram_bankmachine0_cmd_valid & soc_videosoc_sdram_bankmachine0_cmd_ready) & soc_videosoc_sdram_bankmachine0_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine0_trccon_valid = ((soc_videosoc_sdram_bankmachine0_cmd_valid & soc_videosoc_sdram_bankmachine0_cmd_ready) & soc_videosoc_sdram_bankmachine0_row_open);
assign soc_videosoc_sdram_bankmachine0_trascon_valid = ((soc_videosoc_sdram_bankmachine0_cmd_valid & soc_videosoc_sdram_bankmachine0_cmd_ready) & soc_videosoc_sdram_bankmachine0_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine0_auto_precharge <= (soc_videosoc_sdram_bankmachine0_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine0_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine0_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine0_cmd_buffer_last_n;
always @(*) begin
	soc_videosoc_sdram_bankmachine0_cmd_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
	soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine0_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine0_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	soc_videosoc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
	vns_bankmachine0_next_state <= 3'd0;
	soc_videosoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine0_refresh_gnt <= 1'd0;
	vns_bankmachine0_next_state <= vns_bankmachine0_state;
	case (vns_bankmachine0_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine0_twtpcon_ready & soc_videosoc_sdram_bankmachine0_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine0_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine0_cmd_ready) begin
					vns_bankmachine0_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine0_twtpcon_ready & soc_videosoc_sdram_bankmachine0_trascon_ready)) begin
				vns_bankmachine0_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine0_trccon_ready) begin
				soc_videosoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine0_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine0_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine0_cmd_ready) begin
					vns_bankmachine0_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine0_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine0_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine0_refresh_req)) begin
				vns_bankmachine0_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine0_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine0_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine0_refresh_req) begin
				vns_bankmachine0_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine0_row_opened) begin
						if (soc_videosoc_sdram_bankmachine0_row_hit) begin
							soc_videosoc_sdram_bankmachine0_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine0_req_wdata_ready <= soc_videosoc_sdram_bankmachine0_cmd_ready;
								soc_videosoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine0_req_rdata_valid <= soc_videosoc_sdram_bankmachine0_cmd_ready;
								soc_videosoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine0_cmd_ready & soc_videosoc_sdram_bankmachine0_auto_precharge)) begin
								vns_bankmachine0_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine0_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine1_req_valid;
assign soc_videosoc_sdram_bankmachine1_req_ready = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine1_req_we;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine1_req_addr;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine1_req_wdata_ready | soc_videosoc_sdram_bankmachine1_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine1_req_lock = (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine1_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine1_row_hit = (soc_videosoc_sdram_bankmachine1_row == soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
	soc_videosoc_sdram_bankmachine1_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine1_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine1_cmd_payload_a <= soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine1_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine1_twtpcon_valid = ((soc_videosoc_sdram_bankmachine1_cmd_valid & soc_videosoc_sdram_bankmachine1_cmd_ready) & soc_videosoc_sdram_bankmachine1_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine1_trccon_valid = ((soc_videosoc_sdram_bankmachine1_cmd_valid & soc_videosoc_sdram_bankmachine1_cmd_ready) & soc_videosoc_sdram_bankmachine1_row_open);
assign soc_videosoc_sdram_bankmachine1_trascon_valid = ((soc_videosoc_sdram_bankmachine1_cmd_valid & soc_videosoc_sdram_bankmachine1_cmd_ready) & soc_videosoc_sdram_bankmachine1_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine1_auto_precharge <= (soc_videosoc_sdram_bankmachine1_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine1_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine1_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine1_cmd_buffer_last_n;
always @(*) begin
	soc_videosoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
	soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine1_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine1_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	soc_videosoc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
	soc_videosoc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine1_refresh_gnt <= 1'd0;
	soc_videosoc_sdram_bankmachine1_cmd_valid <= 1'd0;
	vns_bankmachine1_next_state <= 3'd0;
	vns_bankmachine1_next_state <= vns_bankmachine1_state;
	case (vns_bankmachine1_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine1_twtpcon_ready & soc_videosoc_sdram_bankmachine1_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine1_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine1_cmd_ready) begin
					vns_bankmachine1_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine1_twtpcon_ready & soc_videosoc_sdram_bankmachine1_trascon_ready)) begin
				vns_bankmachine1_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine1_trccon_ready) begin
				soc_videosoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine1_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine1_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine1_cmd_ready) begin
					vns_bankmachine1_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine1_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine1_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine1_refresh_req)) begin
				vns_bankmachine1_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine1_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine1_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine1_refresh_req) begin
				vns_bankmachine1_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine1_row_opened) begin
						if (soc_videosoc_sdram_bankmachine1_row_hit) begin
							soc_videosoc_sdram_bankmachine1_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine1_req_wdata_ready <= soc_videosoc_sdram_bankmachine1_cmd_ready;
								soc_videosoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine1_req_rdata_valid <= soc_videosoc_sdram_bankmachine1_cmd_ready;
								soc_videosoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine1_cmd_ready & soc_videosoc_sdram_bankmachine1_auto_precharge)) begin
								vns_bankmachine1_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine1_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine2_req_valid;
assign soc_videosoc_sdram_bankmachine2_req_ready = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine2_req_we;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine2_req_addr;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine2_req_wdata_ready | soc_videosoc_sdram_bankmachine2_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine2_req_lock = (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine2_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine2_row_hit = (soc_videosoc_sdram_bankmachine2_row == soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
	soc_videosoc_sdram_bankmachine2_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine2_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine2_cmd_payload_a <= soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine2_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine2_twtpcon_valid = ((soc_videosoc_sdram_bankmachine2_cmd_valid & soc_videosoc_sdram_bankmachine2_cmd_ready) & soc_videosoc_sdram_bankmachine2_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine2_trccon_valid = ((soc_videosoc_sdram_bankmachine2_cmd_valid & soc_videosoc_sdram_bankmachine2_cmd_ready) & soc_videosoc_sdram_bankmachine2_row_open);
assign soc_videosoc_sdram_bankmachine2_trascon_valid = ((soc_videosoc_sdram_bankmachine2_cmd_valid & soc_videosoc_sdram_bankmachine2_cmd_ready) & soc_videosoc_sdram_bankmachine2_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine2_auto_precharge <= (soc_videosoc_sdram_bankmachine2_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine2_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine2_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine2_cmd_buffer_last_n;
always @(*) begin
	soc_videosoc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
	soc_videosoc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine2_refresh_gnt <= 1'd0;
	soc_videosoc_sdram_bankmachine2_cmd_valid <= 1'd0;
	vns_bankmachine2_next_state <= 3'd0;
	soc_videosoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
	soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine2_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine2_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	vns_bankmachine2_next_state <= vns_bankmachine2_state;
	case (vns_bankmachine2_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine2_twtpcon_ready & soc_videosoc_sdram_bankmachine2_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine2_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine2_cmd_ready) begin
					vns_bankmachine2_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine2_twtpcon_ready & soc_videosoc_sdram_bankmachine2_trascon_ready)) begin
				vns_bankmachine2_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine2_trccon_ready) begin
				soc_videosoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine2_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine2_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine2_cmd_ready) begin
					vns_bankmachine2_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine2_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine2_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine2_refresh_req)) begin
				vns_bankmachine2_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine2_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine2_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine2_refresh_req) begin
				vns_bankmachine2_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine2_row_opened) begin
						if (soc_videosoc_sdram_bankmachine2_row_hit) begin
							soc_videosoc_sdram_bankmachine2_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine2_req_wdata_ready <= soc_videosoc_sdram_bankmachine2_cmd_ready;
								soc_videosoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine2_req_rdata_valid <= soc_videosoc_sdram_bankmachine2_cmd_ready;
								soc_videosoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine2_cmd_ready & soc_videosoc_sdram_bankmachine2_auto_precharge)) begin
								vns_bankmachine2_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine2_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine3_req_valid;
assign soc_videosoc_sdram_bankmachine3_req_ready = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine3_req_we;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine3_req_addr;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine3_req_wdata_ready | soc_videosoc_sdram_bankmachine3_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine3_req_lock = (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine3_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine3_row_hit = (soc_videosoc_sdram_bankmachine3_row == soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
	soc_videosoc_sdram_bankmachine3_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine3_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine3_cmd_payload_a <= soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine3_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine3_twtpcon_valid = ((soc_videosoc_sdram_bankmachine3_cmd_valid & soc_videosoc_sdram_bankmachine3_cmd_ready) & soc_videosoc_sdram_bankmachine3_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine3_trccon_valid = ((soc_videosoc_sdram_bankmachine3_cmd_valid & soc_videosoc_sdram_bankmachine3_cmd_ready) & soc_videosoc_sdram_bankmachine3_row_open);
assign soc_videosoc_sdram_bankmachine3_trascon_valid = ((soc_videosoc_sdram_bankmachine3_cmd_valid & soc_videosoc_sdram_bankmachine3_cmd_ready) & soc_videosoc_sdram_bankmachine3_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine3_auto_precharge <= (soc_videosoc_sdram_bankmachine3_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine3_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine3_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine3_cmd_buffer_last_n;
always @(*) begin
	soc_videosoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
	vns_bankmachine3_next_state <= 3'd0;
	soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine3_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	soc_videosoc_sdram_bankmachine3_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
	soc_videosoc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine3_refresh_gnt <= 1'd0;
	soc_videosoc_sdram_bankmachine3_cmd_valid <= 1'd0;
	vns_bankmachine3_next_state <= vns_bankmachine3_state;
	case (vns_bankmachine3_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine3_twtpcon_ready & soc_videosoc_sdram_bankmachine3_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine3_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine3_cmd_ready) begin
					vns_bankmachine3_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine3_twtpcon_ready & soc_videosoc_sdram_bankmachine3_trascon_ready)) begin
				vns_bankmachine3_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine3_trccon_ready) begin
				soc_videosoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine3_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine3_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine3_cmd_ready) begin
					vns_bankmachine3_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine3_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine3_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine3_refresh_req)) begin
				vns_bankmachine3_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine3_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine3_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine3_refresh_req) begin
				vns_bankmachine3_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine3_row_opened) begin
						if (soc_videosoc_sdram_bankmachine3_row_hit) begin
							soc_videosoc_sdram_bankmachine3_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine3_req_wdata_ready <= soc_videosoc_sdram_bankmachine3_cmd_ready;
								soc_videosoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine3_req_rdata_valid <= soc_videosoc_sdram_bankmachine3_cmd_ready;
								soc_videosoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine3_cmd_ready & soc_videosoc_sdram_bankmachine3_auto_precharge)) begin
								vns_bankmachine3_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine3_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine4_req_valid;
assign soc_videosoc_sdram_bankmachine4_req_ready = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine4_req_we;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine4_req_addr;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine4_req_wdata_ready | soc_videosoc_sdram_bankmachine4_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine4_req_lock = (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine4_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine4_row_hit = (soc_videosoc_sdram_bankmachine4_row == soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
	soc_videosoc_sdram_bankmachine4_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine4_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine4_cmd_payload_a <= soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine4_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine4_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine4_twtpcon_valid = ((soc_videosoc_sdram_bankmachine4_cmd_valid & soc_videosoc_sdram_bankmachine4_cmd_ready) & soc_videosoc_sdram_bankmachine4_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine4_trccon_valid = ((soc_videosoc_sdram_bankmachine4_cmd_valid & soc_videosoc_sdram_bankmachine4_cmd_ready) & soc_videosoc_sdram_bankmachine4_row_open);
assign soc_videosoc_sdram_bankmachine4_trascon_valid = ((soc_videosoc_sdram_bankmachine4_cmd_valid & soc_videosoc_sdram_bankmachine4_cmd_ready) & soc_videosoc_sdram_bankmachine4_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine4_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine4_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine4_auto_precharge <= (soc_videosoc_sdram_bankmachine4_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re);
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine4_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine4_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine4_cmd_buffer_last_n;
always @(*) begin
	soc_videosoc_sdram_bankmachine4_cmd_payload_we <= 1'd0;
	soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine4_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine4_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
	soc_videosoc_sdram_bankmachine4_req_wdata_ready <= 1'd0;
	vns_bankmachine4_next_state <= 3'd0;
	soc_videosoc_sdram_bankmachine4_req_rdata_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine4_refresh_gnt <= 1'd0;
	soc_videosoc_sdram_bankmachine4_cmd_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
	vns_bankmachine4_next_state <= vns_bankmachine4_state;
	case (vns_bankmachine4_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine4_twtpcon_ready & soc_videosoc_sdram_bankmachine4_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine4_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine4_cmd_ready) begin
					vns_bankmachine4_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine4_twtpcon_ready & soc_videosoc_sdram_bankmachine4_trascon_ready)) begin
				vns_bankmachine4_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine4_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine4_trccon_ready) begin
				soc_videosoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine4_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine4_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine4_cmd_ready) begin
					vns_bankmachine4_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine4_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine4_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine4_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine4_refresh_req)) begin
				vns_bankmachine4_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine4_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine4_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine4_refresh_req) begin
				vns_bankmachine4_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine4_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine4_row_opened) begin
						if (soc_videosoc_sdram_bankmachine4_row_hit) begin
							soc_videosoc_sdram_bankmachine4_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine4_req_wdata_ready <= soc_videosoc_sdram_bankmachine4_cmd_ready;
								soc_videosoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine4_req_rdata_valid <= soc_videosoc_sdram_bankmachine4_cmd_ready;
								soc_videosoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine4_cmd_ready & soc_videosoc_sdram_bankmachine4_auto_precharge)) begin
								vns_bankmachine4_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine4_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine4_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine5_req_valid;
assign soc_videosoc_sdram_bankmachine5_req_ready = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine5_req_we;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine5_req_addr;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine5_req_wdata_ready | soc_videosoc_sdram_bankmachine5_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine5_req_lock = (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine5_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine5_row_hit = (soc_videosoc_sdram_bankmachine5_row == soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
	soc_videosoc_sdram_bankmachine5_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine5_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine5_cmd_payload_a <= soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine5_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine5_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine5_twtpcon_valid = ((soc_videosoc_sdram_bankmachine5_cmd_valid & soc_videosoc_sdram_bankmachine5_cmd_ready) & soc_videosoc_sdram_bankmachine5_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine5_trccon_valid = ((soc_videosoc_sdram_bankmachine5_cmd_valid & soc_videosoc_sdram_bankmachine5_cmd_ready) & soc_videosoc_sdram_bankmachine5_row_open);
assign soc_videosoc_sdram_bankmachine5_trascon_valid = ((soc_videosoc_sdram_bankmachine5_cmd_valid & soc_videosoc_sdram_bankmachine5_cmd_ready) & soc_videosoc_sdram_bankmachine5_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine5_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine5_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine5_auto_precharge <= (soc_videosoc_sdram_bankmachine5_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re);
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine5_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine5_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine5_cmd_buffer_last_n;
always @(*) begin
	soc_videosoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine5_refresh_gnt <= 1'd0;
	soc_videosoc_sdram_bankmachine5_cmd_valid <= 1'd0;
	vns_bankmachine5_next_state <= 3'd0;
	soc_videosoc_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_bankmachine5_cmd_payload_we <= 1'd0;
	soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine5_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine5_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
	soc_videosoc_sdram_bankmachine5_req_wdata_ready <= 1'd0;
	soc_videosoc_sdram_bankmachine5_req_rdata_valid <= 1'd0;
	vns_bankmachine5_next_state <= vns_bankmachine5_state;
	case (vns_bankmachine5_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine5_twtpcon_ready & soc_videosoc_sdram_bankmachine5_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine5_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine5_cmd_ready) begin
					vns_bankmachine5_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine5_twtpcon_ready & soc_videosoc_sdram_bankmachine5_trascon_ready)) begin
				vns_bankmachine5_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine5_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine5_trccon_ready) begin
				soc_videosoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine5_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine5_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine5_cmd_ready) begin
					vns_bankmachine5_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine5_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine5_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine5_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine5_refresh_req)) begin
				vns_bankmachine5_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine5_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine5_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine5_refresh_req) begin
				vns_bankmachine5_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine5_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine5_row_opened) begin
						if (soc_videosoc_sdram_bankmachine5_row_hit) begin
							soc_videosoc_sdram_bankmachine5_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine5_req_wdata_ready <= soc_videosoc_sdram_bankmachine5_cmd_ready;
								soc_videosoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine5_req_rdata_valid <= soc_videosoc_sdram_bankmachine5_cmd_ready;
								soc_videosoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine5_cmd_ready & soc_videosoc_sdram_bankmachine5_auto_precharge)) begin
								vns_bankmachine5_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine5_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine5_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine6_req_valid;
assign soc_videosoc_sdram_bankmachine6_req_ready = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine6_req_we;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine6_req_addr;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine6_req_wdata_ready | soc_videosoc_sdram_bankmachine6_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine6_req_lock = (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine6_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine6_row_hit = (soc_videosoc_sdram_bankmachine6_row == soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
	soc_videosoc_sdram_bankmachine6_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine6_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine6_cmd_payload_a <= soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine6_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine6_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine6_twtpcon_valid = ((soc_videosoc_sdram_bankmachine6_cmd_valid & soc_videosoc_sdram_bankmachine6_cmd_ready) & soc_videosoc_sdram_bankmachine6_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine6_trccon_valid = ((soc_videosoc_sdram_bankmachine6_cmd_valid & soc_videosoc_sdram_bankmachine6_cmd_ready) & soc_videosoc_sdram_bankmachine6_row_open);
assign soc_videosoc_sdram_bankmachine6_trascon_valid = ((soc_videosoc_sdram_bankmachine6_cmd_valid & soc_videosoc_sdram_bankmachine6_cmd_ready) & soc_videosoc_sdram_bankmachine6_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine6_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine6_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine6_auto_precharge <= (soc_videosoc_sdram_bankmachine6_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re);
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine6_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine6_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine6_cmd_buffer_last_n;
always @(*) begin
	vns_bankmachine6_next_state <= 3'd0;
	soc_videosoc_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_bankmachine6_cmd_payload_we <= 1'd0;
	soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine6_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine6_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
	soc_videosoc_sdram_bankmachine6_req_wdata_ready <= 1'd0;
	soc_videosoc_sdram_bankmachine6_req_rdata_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine6_refresh_gnt <= 1'd0;
	soc_videosoc_sdram_bankmachine6_cmd_valid <= 1'd0;
	vns_bankmachine6_next_state <= vns_bankmachine6_state;
	case (vns_bankmachine6_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine6_twtpcon_ready & soc_videosoc_sdram_bankmachine6_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine6_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine6_cmd_ready) begin
					vns_bankmachine6_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine6_twtpcon_ready & soc_videosoc_sdram_bankmachine6_trascon_ready)) begin
				vns_bankmachine6_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine6_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine6_trccon_ready) begin
				soc_videosoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine6_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine6_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine6_cmd_ready) begin
					vns_bankmachine6_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine6_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine6_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine6_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine6_refresh_req)) begin
				vns_bankmachine6_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine6_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine6_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine6_refresh_req) begin
				vns_bankmachine6_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine6_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine6_row_opened) begin
						if (soc_videosoc_sdram_bankmachine6_row_hit) begin
							soc_videosoc_sdram_bankmachine6_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine6_req_wdata_ready <= soc_videosoc_sdram_bankmachine6_cmd_ready;
								soc_videosoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine6_req_rdata_valid <= soc_videosoc_sdram_bankmachine6_cmd_ready;
								soc_videosoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine6_cmd_ready & soc_videosoc_sdram_bankmachine6_auto_precharge)) begin
								vns_bankmachine6_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine6_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine6_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = soc_videosoc_sdram_bankmachine7_req_valid;
assign soc_videosoc_sdram_bankmachine7_req_ready = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = soc_videosoc_sdram_bankmachine7_req_we;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = soc_videosoc_sdram_bankmachine7_req_addr;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_valid = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready = soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_ready;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_first = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_last = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_payload_we = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_source_ready = (soc_videosoc_sdram_bankmachine7_req_wdata_ready | soc_videosoc_sdram_bankmachine7_req_rdata_valid);
assign soc_videosoc_sdram_bankmachine7_req_lock = (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid | soc_videosoc_sdram_bankmachine7_cmd_buffer_source_valid);
assign soc_videosoc_sdram_bankmachine7_row_hit = (soc_videosoc_sdram_bankmachine7_row == soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8]);
assign soc_videosoc_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
	soc_videosoc_sdram_bankmachine7_cmd_payload_a <= 13'd0;
	if (soc_videosoc_sdram_bankmachine7_row_col_n_addr_sel) begin
		soc_videosoc_sdram_bankmachine7_cmd_payload_a <= soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8];
	end else begin
		soc_videosoc_sdram_bankmachine7_cmd_payload_a <= ((soc_videosoc_sdram_bankmachine7_auto_precharge <<< 4'd10) | {soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});
	end
end
assign soc_videosoc_sdram_bankmachine7_twtpcon_valid = ((soc_videosoc_sdram_bankmachine7_cmd_valid & soc_videosoc_sdram_bankmachine7_cmd_ready) & soc_videosoc_sdram_bankmachine7_cmd_payload_is_write);
assign soc_videosoc_sdram_bankmachine7_trccon_valid = ((soc_videosoc_sdram_bankmachine7_cmd_valid & soc_videosoc_sdram_bankmachine7_cmd_ready) & soc_videosoc_sdram_bankmachine7_row_open);
assign soc_videosoc_sdram_bankmachine7_trascon_valid = ((soc_videosoc_sdram_bankmachine7_cmd_valid & soc_videosoc_sdram_bankmachine7_cmd_ready) & soc_videosoc_sdram_bankmachine7_row_open);
always @(*) begin
	soc_videosoc_sdram_bankmachine7_auto_precharge <= 1'd0;
	if ((soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid & soc_videosoc_sdram_bankmachine7_cmd_buffer_source_valid)) begin
		if ((soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20:8] != soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8])) begin
			soc_videosoc_sdram_bankmachine7_auto_precharge <= (soc_videosoc_sdram_bankmachine7_row_close == 1'd0);
		end
	end
end
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last, soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first, soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_valid = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_first = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_last = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace) begin
		soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
	end
end
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace));
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read = (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re);
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 4'd8);
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0);
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_pipe_ce = (soc_videosoc_sdram_bankmachine7_cmd_buffer_source_ready | (~soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n));
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_ready = soc_videosoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_source_valid = soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_busy = (1'd0 | soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n);
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_source_first = soc_videosoc_sdram_bankmachine7_cmd_buffer_first_n;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_source_last = soc_videosoc_sdram_bankmachine7_cmd_buffer_last_n;
always @(*) begin
	soc_videosoc_sdram_bankmachine7_row_open <= 1'd0;
	soc_videosoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
	soc_videosoc_sdram_bankmachine7_row_close <= 1'd0;
	soc_videosoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
	soc_videosoc_sdram_bankmachine7_req_wdata_ready <= 1'd0;
	soc_videosoc_sdram_bankmachine7_req_rdata_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
	soc_videosoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
	soc_videosoc_sdram_bankmachine7_refresh_gnt <= 1'd0;
	soc_videosoc_sdram_bankmachine7_cmd_valid <= 1'd0;
	soc_videosoc_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_bankmachine7_cmd_payload_we <= 1'd0;
	vns_bankmachine7_next_state <= 3'd0;
	vns_bankmachine7_next_state <= vns_bankmachine7_state;
	case (vns_bankmachine7_state)
		1'd1: begin
			if ((soc_videosoc_sdram_bankmachine7_twtpcon_ready & soc_videosoc_sdram_bankmachine7_trascon_ready)) begin
				soc_videosoc_sdram_bankmachine7_cmd_valid <= 1'd1;
				if (soc_videosoc_sdram_bankmachine7_cmd_ready) begin
					vns_bankmachine7_next_state <= 3'd5;
				end
				soc_videosoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
				soc_videosoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
				soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_videosoc_sdram_bankmachine7_twtpcon_ready & soc_videosoc_sdram_bankmachine7_trascon_ready)) begin
				vns_bankmachine7_next_state <= 3'd5;
			end
			soc_videosoc_sdram_bankmachine7_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_videosoc_sdram_bankmachine7_trccon_ready) begin
				soc_videosoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
				soc_videosoc_sdram_bankmachine7_row_open <= 1'd1;
				soc_videosoc_sdram_bankmachine7_cmd_valid <= 1'd1;
				soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
				if (soc_videosoc_sdram_bankmachine7_cmd_ready) begin
					vns_bankmachine7_next_state <= 3'd6;
				end
				soc_videosoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_videosoc_sdram_bankmachine7_twtpcon_ready) begin
				soc_videosoc_sdram_bankmachine7_refresh_gnt <= 1'd1;
			end
			soc_videosoc_sdram_bankmachine7_row_close <= 1'd1;
			soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_videosoc_sdram_bankmachine7_refresh_req)) begin
				vns_bankmachine7_next_state <= 1'd0;
			end
		end
		3'd5: begin
			vns_bankmachine7_next_state <= 2'd3;
		end
		3'd6: begin
			vns_bankmachine7_next_state <= 1'd0;
		end
		default: begin
			if (soc_videosoc_sdram_bankmachine7_refresh_req) begin
				vns_bankmachine7_next_state <= 3'd4;
			end else begin
				if (soc_videosoc_sdram_bankmachine7_cmd_buffer_source_valid) begin
					if (soc_videosoc_sdram_bankmachine7_row_opened) begin
						if (soc_videosoc_sdram_bankmachine7_row_hit) begin
							soc_videosoc_sdram_bankmachine7_cmd_valid <= 1'd1;
							if (soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_we) begin
								soc_videosoc_sdram_bankmachine7_req_wdata_ready <= soc_videosoc_sdram_bankmachine7_cmd_ready;
								soc_videosoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
								soc_videosoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
							end else begin
								soc_videosoc_sdram_bankmachine7_req_rdata_valid <= soc_videosoc_sdram_bankmachine7_cmd_ready;
								soc_videosoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
							end
							soc_videosoc_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
							if ((soc_videosoc_sdram_bankmachine7_cmd_ready & soc_videosoc_sdram_bankmachine7_auto_precharge)) begin
								vns_bankmachine7_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine7_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine7_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_videosoc_sdram_trrdcon_valid = ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & ((soc_videosoc_sdram_choose_cmd_cmd_payload_ras & (~soc_videosoc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_videosoc_sdram_choose_cmd_cmd_payload_we)));
assign soc_videosoc_sdram_tfawcon_valid = ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & ((soc_videosoc_sdram_choose_cmd_cmd_payload_ras & (~soc_videosoc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_videosoc_sdram_choose_cmd_cmd_payload_we)));
assign soc_videosoc_sdram_ras_allowed = (soc_videosoc_sdram_trrdcon_ready & soc_videosoc_sdram_tfawcon_ready);
assign soc_videosoc_sdram_tccdcon_valid = ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_cmd_payload_is_write | soc_videosoc_sdram_choose_req_cmd_payload_is_read));
assign soc_videosoc_sdram_cas_allowed = soc_videosoc_sdram_tccdcon_ready;
assign soc_videosoc_sdram_twtrcon_valid = ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_is_write);
assign soc_videosoc_sdram_read_available = ((((((((soc_videosoc_sdram_bankmachine0_cmd_valid & soc_videosoc_sdram_bankmachine0_cmd_payload_is_read) | (soc_videosoc_sdram_bankmachine1_cmd_valid & soc_videosoc_sdram_bankmachine1_cmd_payload_is_read)) | (soc_videosoc_sdram_bankmachine2_cmd_valid & soc_videosoc_sdram_bankmachine2_cmd_payload_is_read)) | (soc_videosoc_sdram_bankmachine3_cmd_valid & soc_videosoc_sdram_bankmachine3_cmd_payload_is_read)) | (soc_videosoc_sdram_bankmachine4_cmd_valid & soc_videosoc_sdram_bankmachine4_cmd_payload_is_read)) | (soc_videosoc_sdram_bankmachine5_cmd_valid & soc_videosoc_sdram_bankmachine5_cmd_payload_is_read)) | (soc_videosoc_sdram_bankmachine6_cmd_valid & soc_videosoc_sdram_bankmachine6_cmd_payload_is_read)) | (soc_videosoc_sdram_bankmachine7_cmd_valid & soc_videosoc_sdram_bankmachine7_cmd_payload_is_read));
assign soc_videosoc_sdram_write_available = ((((((((soc_videosoc_sdram_bankmachine0_cmd_valid & soc_videosoc_sdram_bankmachine0_cmd_payload_is_write) | (soc_videosoc_sdram_bankmachine1_cmd_valid & soc_videosoc_sdram_bankmachine1_cmd_payload_is_write)) | (soc_videosoc_sdram_bankmachine2_cmd_valid & soc_videosoc_sdram_bankmachine2_cmd_payload_is_write)) | (soc_videosoc_sdram_bankmachine3_cmd_valid & soc_videosoc_sdram_bankmachine3_cmd_payload_is_write)) | (soc_videosoc_sdram_bankmachine4_cmd_valid & soc_videosoc_sdram_bankmachine4_cmd_payload_is_write)) | (soc_videosoc_sdram_bankmachine5_cmd_valid & soc_videosoc_sdram_bankmachine5_cmd_payload_is_write)) | (soc_videosoc_sdram_bankmachine6_cmd_valid & soc_videosoc_sdram_bankmachine6_cmd_payload_is_write)) | (soc_videosoc_sdram_bankmachine7_cmd_valid & soc_videosoc_sdram_bankmachine7_cmd_payload_is_write));
assign soc_videosoc_sdram_max_time0 = (soc_videosoc_sdram_time0 == 1'd0);
assign soc_videosoc_sdram_max_time1 = (soc_videosoc_sdram_time1 == 1'd0);
assign soc_videosoc_sdram_bankmachine0_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_bankmachine1_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_bankmachine2_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_bankmachine3_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_bankmachine4_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_bankmachine5_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_bankmachine6_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_bankmachine7_refresh_req = soc_videosoc_sdram_cmd_valid;
assign soc_videosoc_sdram_go_to_refresh = (((((((soc_videosoc_sdram_bankmachine0_refresh_gnt & soc_videosoc_sdram_bankmachine1_refresh_gnt) & soc_videosoc_sdram_bankmachine2_refresh_gnt) & soc_videosoc_sdram_bankmachine3_refresh_gnt) & soc_videosoc_sdram_bankmachine4_refresh_gnt) & soc_videosoc_sdram_bankmachine5_refresh_gnt) & soc_videosoc_sdram_bankmachine6_refresh_gnt) & soc_videosoc_sdram_bankmachine7_refresh_gnt);
assign soc_videosoc_sdram_interface_rdata = {soc_videosoc_sdram_dfi_p1_rddata, soc_videosoc_sdram_dfi_p0_rddata};
assign {soc_videosoc_sdram_dfi_p1_wrdata, soc_videosoc_sdram_dfi_p0_wrdata} = soc_videosoc_sdram_interface_wdata;
assign {soc_videosoc_sdram_dfi_p1_wrdata_mask, soc_videosoc_sdram_dfi_p0_wrdata_mask} = (~soc_videosoc_sdram_interface_wdata_we);
always @(*) begin
	soc_videosoc_sdram_choose_cmd_valids <= 8'd0;
	soc_videosoc_sdram_choose_cmd_valids[0] <= (soc_videosoc_sdram_bankmachine0_cmd_valid & (((soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine0_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine0_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine0_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine0_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine0_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
	soc_videosoc_sdram_choose_cmd_valids[1] <= (soc_videosoc_sdram_bankmachine1_cmd_valid & (((soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine1_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine1_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine1_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine1_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine1_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
	soc_videosoc_sdram_choose_cmd_valids[2] <= (soc_videosoc_sdram_bankmachine2_cmd_valid & (((soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine2_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine2_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine2_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine2_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine2_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
	soc_videosoc_sdram_choose_cmd_valids[3] <= (soc_videosoc_sdram_bankmachine3_cmd_valid & (((soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine3_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine3_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine3_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine3_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine3_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
	soc_videosoc_sdram_choose_cmd_valids[4] <= (soc_videosoc_sdram_bankmachine4_cmd_valid & (((soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine4_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine4_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine4_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine4_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine4_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
	soc_videosoc_sdram_choose_cmd_valids[5] <= (soc_videosoc_sdram_bankmachine5_cmd_valid & (((soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine5_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine5_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine5_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine5_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine5_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
	soc_videosoc_sdram_choose_cmd_valids[6] <= (soc_videosoc_sdram_bankmachine6_cmd_valid & (((soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine6_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine6_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine6_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine6_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine6_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
	soc_videosoc_sdram_choose_cmd_valids[7] <= (soc_videosoc_sdram_bankmachine7_cmd_valid & (((soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd & soc_videosoc_sdram_choose_cmd_want_cmds) & ((~((soc_videosoc_sdram_bankmachine7_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine7_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine7_cmd_payload_we))) | soc_videosoc_sdram_choose_cmd_want_activates)) | ((soc_videosoc_sdram_bankmachine7_cmd_payload_is_read == soc_videosoc_sdram_choose_cmd_want_reads) & (soc_videosoc_sdram_bankmachine7_cmd_payload_is_write == soc_videosoc_sdram_choose_cmd_want_writes))));
end
assign soc_videosoc_sdram_choose_cmd_request = soc_videosoc_sdram_choose_cmd_valids;
assign soc_videosoc_sdram_choose_cmd_cmd_valid = vns_comb_rhs_array_muxed0;
assign soc_videosoc_sdram_choose_cmd_cmd_payload_a = vns_comb_rhs_array_muxed1;
assign soc_videosoc_sdram_choose_cmd_cmd_payload_ba = vns_comb_rhs_array_muxed2;
assign soc_videosoc_sdram_choose_cmd_cmd_payload_is_read = vns_comb_rhs_array_muxed3;
assign soc_videosoc_sdram_choose_cmd_cmd_payload_is_write = vns_comb_rhs_array_muxed4;
assign soc_videosoc_sdram_choose_cmd_cmd_payload_is_cmd = vns_comb_rhs_array_muxed5;
always @(*) begin
	soc_videosoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (soc_videosoc_sdram_choose_cmd_cmd_valid) begin
		soc_videosoc_sdram_choose_cmd_cmd_payload_cas <= vns_comb_t_array_muxed0;
	end
end
always @(*) begin
	soc_videosoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (soc_videosoc_sdram_choose_cmd_cmd_valid) begin
		soc_videosoc_sdram_choose_cmd_cmd_payload_ras <= vns_comb_t_array_muxed1;
	end
end
always @(*) begin
	soc_videosoc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (soc_videosoc_sdram_choose_cmd_cmd_valid) begin
		soc_videosoc_sdram_choose_cmd_cmd_payload_we <= vns_comb_t_array_muxed2;
	end
end
assign soc_videosoc_sdram_choose_cmd_ce = (soc_videosoc_sdram_choose_cmd_cmd_ready | (~soc_videosoc_sdram_choose_cmd_cmd_valid));
always @(*) begin
	soc_videosoc_sdram_choose_req_valids <= 8'd0;
	soc_videosoc_sdram_choose_req_valids[0] <= (soc_videosoc_sdram_bankmachine0_cmd_valid & (((soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine0_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine0_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine0_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine0_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine0_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
	soc_videosoc_sdram_choose_req_valids[1] <= (soc_videosoc_sdram_bankmachine1_cmd_valid & (((soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine1_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine1_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine1_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine1_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine1_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
	soc_videosoc_sdram_choose_req_valids[2] <= (soc_videosoc_sdram_bankmachine2_cmd_valid & (((soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine2_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine2_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine2_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine2_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine2_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
	soc_videosoc_sdram_choose_req_valids[3] <= (soc_videosoc_sdram_bankmachine3_cmd_valid & (((soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine3_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine3_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine3_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine3_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine3_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
	soc_videosoc_sdram_choose_req_valids[4] <= (soc_videosoc_sdram_bankmachine4_cmd_valid & (((soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine4_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine4_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine4_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine4_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine4_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
	soc_videosoc_sdram_choose_req_valids[5] <= (soc_videosoc_sdram_bankmachine5_cmd_valid & (((soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine5_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine5_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine5_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine5_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine5_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
	soc_videosoc_sdram_choose_req_valids[6] <= (soc_videosoc_sdram_bankmachine6_cmd_valid & (((soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine6_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine6_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine6_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine6_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine6_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
	soc_videosoc_sdram_choose_req_valids[7] <= (soc_videosoc_sdram_bankmachine7_cmd_valid & (((soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd & soc_videosoc_sdram_choose_req_want_cmds) & ((~((soc_videosoc_sdram_bankmachine7_cmd_payload_ras & (~soc_videosoc_sdram_bankmachine7_cmd_payload_cas)) & (~soc_videosoc_sdram_bankmachine7_cmd_payload_we))) | soc_videosoc_sdram_choose_req_want_activates)) | ((soc_videosoc_sdram_bankmachine7_cmd_payload_is_read == soc_videosoc_sdram_choose_req_want_reads) & (soc_videosoc_sdram_bankmachine7_cmd_payload_is_write == soc_videosoc_sdram_choose_req_want_writes))));
end
assign soc_videosoc_sdram_choose_req_request = soc_videosoc_sdram_choose_req_valids;
assign soc_videosoc_sdram_choose_req_cmd_valid = vns_comb_rhs_array_muxed6;
assign soc_videosoc_sdram_choose_req_cmd_payload_a = vns_comb_rhs_array_muxed7;
assign soc_videosoc_sdram_choose_req_cmd_payload_ba = vns_comb_rhs_array_muxed8;
assign soc_videosoc_sdram_choose_req_cmd_payload_is_read = vns_comb_rhs_array_muxed9;
assign soc_videosoc_sdram_choose_req_cmd_payload_is_write = vns_comb_rhs_array_muxed10;
assign soc_videosoc_sdram_choose_req_cmd_payload_is_cmd = vns_comb_rhs_array_muxed11;
always @(*) begin
	soc_videosoc_sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (soc_videosoc_sdram_choose_req_cmd_valid) begin
		soc_videosoc_sdram_choose_req_cmd_payload_cas <= vns_comb_t_array_muxed3;
	end
end
always @(*) begin
	soc_videosoc_sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (soc_videosoc_sdram_choose_req_cmd_valid) begin
		soc_videosoc_sdram_choose_req_cmd_payload_ras <= vns_comb_t_array_muxed4;
	end
end
always @(*) begin
	soc_videosoc_sdram_choose_req_cmd_payload_we <= 1'd0;
	if (soc_videosoc_sdram_choose_req_cmd_valid) begin
		soc_videosoc_sdram_choose_req_cmd_payload_we <= vns_comb_t_array_muxed5;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 1'd0))) begin
		soc_videosoc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 1'd0))) begin
		soc_videosoc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 1'd1))) begin
		soc_videosoc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 1'd1))) begin
		soc_videosoc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 2'd2))) begin
		soc_videosoc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 2'd2))) begin
		soc_videosoc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 2'd3))) begin
		soc_videosoc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 2'd3))) begin
		soc_videosoc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine4_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 3'd4))) begin
		soc_videosoc_sdram_bankmachine4_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 3'd4))) begin
		soc_videosoc_sdram_bankmachine4_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine5_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 3'd5))) begin
		soc_videosoc_sdram_bankmachine5_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 3'd5))) begin
		soc_videosoc_sdram_bankmachine5_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine6_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 3'd6))) begin
		soc_videosoc_sdram_bankmachine6_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 3'd6))) begin
		soc_videosoc_sdram_bankmachine6_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_videosoc_sdram_bankmachine7_cmd_ready <= 1'd0;
	if (((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & (soc_videosoc_sdram_choose_cmd_grant == 3'd7))) begin
		soc_videosoc_sdram_bankmachine7_cmd_ready <= 1'd1;
	end
	if (((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & (soc_videosoc_sdram_choose_req_grant == 3'd7))) begin
		soc_videosoc_sdram_bankmachine7_cmd_ready <= 1'd1;
	end
end
assign soc_videosoc_sdram_choose_req_ce = (soc_videosoc_sdram_choose_req_cmd_ready | (~soc_videosoc_sdram_choose_req_cmd_valid));
assign soc_videosoc_sdram_dfi_p0_reset_n = 1'd1;
assign soc_videosoc_sdram_dfi_p0_cke = {1{soc_videosoc_sdram_steerer0}};
assign soc_videosoc_sdram_dfi_p0_odt = {1{soc_videosoc_sdram_steerer1}};
assign soc_videosoc_sdram_dfi_p1_reset_n = 1'd1;
assign soc_videosoc_sdram_dfi_p1_cke = {1{soc_videosoc_sdram_steerer2}};
assign soc_videosoc_sdram_dfi_p1_odt = {1{soc_videosoc_sdram_steerer3}};
always @(*) begin
	soc_videosoc_sdram_choose_req_want_writes <= 1'd0;
	soc_videosoc_sdram_cmd_ready <= 1'd0;
	soc_videosoc_sdram_en0 <= 1'd0;
	soc_videosoc_sdram_choose_req_cmd_ready <= 1'd0;
	soc_videosoc_sdram_en1 <= 1'd0;
	soc_videosoc_sdram_steerer_sel0 <= 2'd0;
	soc_videosoc_sdram_steerer_sel1 <= 2'd0;
	soc_videosoc_sdram_choose_cmd_want_activates <= 1'd0;
	vns_multiplexer_next_state <= 3'd0;
	soc_videosoc_sdram_choose_cmd_cmd_ready <= 1'd0;
	soc_videosoc_sdram_choose_req_want_reads <= 1'd0;
	vns_multiplexer_next_state <= vns_multiplexer_state;
	case (vns_multiplexer_state)
		1'd1: begin
			soc_videosoc_sdram_en1 <= 1'd1;
			soc_videosoc_sdram_choose_req_want_writes <= 1'd1;
			if (1'd0) begin
				soc_videosoc_sdram_choose_req_cmd_ready <= (soc_videosoc_sdram_cas_allowed & ((~((soc_videosoc_sdram_choose_req_cmd_payload_ras & (~soc_videosoc_sdram_choose_req_cmd_payload_cas)) & (~soc_videosoc_sdram_choose_req_cmd_payload_we))) | soc_videosoc_sdram_ras_allowed));
			end else begin
				soc_videosoc_sdram_choose_cmd_want_activates <= soc_videosoc_sdram_ras_allowed;
				soc_videosoc_sdram_choose_cmd_cmd_ready <= ((~((soc_videosoc_sdram_choose_cmd_cmd_payload_ras & (~soc_videosoc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_videosoc_sdram_choose_cmd_cmd_payload_we))) | soc_videosoc_sdram_ras_allowed);
				soc_videosoc_sdram_choose_req_cmd_ready <= soc_videosoc_sdram_cas_allowed;
			end
			soc_videosoc_sdram_steerer_sel0 <= 1'd1;
			soc_videosoc_sdram_steerer_sel1 <= 2'd2;
			if (soc_videosoc_sdram_read_available) begin
				if (((~soc_videosoc_sdram_write_available) | soc_videosoc_sdram_max_time1)) begin
					vns_multiplexer_next_state <= 2'd3;
				end
			end
			if (soc_videosoc_sdram_go_to_refresh) begin
				vns_multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			soc_videosoc_sdram_steerer_sel0 <= 2'd3;
			soc_videosoc_sdram_cmd_ready <= 1'd1;
			if (soc_videosoc_sdram_cmd_last) begin
				vns_multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (soc_videosoc_sdram_twtrcon_ready) begin
				vns_multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			vns_multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			vns_multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			vns_multiplexer_next_state <= 3'd7;
		end
		3'd7: begin
			vns_multiplexer_next_state <= 1'd1;
		end
		default: begin
			soc_videosoc_sdram_en0 <= 1'd1;
			soc_videosoc_sdram_choose_req_want_reads <= 1'd1;
			if (1'd0) begin
				soc_videosoc_sdram_choose_req_cmd_ready <= (soc_videosoc_sdram_cas_allowed & ((~((soc_videosoc_sdram_choose_req_cmd_payload_ras & (~soc_videosoc_sdram_choose_req_cmd_payload_cas)) & (~soc_videosoc_sdram_choose_req_cmd_payload_we))) | soc_videosoc_sdram_ras_allowed));
			end else begin
				soc_videosoc_sdram_choose_cmd_want_activates <= soc_videosoc_sdram_ras_allowed;
				soc_videosoc_sdram_choose_cmd_cmd_ready <= ((~((soc_videosoc_sdram_choose_cmd_cmd_payload_ras & (~soc_videosoc_sdram_choose_cmd_cmd_payload_cas)) & (~soc_videosoc_sdram_choose_cmd_cmd_payload_we))) | soc_videosoc_sdram_ras_allowed);
				soc_videosoc_sdram_choose_req_cmd_ready <= soc_videosoc_sdram_cas_allowed;
			end
			soc_videosoc_sdram_steerer_sel0 <= 2'd2;
			soc_videosoc_sdram_steerer_sel1 <= 1'd1;
			if (soc_videosoc_sdram_write_available) begin
				if (((~soc_videosoc_sdram_read_available) | soc_videosoc_sdram_max_time0)) begin
					vns_multiplexer_next_state <= 3'd4;
				end
			end
			if (soc_videosoc_sdram_go_to_refresh) begin
				vns_multiplexer_next_state <= 2'd2;
			end
		end
	endcase
end
assign vns_roundrobin0_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked4 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked3 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked2 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked1 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((vns_locked0 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin0_ce = ((~soc_videosoc_sdram_interface_bank0_valid) & (~soc_videosoc_sdram_interface_bank0_lock));
assign soc_videosoc_sdram_interface_bank0_addr = vns_comb_rhs_array_muxed12;
assign soc_videosoc_sdram_interface_bank0_we = vns_comb_rhs_array_muxed13;
assign soc_videosoc_sdram_interface_bank0_valid = vns_comb_rhs_array_muxed14;
assign vns_roundrobin1_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked9 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked8 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked7 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked6 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((vns_locked5 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin1_ce = ((~soc_videosoc_sdram_interface_bank1_valid) & (~soc_videosoc_sdram_interface_bank1_lock));
assign soc_videosoc_sdram_interface_bank1_addr = vns_comb_rhs_array_muxed15;
assign soc_videosoc_sdram_interface_bank1_we = vns_comb_rhs_array_muxed16;
assign soc_videosoc_sdram_interface_bank1_valid = vns_comb_rhs_array_muxed17;
assign vns_roundrobin2_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked14 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked13 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked12 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked11 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((vns_locked10 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin2_ce = ((~soc_videosoc_sdram_interface_bank2_valid) & (~soc_videosoc_sdram_interface_bank2_lock));
assign soc_videosoc_sdram_interface_bank2_addr = vns_comb_rhs_array_muxed18;
assign soc_videosoc_sdram_interface_bank2_we = vns_comb_rhs_array_muxed19;
assign soc_videosoc_sdram_interface_bank2_valid = vns_comb_rhs_array_muxed20;
assign vns_roundrobin3_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked19 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked18 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked17 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked16 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((vns_locked15 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin3_ce = ((~soc_videosoc_sdram_interface_bank3_valid) & (~soc_videosoc_sdram_interface_bank3_lock));
assign soc_videosoc_sdram_interface_bank3_addr = vns_comb_rhs_array_muxed21;
assign soc_videosoc_sdram_interface_bank3_we = vns_comb_rhs_array_muxed22;
assign soc_videosoc_sdram_interface_bank3_valid = vns_comb_rhs_array_muxed23;
assign vns_roundrobin4_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked24 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked23 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked22 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked21 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((vns_locked20 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin4_ce = ((~soc_videosoc_sdram_interface_bank4_valid) & (~soc_videosoc_sdram_interface_bank4_lock));
assign soc_videosoc_sdram_interface_bank4_addr = vns_comb_rhs_array_muxed24;
assign soc_videosoc_sdram_interface_bank4_we = vns_comb_rhs_array_muxed25;
assign soc_videosoc_sdram_interface_bank4_valid = vns_comb_rhs_array_muxed26;
assign vns_roundrobin5_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked29 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked28 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked27 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked26 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((vns_locked25 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin5_ce = ((~soc_videosoc_sdram_interface_bank5_valid) & (~soc_videosoc_sdram_interface_bank5_lock));
assign soc_videosoc_sdram_interface_bank5_addr = vns_comb_rhs_array_muxed27;
assign soc_videosoc_sdram_interface_bank5_we = vns_comb_rhs_array_muxed28;
assign soc_videosoc_sdram_interface_bank5_valid = vns_comb_rhs_array_muxed29;
assign vns_roundrobin6_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked34 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked33 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked32 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked31 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((vns_locked30 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin6_ce = ((~soc_videosoc_sdram_interface_bank6_valid) & (~soc_videosoc_sdram_interface_bank6_lock));
assign soc_videosoc_sdram_interface_bank6_addr = vns_comb_rhs_array_muxed30;
assign soc_videosoc_sdram_interface_bank6_we = vns_comb_rhs_array_muxed31;
assign soc_videosoc_sdram_interface_bank6_valid = vns_comb_rhs_array_muxed32;
assign vns_roundrobin7_request = {(((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked39 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0), (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked38 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0), (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked37 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0), (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked36 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0), (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((vns_locked35 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))))) & soc_videosoc_port_cmd_valid)};
assign vns_roundrobin7_ce = ((~soc_videosoc_sdram_interface_bank7_valid) & (~soc_videosoc_sdram_interface_bank7_lock));
assign soc_videosoc_sdram_interface_bank7_addr = vns_comb_rhs_array_muxed33;
assign soc_videosoc_sdram_interface_bank7_we = vns_comb_rhs_array_muxed34;
assign soc_videosoc_sdram_interface_bank7_valid = vns_comb_rhs_array_muxed35;
assign soc_videosoc_port_cmd_ready = ((((((((1'd0 | (((vns_roundrobin0_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((vns_locked0 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank0_ready)) | (((vns_roundrobin1_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((vns_locked5 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank1_ready)) | (((vns_roundrobin2_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((vns_locked10 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank2_ready)) | (((vns_roundrobin3_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((vns_locked15 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank3_ready)) | (((vns_roundrobin4_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((vns_locked20 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank4_ready)) | (((vns_roundrobin5_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((vns_locked25 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank5_ready)) | (((vns_roundrobin6_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((vns_locked30 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank6_ready)) | (((vns_roundrobin7_grant == 1'd0) & ((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((vns_locked35 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0)))))) & soc_videosoc_sdram_interface_bank7_ready));
assign soc_litedramnativeport0_cmd_ready0 = ((((((((1'd0 | (((vns_roundrobin0_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked1 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank0_ready)) | (((vns_roundrobin1_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked6 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank1_ready)) | (((vns_roundrobin2_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked11 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank2_ready)) | (((vns_roundrobin3_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked16 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank3_ready)) | (((vns_roundrobin4_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked21 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank4_ready)) | (((vns_roundrobin5_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked26 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank5_ready)) | (((vns_roundrobin6_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked31 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank6_ready)) | (((vns_roundrobin7_grant == 1'd1) & ((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked36 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1)))))) & soc_videosoc_sdram_interface_bank7_ready));
assign soc_litedramnativeport1_cmd_ready0 = ((((((((1'd0 | (((vns_roundrobin0_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked2 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank0_ready)) | (((vns_roundrobin1_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked7 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank1_ready)) | (((vns_roundrobin2_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked12 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank2_ready)) | (((vns_roundrobin3_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked17 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank3_ready)) | (((vns_roundrobin4_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked22 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank4_ready)) | (((vns_roundrobin5_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked27 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank5_ready)) | (((vns_roundrobin6_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked32 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank6_ready)) | (((vns_roundrobin7_grant == 2'd2) & ((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked37 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2)))))) & soc_videosoc_sdram_interface_bank7_ready));
assign soc_litedramnativeport2_cmd_ready0 = ((((((((1'd0 | (((vns_roundrobin0_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked3 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank0_ready)) | (((vns_roundrobin1_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked8 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank1_ready)) | (((vns_roundrobin2_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked13 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank2_ready)) | (((vns_roundrobin3_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked18 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank3_ready)) | (((vns_roundrobin4_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked23 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank4_ready)) | (((vns_roundrobin5_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked28 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank5_ready)) | (((vns_roundrobin6_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked33 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank6_ready)) | (((vns_roundrobin7_grant == 2'd3) & ((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked38 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3)))))) & soc_videosoc_sdram_interface_bank7_ready));
assign soc_litedramnativeport3_cmd_ready0 = ((((((((1'd0 | (((vns_roundrobin0_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked4 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank0_ready)) | (((vns_roundrobin1_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked9 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank1_ready)) | (((vns_roundrobin2_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked14 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank2_ready)) | (((vns_roundrobin3_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked19 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank3_ready)) | (((vns_roundrobin4_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked24 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank4_ready)) | (((vns_roundrobin5_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked29 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank5_ready)) | (((vns_roundrobin6_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked34 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank6_ready)) | (((vns_roundrobin7_grant == 3'd4) & ((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked39 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4)))))) & soc_videosoc_sdram_interface_bank7_ready));
assign soc_videosoc_port_wdata_ready = vns_new_master_wdata_ready0;
assign soc_litedramnativeport0_wdata_ready = vns_new_master_wdata_ready1;
assign soc_litedramnativeport1_wdata_ready = vns_new_master_wdata_ready2;
assign soc_litedramnativeport2_wdata_ready = vns_new_master_wdata_ready3;
assign soc_litedramnativeport3_wdata_ready = vns_new_master_wdata_ready4;
assign soc_videosoc_port_rdata_valid = vns_new_master_rdata_valid5;
assign soc_litedramnativeport0_rdata_valid0 = vns_new_master_rdata_valid11;
assign soc_litedramnativeport1_rdata_valid0 = vns_new_master_rdata_valid17;
assign soc_litedramnativeport2_rdata_valid0 = vns_new_master_rdata_valid23;
assign soc_litedramnativeport3_rdata_valid0 = vns_new_master_rdata_valid29;
always @(*) begin
	soc_videosoc_sdram_interface_wdata <= 64'd0;
	soc_videosoc_sdram_interface_wdata_we <= 8'd0;
	case ({vns_new_master_wdata_ready4, vns_new_master_wdata_ready3, vns_new_master_wdata_ready2, vns_new_master_wdata_ready1, vns_new_master_wdata_ready0})
		1'd1: begin
			soc_videosoc_sdram_interface_wdata <= soc_videosoc_port_wdata_payload_data;
			soc_videosoc_sdram_interface_wdata_we <= soc_videosoc_port_wdata_payload_we;
		end
		2'd2: begin
			soc_videosoc_sdram_interface_wdata <= soc_litedramnativeport0_wdata_payload_data;
			soc_videosoc_sdram_interface_wdata_we <= soc_litedramnativeport0_wdata_payload_we;
		end
		3'd4: begin
			soc_videosoc_sdram_interface_wdata <= soc_litedramnativeport1_wdata_payload_data;
			soc_videosoc_sdram_interface_wdata_we <= soc_litedramnativeport1_wdata_payload_we;
		end
		4'd8: begin
			soc_videosoc_sdram_interface_wdata <= soc_litedramnativeport2_wdata_payload_data;
			soc_videosoc_sdram_interface_wdata_we <= soc_litedramnativeport2_wdata_payload_we;
		end
		5'd16: begin
			soc_videosoc_sdram_interface_wdata <= soc_litedramnativeport3_wdata_payload_data;
			soc_videosoc_sdram_interface_wdata_we <= soc_litedramnativeport3_wdata_payload_we;
		end
		default: begin
			soc_videosoc_sdram_interface_wdata <= 1'd0;
			soc_videosoc_sdram_interface_wdata_we <= 1'd0;
		end
	endcase
end
assign soc_videosoc_port_rdata_payload_data = soc_videosoc_sdram_interface_rdata;
assign soc_litedramnativeport0_rdata_payload_data0 = soc_videosoc_sdram_interface_rdata;
assign soc_litedramnativeport1_rdata_payload_data0 = soc_videosoc_sdram_interface_rdata;
assign soc_litedramnativeport2_rdata_payload_data0 = soc_videosoc_sdram_interface_rdata;
assign soc_litedramnativeport3_rdata_payload_data0 = soc_videosoc_sdram_interface_rdata;
assign soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_din = {soc_litedramnativeportcdc0_cmd_fifo_fifo_in_last, soc_litedramnativeportcdc0_cmd_fifo_fifo_in_first, soc_litedramnativeportcdc0_cmd_fifo_fifo_in_payload_addr, soc_litedramnativeportcdc0_cmd_fifo_fifo_in_payload_we};
assign {soc_litedramnativeportcdc0_cmd_fifo_fifo_out_last, soc_litedramnativeportcdc0_cmd_fifo_fifo_out_first, soc_litedramnativeportcdc0_cmd_fifo_fifo_out_payload_addr, soc_litedramnativeportcdc0_cmd_fifo_fifo_out_payload_we} = soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_dout;
assign soc_litedramnativeportcdc0_cmd_fifo_sink_ready = soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_writable;
assign soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_we = soc_litedramnativeportcdc0_cmd_fifo_sink_valid;
assign soc_litedramnativeportcdc0_cmd_fifo_fifo_in_first = soc_litedramnativeportcdc0_cmd_fifo_sink_first;
assign soc_litedramnativeportcdc0_cmd_fifo_fifo_in_last = soc_litedramnativeportcdc0_cmd_fifo_sink_last;
assign soc_litedramnativeportcdc0_cmd_fifo_fifo_in_payload_we = soc_litedramnativeportcdc0_cmd_fifo_sink_payload_we;
assign soc_litedramnativeportcdc0_cmd_fifo_fifo_in_payload_addr = soc_litedramnativeportcdc0_cmd_fifo_sink_payload_addr;
assign soc_litedramnativeportcdc0_cmd_fifo_source_valid = soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_readable;
assign soc_litedramnativeportcdc0_cmd_fifo_source_first = soc_litedramnativeportcdc0_cmd_fifo_fifo_out_first;
assign soc_litedramnativeportcdc0_cmd_fifo_source_last = soc_litedramnativeportcdc0_cmd_fifo_fifo_out_last;
assign soc_litedramnativeportcdc0_cmd_fifo_source_payload_we = soc_litedramnativeportcdc0_cmd_fifo_fifo_out_payload_we;
assign soc_litedramnativeportcdc0_cmd_fifo_source_payload_addr = soc_litedramnativeportcdc0_cmd_fifo_fifo_out_payload_addr;
assign soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_re = soc_litedramnativeportcdc0_cmd_fifo_source_ready;
assign soc_litedramnativeportcdc0_cmd_fifo_graycounter0_ce = (soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_writable & soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_we);
assign soc_litedramnativeportcdc0_cmd_fifo_graycounter1_ce = (soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_readable & soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_re);
assign soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_writable = (((soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[2] == soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[2]) | (soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[1] == soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[1])) | (soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[0] != soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[0]));
assign soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_readable = (soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q != soc_litedramnativeportcdc0_cmd_fifo_produce_rdomain);
assign soc_litedramnativeportcdc0_cmd_fifo_wrport_adr = soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary[1:0];
assign soc_litedramnativeportcdc0_cmd_fifo_wrport_dat_w = soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_din;
assign soc_litedramnativeportcdc0_cmd_fifo_wrport_we = soc_litedramnativeportcdc0_cmd_fifo_graycounter0_ce;
assign soc_litedramnativeportcdc0_cmd_fifo_rdport_adr = soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary[1:0];
assign soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_dout = soc_litedramnativeportcdc0_cmd_fifo_rdport_dat_r;
always @(*) begin
	soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next_binary <= 3'd0;
	if (soc_litedramnativeportcdc0_cmd_fifo_graycounter0_ce) begin
		soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next_binary <= (soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next_binary <= soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary;
	end
end
assign soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next = (soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next_binary ^ soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next_binary[2:1]);
always @(*) begin
	soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary <= 3'd0;
	if (soc_litedramnativeportcdc0_cmd_fifo_graycounter1_ce) begin
		soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary <= (soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary <= soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary;
	end
end
assign soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next = (soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary ^ soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary[2:1]);
assign soc_litedramnativeportcdc0_cmd_fifo_sink_valid = soc_litedramnativeport0_cmd_valid1;
assign soc_litedramnativeport0_cmd_ready1 = soc_litedramnativeportcdc0_cmd_fifo_sink_ready;
assign soc_litedramnativeportcdc0_cmd_fifo_sink_first = soc_litedramnativeport0_cmd_first;
assign soc_litedramnativeportcdc0_cmd_fifo_sink_last = soc_litedramnativeport0_cmd_last;
assign soc_litedramnativeportcdc0_cmd_fifo_sink_payload_we = soc_litedramnativeport0_cmd_payload_we1;
assign soc_litedramnativeportcdc0_cmd_fifo_sink_payload_addr = soc_litedramnativeport0_cmd_payload_addr1;
assign soc_litedramnativeport2_cmd_valid0 = soc_litedramnativeportcdc0_cmd_fifo_source_valid;
assign soc_litedramnativeportcdc0_cmd_fifo_source_ready = soc_litedramnativeport2_cmd_ready0;
assign soc_litedramnativeport2_cmd_first0 = soc_litedramnativeportcdc0_cmd_fifo_source_first;
assign soc_litedramnativeport2_cmd_last0 = soc_litedramnativeportcdc0_cmd_fifo_source_last;
assign soc_litedramnativeport2_cmd_payload_we0 = soc_litedramnativeportcdc0_cmd_fifo_source_payload_we;
assign soc_litedramnativeport2_cmd_payload_addr0 = soc_litedramnativeportcdc0_cmd_fifo_source_payload_addr;
assign soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_din = {soc_litedramnativeportcdc0_rdata_fifo_fifo_in_last, soc_litedramnativeportcdc0_rdata_fifo_fifo_in_first, soc_litedramnativeportcdc0_rdata_fifo_fifo_in_payload_data};
assign {soc_litedramnativeportcdc0_rdata_fifo_fifo_out_last, soc_litedramnativeportcdc0_rdata_fifo_fifo_out_first, soc_litedramnativeportcdc0_rdata_fifo_fifo_out_payload_data} = soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_dout;
assign soc_litedramnativeportcdc0_rdata_fifo_sink_ready = soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_writable;
assign soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_we = soc_litedramnativeportcdc0_rdata_fifo_sink_valid;
assign soc_litedramnativeportcdc0_rdata_fifo_fifo_in_first = soc_litedramnativeportcdc0_rdata_fifo_sink_first;
assign soc_litedramnativeportcdc0_rdata_fifo_fifo_in_last = soc_litedramnativeportcdc0_rdata_fifo_sink_last;
assign soc_litedramnativeportcdc0_rdata_fifo_fifo_in_payload_data = soc_litedramnativeportcdc0_rdata_fifo_sink_payload_data;
assign soc_litedramnativeportcdc0_rdata_fifo_source_valid = soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_readable;
assign soc_litedramnativeportcdc0_rdata_fifo_source_first = soc_litedramnativeportcdc0_rdata_fifo_fifo_out_first;
assign soc_litedramnativeportcdc0_rdata_fifo_source_last = soc_litedramnativeportcdc0_rdata_fifo_fifo_out_last;
assign soc_litedramnativeportcdc0_rdata_fifo_source_payload_data = soc_litedramnativeportcdc0_rdata_fifo_fifo_out_payload_data;
assign soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_re = soc_litedramnativeportcdc0_rdata_fifo_source_ready;
assign soc_litedramnativeportcdc0_rdata_fifo_graycounter0_ce = (soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_writable & soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_we);
assign soc_litedramnativeportcdc0_rdata_fifo_graycounter1_ce = (soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_readable & soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_re);
assign soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_writable = (((soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[4] == soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[4]) | (soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[3] == soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[3])) | (soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[2:0] != soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[2:0]));
assign soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_readable = (soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q != soc_litedramnativeportcdc0_rdata_fifo_produce_rdomain);
assign soc_litedramnativeportcdc0_rdata_fifo_wrport_adr = soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary[3:0];
assign soc_litedramnativeportcdc0_rdata_fifo_wrport_dat_w = soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_din;
assign soc_litedramnativeportcdc0_rdata_fifo_wrport_we = soc_litedramnativeportcdc0_rdata_fifo_graycounter0_ce;
assign soc_litedramnativeportcdc0_rdata_fifo_rdport_adr = soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary[3:0];
assign soc_litedramnativeportcdc0_rdata_fifo_asyncfifo0_dout = soc_litedramnativeportcdc0_rdata_fifo_rdport_dat_r;
always @(*) begin
	soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next_binary <= 5'd0;
	if (soc_litedramnativeportcdc0_rdata_fifo_graycounter0_ce) begin
		soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next_binary <= (soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next_binary <= soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary;
	end
end
assign soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next = (soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next_binary ^ soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next_binary[4:1]);
always @(*) begin
	soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary <= 5'd0;
	if (soc_litedramnativeportcdc0_rdata_fifo_graycounter1_ce) begin
		soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary <= (soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary <= soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary;
	end
end
assign soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next = (soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary ^ soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary[4:1]);
assign soc_litedramnativeportcdc0_rdata_fifo_sink_valid = soc_litedramnativeport2_rdata_valid0;
assign soc_litedramnativeport2_rdata_ready0 = soc_litedramnativeportcdc0_rdata_fifo_sink_ready;
assign soc_litedramnativeportcdc0_rdata_fifo_sink_first = soc_litedramnativeport2_rdata_first0;
assign soc_litedramnativeportcdc0_rdata_fifo_sink_last = soc_litedramnativeport2_rdata_last0;
assign soc_litedramnativeportcdc0_rdata_fifo_sink_payload_data = soc_litedramnativeport2_rdata_payload_data0;
assign soc_litedramnativeport0_rdata_valid1 = soc_litedramnativeportcdc0_rdata_fifo_source_valid;
assign soc_litedramnativeportcdc0_rdata_fifo_source_ready = soc_litedramnativeport0_rdata_ready;
assign soc_litedramnativeport0_rdata_first = soc_litedramnativeportcdc0_rdata_fifo_source_first;
assign soc_litedramnativeport0_rdata_last = soc_litedramnativeportcdc0_rdata_fifo_source_last;
assign soc_litedramnativeport0_rdata_payload_data1 = soc_litedramnativeportcdc0_rdata_fifo_source_payload_data;
always @(*) begin
	soc_litedramnativeportconverter0_counter_ce <= 1'd0;
	soc_litedramnativeport0_cmd_valid1 <= 1'd0;
	soc_litedramnativeport0_cmd_payload_addr1 <= 24'd0;
	soc_litedramnativeport1_cmd_ready1 <= 1'd0;
	if (soc_litedramnativeport1_cmd_valid1) begin
		if ((soc_litedramnativeportconverter0_counter == 1'd0)) begin
			soc_litedramnativeport0_cmd_valid1 <= 1'd1;
			soc_litedramnativeport0_cmd_payload_addr1 <= soc_litedramnativeport1_cmd_payload_addr1[25:2];
			soc_litedramnativeport1_cmd_ready1 <= soc_litedramnativeport0_cmd_ready1;
			soc_litedramnativeportconverter0_counter_ce <= soc_litedramnativeport0_cmd_ready1;
		end else begin
			soc_litedramnativeport1_cmd_ready1 <= 1'd1;
			soc_litedramnativeportconverter0_counter_ce <= 1'd1;
		end
	end
end
always @(*) begin
	soc_litedramnativeportconverter0_cmd_buffer_sink_payload_sel <= 4'd0;
	soc_litedramnativeportconverter0_cmd_buffer_sink_valid <= 1'd0;
	if ((soc_litedramnativeport0_cmd_valid1 & soc_litedramnativeport0_cmd_ready1)) begin
		soc_litedramnativeportconverter0_cmd_buffer_sink_valid <= 1'd1;
		soc_litedramnativeportconverter0_cmd_buffer_sink_payload_sel <= 4'd15;
	end
end
assign soc_litedramnativeportconverter0_rdata_buffer_sink_valid = soc_litedramnativeport0_rdata_valid1;
assign soc_litedramnativeport0_rdata_ready = soc_litedramnativeportconverter0_rdata_buffer_sink_ready;
assign soc_litedramnativeportconverter0_rdata_buffer_sink_first = soc_litedramnativeport0_rdata_first;
assign soc_litedramnativeportconverter0_rdata_buffer_sink_last = soc_litedramnativeport0_rdata_last;
assign soc_litedramnativeportconverter0_rdata_buffer_sink_payload_data = soc_litedramnativeport0_rdata_payload_data1;
assign soc_litedramnativeportconverter0_rdata_converter_sink_valid = soc_litedramnativeportconverter0_rdata_buffer_source_valid;
assign soc_litedramnativeportconverter0_rdata_buffer_source_ready = soc_litedramnativeportconverter0_rdata_converter_sink_ready;
assign soc_litedramnativeportconverter0_rdata_converter_sink_first = soc_litedramnativeportconverter0_rdata_buffer_source_first;
assign soc_litedramnativeportconverter0_rdata_converter_sink_last = soc_litedramnativeportconverter0_rdata_buffer_source_last;
assign soc_litedramnativeportconverter0_rdata_converter_sink_payload_data = soc_litedramnativeportconverter0_rdata_buffer_source_payload_data;
assign soc_litedramnativeportconverter0_rdata_chunk_valid = ((soc_litedramnativeportconverter0_cmd_buffer_source_payload_sel & soc_litedramnativeportconverter0_rdata_chunk) != 1'd0);
always @(*) begin
	soc_litedramnativeport1_rdata_valid1 <= 1'd0;
	soc_litedramnativeportconverter0_rdata_converter_source_ready <= 1'd0;
	soc_litedramnativeport1_rdata_payload_data1 <= 16'd0;
	if (soc_litedramnativeport1_flush) begin
		soc_litedramnativeportconverter0_rdata_converter_source_ready <= 1'd1;
	end else begin
		if (soc_litedramnativeportconverter0_cmd_buffer_source_valid) begin
			if (soc_litedramnativeportconverter0_rdata_chunk_valid) begin
				soc_litedramnativeport1_rdata_valid1 <= soc_litedramnativeportconverter0_rdata_converter_source_valid;
				soc_litedramnativeport1_rdata_payload_data1 <= soc_litedramnativeportconverter0_rdata_converter_source_payload_data;
				soc_litedramnativeportconverter0_rdata_converter_source_ready <= soc_litedramnativeport1_rdata_ready;
			end else begin
				soc_litedramnativeportconverter0_rdata_converter_source_ready <= 1'd1;
			end
		end
	end
end
assign soc_litedramnativeportconverter0_cmd_buffer_source_ready = (soc_litedramnativeportconverter0_rdata_converter_source_ready & soc_litedramnativeportconverter0_rdata_chunk[3]);
assign soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_din = {soc_litedramnativeportconverter0_cmd_buffer_fifo_in_last, soc_litedramnativeportconverter0_cmd_buffer_fifo_in_first, soc_litedramnativeportconverter0_cmd_buffer_fifo_in_payload_sel};
assign {soc_litedramnativeportconverter0_cmd_buffer_fifo_out_last, soc_litedramnativeportconverter0_cmd_buffer_fifo_out_first, soc_litedramnativeportconverter0_cmd_buffer_fifo_out_payload_sel} = soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_dout;
assign soc_litedramnativeportconverter0_cmd_buffer_sink_ready = soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_writable;
assign soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_we = soc_litedramnativeportconverter0_cmd_buffer_sink_valid;
assign soc_litedramnativeportconverter0_cmd_buffer_fifo_in_first = soc_litedramnativeportconverter0_cmd_buffer_sink_first;
assign soc_litedramnativeportconverter0_cmd_buffer_fifo_in_last = soc_litedramnativeportconverter0_cmd_buffer_sink_last;
assign soc_litedramnativeportconverter0_cmd_buffer_fifo_in_payload_sel = soc_litedramnativeportconverter0_cmd_buffer_sink_payload_sel;
assign soc_litedramnativeportconverter0_cmd_buffer_source_valid = soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_readable;
assign soc_litedramnativeportconverter0_cmd_buffer_source_first = soc_litedramnativeportconverter0_cmd_buffer_fifo_out_first;
assign soc_litedramnativeportconverter0_cmd_buffer_source_last = soc_litedramnativeportconverter0_cmd_buffer_fifo_out_last;
assign soc_litedramnativeportconverter0_cmd_buffer_source_payload_sel = soc_litedramnativeportconverter0_cmd_buffer_fifo_out_payload_sel;
assign soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_re = soc_litedramnativeportconverter0_cmd_buffer_source_ready;
always @(*) begin
	soc_litedramnativeportconverter0_cmd_buffer_wrport_adr <= 2'd0;
	if (soc_litedramnativeportconverter0_cmd_buffer_replace) begin
		soc_litedramnativeportconverter0_cmd_buffer_wrport_adr <= (soc_litedramnativeportconverter0_cmd_buffer_produce - 1'd1);
	end else begin
		soc_litedramnativeportconverter0_cmd_buffer_wrport_adr <= soc_litedramnativeportconverter0_cmd_buffer_produce;
	end
end
assign soc_litedramnativeportconverter0_cmd_buffer_wrport_dat_w = soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_din;
assign soc_litedramnativeportconverter0_cmd_buffer_wrport_we = (soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_we & (soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_writable | soc_litedramnativeportconverter0_cmd_buffer_replace));
assign soc_litedramnativeportconverter0_cmd_buffer_do_read = (soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_readable & soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_re);
assign soc_litedramnativeportconverter0_cmd_buffer_rdport_adr = soc_litedramnativeportconverter0_cmd_buffer_consume;
assign soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_dout = soc_litedramnativeportconverter0_cmd_buffer_rdport_dat_r;
assign soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_writable = (soc_litedramnativeportconverter0_cmd_buffer_level != 3'd4);
assign soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_readable = (soc_litedramnativeportconverter0_cmd_buffer_level != 1'd0);
assign soc_litedramnativeportconverter0_rdata_buffer_pipe_ce = (soc_litedramnativeportconverter0_rdata_buffer_source_ready | (~soc_litedramnativeportconverter0_rdata_buffer_valid_n));
assign soc_litedramnativeportconverter0_rdata_buffer_sink_ready = soc_litedramnativeportconverter0_rdata_buffer_pipe_ce;
assign soc_litedramnativeportconverter0_rdata_buffer_source_valid = soc_litedramnativeportconverter0_rdata_buffer_valid_n;
assign soc_litedramnativeportconverter0_rdata_buffer_busy = (1'd0 | soc_litedramnativeportconverter0_rdata_buffer_valid_n);
assign soc_litedramnativeportconverter0_rdata_buffer_source_first = soc_litedramnativeportconverter0_rdata_buffer_first_n;
assign soc_litedramnativeportconverter0_rdata_buffer_source_last = soc_litedramnativeportconverter0_rdata_buffer_last_n;
assign soc_litedramnativeportconverter0_rdata_converter_converter_sink_valid = soc_litedramnativeportconverter0_rdata_converter_sink_valid;
assign soc_litedramnativeportconverter0_rdata_converter_converter_sink_first = soc_litedramnativeportconverter0_rdata_converter_sink_first;
assign soc_litedramnativeportconverter0_rdata_converter_converter_sink_last = soc_litedramnativeportconverter0_rdata_converter_sink_last;
assign soc_litedramnativeportconverter0_rdata_converter_sink_ready = soc_litedramnativeportconverter0_rdata_converter_converter_sink_ready;
always @(*) begin
	soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data <= 64'd0;
	soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[15:0] <= soc_litedramnativeportconverter0_rdata_converter_sink_payload_data[15:0];
	soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[31:16] <= soc_litedramnativeportconverter0_rdata_converter_sink_payload_data[31:16];
	soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[47:32] <= soc_litedramnativeportconverter0_rdata_converter_sink_payload_data[47:32];
	soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[63:48] <= soc_litedramnativeportconverter0_rdata_converter_sink_payload_data[63:48];
end
assign soc_litedramnativeportconverter0_rdata_converter_source_valid = soc_litedramnativeportconverter0_rdata_converter_source_source_valid;
assign soc_litedramnativeportconverter0_rdata_converter_source_first = soc_litedramnativeportconverter0_rdata_converter_source_source_first;
assign soc_litedramnativeportconverter0_rdata_converter_source_last = soc_litedramnativeportconverter0_rdata_converter_source_source_last;
assign soc_litedramnativeportconverter0_rdata_converter_source_source_ready = soc_litedramnativeportconverter0_rdata_converter_source_ready;
assign {soc_litedramnativeportconverter0_rdata_converter_source_payload_data} = soc_litedramnativeportconverter0_rdata_converter_source_source_payload_data;
assign soc_litedramnativeportconverter0_rdata_converter_source_source_valid = soc_litedramnativeportconverter0_rdata_converter_converter_source_valid;
assign soc_litedramnativeportconverter0_rdata_converter_converter_source_ready = soc_litedramnativeportconverter0_rdata_converter_source_source_ready;
assign soc_litedramnativeportconverter0_rdata_converter_source_source_first = soc_litedramnativeportconverter0_rdata_converter_converter_source_first;
assign soc_litedramnativeportconverter0_rdata_converter_source_source_last = soc_litedramnativeportconverter0_rdata_converter_converter_source_last;
assign soc_litedramnativeportconverter0_rdata_converter_source_source_payload_data = soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data;
assign soc_litedramnativeportconverter0_rdata_converter_converter_first = (soc_litedramnativeportconverter0_rdata_converter_converter_mux == 1'd0);
assign soc_litedramnativeportconverter0_rdata_converter_converter_last = (soc_litedramnativeportconverter0_rdata_converter_converter_mux == 2'd3);
assign soc_litedramnativeportconverter0_rdata_converter_converter_source_valid = soc_litedramnativeportconverter0_rdata_converter_converter_sink_valid;
assign soc_litedramnativeportconverter0_rdata_converter_converter_source_first = (soc_litedramnativeportconverter0_rdata_converter_converter_sink_first & soc_litedramnativeportconverter0_rdata_converter_converter_first);
assign soc_litedramnativeportconverter0_rdata_converter_converter_source_last = (soc_litedramnativeportconverter0_rdata_converter_converter_sink_last & soc_litedramnativeportconverter0_rdata_converter_converter_last);
assign soc_litedramnativeportconverter0_rdata_converter_converter_sink_ready = (soc_litedramnativeportconverter0_rdata_converter_converter_last & soc_litedramnativeportconverter0_rdata_converter_converter_source_ready);
always @(*) begin
	soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data <= 16'd0;
	case (soc_litedramnativeportconverter0_rdata_converter_converter_mux)
		1'd0: begin
			soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[63:48];
		end
		1'd1: begin
			soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[47:32];
		end
		2'd2: begin
			soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[31:16];
		end
		default: begin
			soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter0_rdata_converter_converter_sink_payload_data[15:0];
		end
	endcase
end
assign soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_valid_token_count = soc_litedramnativeportconverter0_rdata_converter_converter_last;
assign soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_din = {soc_litedramnativeportcdc1_cmd_fifo_fifo_in_last, soc_litedramnativeportcdc1_cmd_fifo_fifo_in_first, soc_litedramnativeportcdc1_cmd_fifo_fifo_in_payload_addr, soc_litedramnativeportcdc1_cmd_fifo_fifo_in_payload_we};
assign {soc_litedramnativeportcdc1_cmd_fifo_fifo_out_last, soc_litedramnativeportcdc1_cmd_fifo_fifo_out_first, soc_litedramnativeportcdc1_cmd_fifo_fifo_out_payload_addr, soc_litedramnativeportcdc1_cmd_fifo_fifo_out_payload_we} = soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_dout;
assign soc_litedramnativeportcdc1_cmd_fifo_sink_ready = soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_writable;
assign soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_we = soc_litedramnativeportcdc1_cmd_fifo_sink_valid;
assign soc_litedramnativeportcdc1_cmd_fifo_fifo_in_first = soc_litedramnativeportcdc1_cmd_fifo_sink_first;
assign soc_litedramnativeportcdc1_cmd_fifo_fifo_in_last = soc_litedramnativeportcdc1_cmd_fifo_sink_last;
assign soc_litedramnativeportcdc1_cmd_fifo_fifo_in_payload_we = soc_litedramnativeportcdc1_cmd_fifo_sink_payload_we;
assign soc_litedramnativeportcdc1_cmd_fifo_fifo_in_payload_addr = soc_litedramnativeportcdc1_cmd_fifo_sink_payload_addr;
assign soc_litedramnativeportcdc1_cmd_fifo_source_valid = soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_readable;
assign soc_litedramnativeportcdc1_cmd_fifo_source_first = soc_litedramnativeportcdc1_cmd_fifo_fifo_out_first;
assign soc_litedramnativeportcdc1_cmd_fifo_source_last = soc_litedramnativeportcdc1_cmd_fifo_fifo_out_last;
assign soc_litedramnativeportcdc1_cmd_fifo_source_payload_we = soc_litedramnativeportcdc1_cmd_fifo_fifo_out_payload_we;
assign soc_litedramnativeportcdc1_cmd_fifo_source_payload_addr = soc_litedramnativeportcdc1_cmd_fifo_fifo_out_payload_addr;
assign soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_re = soc_litedramnativeportcdc1_cmd_fifo_source_ready;
assign soc_litedramnativeportcdc1_cmd_fifo_graycounter2_ce = (soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_writable & soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_we);
assign soc_litedramnativeportcdc1_cmd_fifo_graycounter3_ce = (soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_readable & soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_re);
assign soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_writable = (((soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[2] == soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[2]) | (soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[1] == soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[1])) | (soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[0] != soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[0]));
assign soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_readable = (soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q != soc_litedramnativeportcdc1_cmd_fifo_produce_rdomain);
assign soc_litedramnativeportcdc1_cmd_fifo_wrport_adr = soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary[1:0];
assign soc_litedramnativeportcdc1_cmd_fifo_wrport_dat_w = soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_din;
assign soc_litedramnativeportcdc1_cmd_fifo_wrport_we = soc_litedramnativeportcdc1_cmd_fifo_graycounter2_ce;
assign soc_litedramnativeportcdc1_cmd_fifo_rdport_adr = soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary[1:0];
assign soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_dout = soc_litedramnativeportcdc1_cmd_fifo_rdport_dat_r;
always @(*) begin
	soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next_binary <= 3'd0;
	if (soc_litedramnativeportcdc1_cmd_fifo_graycounter2_ce) begin
		soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next_binary <= (soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next_binary <= soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary;
	end
end
assign soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next = (soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next_binary ^ soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next_binary[2:1]);
always @(*) begin
	soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary <= 3'd0;
	if (soc_litedramnativeportcdc1_cmd_fifo_graycounter3_ce) begin
		soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary <= (soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary <= soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary;
	end
end
assign soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next = (soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary ^ soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary[2:1]);
assign soc_litedramnativeportcdc1_cmd_fifo_sink_valid = soc_litedramnativeport2_cmd_valid1;
assign soc_litedramnativeport2_cmd_ready1 = soc_litedramnativeportcdc1_cmd_fifo_sink_ready;
assign soc_litedramnativeportcdc1_cmd_fifo_sink_first = soc_litedramnativeport2_cmd_first1;
assign soc_litedramnativeportcdc1_cmd_fifo_sink_last = soc_litedramnativeport2_cmd_last1;
assign soc_litedramnativeportcdc1_cmd_fifo_sink_payload_we = soc_litedramnativeport2_cmd_payload_we1;
assign soc_litedramnativeportcdc1_cmd_fifo_sink_payload_addr = soc_litedramnativeport2_cmd_payload_addr1;
assign soc_litedramnativeport3_cmd_valid0 = soc_litedramnativeportcdc1_cmd_fifo_source_valid;
assign soc_litedramnativeportcdc1_cmd_fifo_source_ready = soc_litedramnativeport3_cmd_ready0;
assign soc_litedramnativeport3_cmd_first = soc_litedramnativeportcdc1_cmd_fifo_source_first;
assign soc_litedramnativeport3_cmd_last = soc_litedramnativeportcdc1_cmd_fifo_source_last;
assign soc_litedramnativeport3_cmd_payload_we0 = soc_litedramnativeportcdc1_cmd_fifo_source_payload_we;
assign soc_litedramnativeport3_cmd_payload_addr0 = soc_litedramnativeportcdc1_cmd_fifo_source_payload_addr;
assign soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_din = {soc_litedramnativeportcdc1_rdata_fifo_fifo_in_last, soc_litedramnativeportcdc1_rdata_fifo_fifo_in_first, soc_litedramnativeportcdc1_rdata_fifo_fifo_in_payload_data};
assign {soc_litedramnativeportcdc1_rdata_fifo_fifo_out_last, soc_litedramnativeportcdc1_rdata_fifo_fifo_out_first, soc_litedramnativeportcdc1_rdata_fifo_fifo_out_payload_data} = soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_dout;
assign soc_litedramnativeportcdc1_rdata_fifo_sink_ready = soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_writable;
assign soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_we = soc_litedramnativeportcdc1_rdata_fifo_sink_valid;
assign soc_litedramnativeportcdc1_rdata_fifo_fifo_in_first = soc_litedramnativeportcdc1_rdata_fifo_sink_first;
assign soc_litedramnativeportcdc1_rdata_fifo_fifo_in_last = soc_litedramnativeportcdc1_rdata_fifo_sink_last;
assign soc_litedramnativeportcdc1_rdata_fifo_fifo_in_payload_data = soc_litedramnativeportcdc1_rdata_fifo_sink_payload_data;
assign soc_litedramnativeportcdc1_rdata_fifo_source_valid = soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_readable;
assign soc_litedramnativeportcdc1_rdata_fifo_source_first = soc_litedramnativeportcdc1_rdata_fifo_fifo_out_first;
assign soc_litedramnativeportcdc1_rdata_fifo_source_last = soc_litedramnativeportcdc1_rdata_fifo_fifo_out_last;
assign soc_litedramnativeportcdc1_rdata_fifo_source_payload_data = soc_litedramnativeportcdc1_rdata_fifo_fifo_out_payload_data;
assign soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_re = soc_litedramnativeportcdc1_rdata_fifo_source_ready;
assign soc_litedramnativeportcdc1_rdata_fifo_graycounter2_ce = (soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_writable & soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_we);
assign soc_litedramnativeportcdc1_rdata_fifo_graycounter3_ce = (soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_readable & soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_re);
assign soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_writable = (((soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[4] == soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[4]) | (soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[3] == soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[3])) | (soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[2:0] != soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[2:0]));
assign soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_readable = (soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q != soc_litedramnativeportcdc1_rdata_fifo_produce_rdomain);
assign soc_litedramnativeportcdc1_rdata_fifo_wrport_adr = soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary[3:0];
assign soc_litedramnativeportcdc1_rdata_fifo_wrport_dat_w = soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_din;
assign soc_litedramnativeportcdc1_rdata_fifo_wrport_we = soc_litedramnativeportcdc1_rdata_fifo_graycounter2_ce;
assign soc_litedramnativeportcdc1_rdata_fifo_rdport_adr = soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary[3:0];
assign soc_litedramnativeportcdc1_rdata_fifo_asyncfifo1_dout = soc_litedramnativeportcdc1_rdata_fifo_rdport_dat_r;
always @(*) begin
	soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next_binary <= 5'd0;
	if (soc_litedramnativeportcdc1_rdata_fifo_graycounter2_ce) begin
		soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next_binary <= (soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next_binary <= soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary;
	end
end
assign soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next = (soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next_binary ^ soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next_binary[4:1]);
always @(*) begin
	soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary <= 5'd0;
	if (soc_litedramnativeportcdc1_rdata_fifo_graycounter3_ce) begin
		soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary <= (soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary + 1'd1);
	end else begin
		soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary <= soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary;
	end
end
assign soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next = (soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary ^ soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary[4:1]);
assign soc_litedramnativeportcdc1_rdata_fifo_sink_valid = soc_litedramnativeport3_rdata_valid0;
assign soc_litedramnativeport3_rdata_ready0 = soc_litedramnativeportcdc1_rdata_fifo_sink_ready;
assign soc_litedramnativeportcdc1_rdata_fifo_sink_first = soc_litedramnativeport3_rdata_first0;
assign soc_litedramnativeportcdc1_rdata_fifo_sink_last = soc_litedramnativeport3_rdata_last0;
assign soc_litedramnativeportcdc1_rdata_fifo_sink_payload_data = soc_litedramnativeport3_rdata_payload_data0;
assign soc_litedramnativeport2_rdata_valid1 = soc_litedramnativeportcdc1_rdata_fifo_source_valid;
assign soc_litedramnativeportcdc1_rdata_fifo_source_ready = soc_litedramnativeport2_rdata_ready1;
assign soc_litedramnativeport2_rdata_first1 = soc_litedramnativeportcdc1_rdata_fifo_source_first;
assign soc_litedramnativeport2_rdata_last1 = soc_litedramnativeportcdc1_rdata_fifo_source_last;
assign soc_litedramnativeport2_rdata_payload_data1 = soc_litedramnativeportcdc1_rdata_fifo_source_payload_data;
always @(*) begin
	soc_litedramnativeportconverter1_counter_ce <= 1'd0;
	soc_litedramnativeport2_cmd_valid1 <= 1'd0;
	soc_litedramnativeport3_cmd_ready1 <= 1'd0;
	soc_litedramnativeport2_cmd_payload_addr1 <= 24'd0;
	if (soc_litedramnativeport3_cmd_valid1) begin
		if ((soc_litedramnativeportconverter1_counter == 1'd0)) begin
			soc_litedramnativeport2_cmd_valid1 <= 1'd1;
			soc_litedramnativeport2_cmd_payload_addr1 <= soc_litedramnativeport3_cmd_payload_addr1[25:2];
			soc_litedramnativeport3_cmd_ready1 <= soc_litedramnativeport2_cmd_ready1;
			soc_litedramnativeportconverter1_counter_ce <= soc_litedramnativeport2_cmd_ready1;
		end else begin
			soc_litedramnativeport3_cmd_ready1 <= 1'd1;
			soc_litedramnativeportconverter1_counter_ce <= 1'd1;
		end
	end
end
always @(*) begin
	soc_litedramnativeportconverter1_cmd_buffer_sink_valid <= 1'd0;
	soc_litedramnativeportconverter1_cmd_buffer_sink_payload_sel <= 4'd0;
	if ((soc_litedramnativeport2_cmd_valid1 & soc_litedramnativeport2_cmd_ready1)) begin
		soc_litedramnativeportconverter1_cmd_buffer_sink_valid <= 1'd1;
		soc_litedramnativeportconverter1_cmd_buffer_sink_payload_sel <= 4'd15;
	end
end
assign soc_litedramnativeportconverter1_rdata_buffer_sink_valid = soc_litedramnativeport2_rdata_valid1;
assign soc_litedramnativeport2_rdata_ready1 = soc_litedramnativeportconverter1_rdata_buffer_sink_ready;
assign soc_litedramnativeportconverter1_rdata_buffer_sink_first = soc_litedramnativeport2_rdata_first1;
assign soc_litedramnativeportconverter1_rdata_buffer_sink_last = soc_litedramnativeport2_rdata_last1;
assign soc_litedramnativeportconverter1_rdata_buffer_sink_payload_data = soc_litedramnativeport2_rdata_payload_data1;
assign soc_litedramnativeportconverter1_rdata_converter_sink_valid = soc_litedramnativeportconverter1_rdata_buffer_source_valid;
assign soc_litedramnativeportconverter1_rdata_buffer_source_ready = soc_litedramnativeportconverter1_rdata_converter_sink_ready;
assign soc_litedramnativeportconverter1_rdata_converter_sink_first = soc_litedramnativeportconverter1_rdata_buffer_source_first;
assign soc_litedramnativeportconverter1_rdata_converter_sink_last = soc_litedramnativeportconverter1_rdata_buffer_source_last;
assign soc_litedramnativeportconverter1_rdata_converter_sink_payload_data = soc_litedramnativeportconverter1_rdata_buffer_source_payload_data;
assign soc_litedramnativeportconverter1_rdata_chunk_valid = ((soc_litedramnativeportconverter1_cmd_buffer_source_payload_sel & soc_litedramnativeportconverter1_rdata_chunk) != 1'd0);
always @(*) begin
	soc_litedramnativeportconverter1_rdata_converter_source_ready <= 1'd0;
	soc_litedramnativeport3_rdata_payload_data1 <= 16'd0;
	soc_litedramnativeport3_rdata_valid1 <= 1'd0;
	if (soc_litedramnativeport3_flush) begin
		soc_litedramnativeportconverter1_rdata_converter_source_ready <= 1'd1;
	end else begin
		if (soc_litedramnativeportconverter1_cmd_buffer_source_valid) begin
			if (soc_litedramnativeportconverter1_rdata_chunk_valid) begin
				soc_litedramnativeport3_rdata_valid1 <= soc_litedramnativeportconverter1_rdata_converter_source_valid;
				soc_litedramnativeport3_rdata_payload_data1 <= soc_litedramnativeportconverter1_rdata_converter_source_payload_data;
				soc_litedramnativeportconverter1_rdata_converter_source_ready <= soc_litedramnativeport3_rdata_ready1;
			end else begin
				soc_litedramnativeportconverter1_rdata_converter_source_ready <= 1'd1;
			end
		end
	end
end
assign soc_litedramnativeportconverter1_cmd_buffer_source_ready = (soc_litedramnativeportconverter1_rdata_converter_source_ready & soc_litedramnativeportconverter1_rdata_chunk[3]);
assign soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_din = {soc_litedramnativeportconverter1_cmd_buffer_fifo_in_last, soc_litedramnativeportconverter1_cmd_buffer_fifo_in_first, soc_litedramnativeportconverter1_cmd_buffer_fifo_in_payload_sel};
assign {soc_litedramnativeportconverter1_cmd_buffer_fifo_out_last, soc_litedramnativeportconverter1_cmd_buffer_fifo_out_first, soc_litedramnativeportconverter1_cmd_buffer_fifo_out_payload_sel} = soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_dout;
assign soc_litedramnativeportconverter1_cmd_buffer_sink_ready = soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_writable;
assign soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_we = soc_litedramnativeportconverter1_cmd_buffer_sink_valid;
assign soc_litedramnativeportconverter1_cmd_buffer_fifo_in_first = soc_litedramnativeportconverter1_cmd_buffer_sink_first;
assign soc_litedramnativeportconverter1_cmd_buffer_fifo_in_last = soc_litedramnativeportconverter1_cmd_buffer_sink_last;
assign soc_litedramnativeportconverter1_cmd_buffer_fifo_in_payload_sel = soc_litedramnativeportconverter1_cmd_buffer_sink_payload_sel;
assign soc_litedramnativeportconverter1_cmd_buffer_source_valid = soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_readable;
assign soc_litedramnativeportconverter1_cmd_buffer_source_first = soc_litedramnativeportconverter1_cmd_buffer_fifo_out_first;
assign soc_litedramnativeportconverter1_cmd_buffer_source_last = soc_litedramnativeportconverter1_cmd_buffer_fifo_out_last;
assign soc_litedramnativeportconverter1_cmd_buffer_source_payload_sel = soc_litedramnativeportconverter1_cmd_buffer_fifo_out_payload_sel;
assign soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_re = soc_litedramnativeportconverter1_cmd_buffer_source_ready;
always @(*) begin
	soc_litedramnativeportconverter1_cmd_buffer_wrport_adr <= 2'd0;
	if (soc_litedramnativeportconverter1_cmd_buffer_replace) begin
		soc_litedramnativeportconverter1_cmd_buffer_wrport_adr <= (soc_litedramnativeportconverter1_cmd_buffer_produce - 1'd1);
	end else begin
		soc_litedramnativeportconverter1_cmd_buffer_wrport_adr <= soc_litedramnativeportconverter1_cmd_buffer_produce;
	end
end
assign soc_litedramnativeportconverter1_cmd_buffer_wrport_dat_w = soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_din;
assign soc_litedramnativeportconverter1_cmd_buffer_wrport_we = (soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_we & (soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_writable | soc_litedramnativeportconverter1_cmd_buffer_replace));
assign soc_litedramnativeportconverter1_cmd_buffer_do_read = (soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_readable & soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_re);
assign soc_litedramnativeportconverter1_cmd_buffer_rdport_adr = soc_litedramnativeportconverter1_cmd_buffer_consume;
assign soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_dout = soc_litedramnativeportconverter1_cmd_buffer_rdport_dat_r;
assign soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_writable = (soc_litedramnativeportconverter1_cmd_buffer_level != 3'd4);
assign soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_readable = (soc_litedramnativeportconverter1_cmd_buffer_level != 1'd0);
assign soc_litedramnativeportconverter1_rdata_buffer_pipe_ce = (soc_litedramnativeportconverter1_rdata_buffer_source_ready | (~soc_litedramnativeportconverter1_rdata_buffer_valid_n));
assign soc_litedramnativeportconverter1_rdata_buffer_sink_ready = soc_litedramnativeportconverter1_rdata_buffer_pipe_ce;
assign soc_litedramnativeportconverter1_rdata_buffer_source_valid = soc_litedramnativeportconverter1_rdata_buffer_valid_n;
assign soc_litedramnativeportconverter1_rdata_buffer_busy = (1'd0 | soc_litedramnativeportconverter1_rdata_buffer_valid_n);
assign soc_litedramnativeportconverter1_rdata_buffer_source_first = soc_litedramnativeportconverter1_rdata_buffer_first_n;
assign soc_litedramnativeportconverter1_rdata_buffer_source_last = soc_litedramnativeportconverter1_rdata_buffer_last_n;
assign soc_litedramnativeportconverter1_rdata_converter_converter_sink_valid = soc_litedramnativeportconverter1_rdata_converter_sink_valid;
assign soc_litedramnativeportconverter1_rdata_converter_converter_sink_first = soc_litedramnativeportconverter1_rdata_converter_sink_first;
assign soc_litedramnativeportconverter1_rdata_converter_converter_sink_last = soc_litedramnativeportconverter1_rdata_converter_sink_last;
assign soc_litedramnativeportconverter1_rdata_converter_sink_ready = soc_litedramnativeportconverter1_rdata_converter_converter_sink_ready;
always @(*) begin
	soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data <= 64'd0;
	soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[15:0] <= soc_litedramnativeportconverter1_rdata_converter_sink_payload_data[15:0];
	soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[31:16] <= soc_litedramnativeportconverter1_rdata_converter_sink_payload_data[31:16];
	soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[47:32] <= soc_litedramnativeportconverter1_rdata_converter_sink_payload_data[47:32];
	soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[63:48] <= soc_litedramnativeportconverter1_rdata_converter_sink_payload_data[63:48];
end
assign soc_litedramnativeportconverter1_rdata_converter_source_valid = soc_litedramnativeportconverter1_rdata_converter_source_source_valid;
assign soc_litedramnativeportconverter1_rdata_converter_source_first = soc_litedramnativeportconverter1_rdata_converter_source_source_first;
assign soc_litedramnativeportconverter1_rdata_converter_source_last = soc_litedramnativeportconverter1_rdata_converter_source_source_last;
assign soc_litedramnativeportconverter1_rdata_converter_source_source_ready = soc_litedramnativeportconverter1_rdata_converter_source_ready;
assign {soc_litedramnativeportconverter1_rdata_converter_source_payload_data} = soc_litedramnativeportconverter1_rdata_converter_source_source_payload_data;
assign soc_litedramnativeportconverter1_rdata_converter_source_source_valid = soc_litedramnativeportconverter1_rdata_converter_converter_source_valid;
assign soc_litedramnativeportconverter1_rdata_converter_converter_source_ready = soc_litedramnativeportconverter1_rdata_converter_source_source_ready;
assign soc_litedramnativeportconverter1_rdata_converter_source_source_first = soc_litedramnativeportconverter1_rdata_converter_converter_source_first;
assign soc_litedramnativeportconverter1_rdata_converter_source_source_last = soc_litedramnativeportconverter1_rdata_converter_converter_source_last;
assign soc_litedramnativeportconverter1_rdata_converter_source_source_payload_data = soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data;
assign soc_litedramnativeportconverter1_rdata_converter_converter_first = (soc_litedramnativeportconverter1_rdata_converter_converter_mux == 1'd0);
assign soc_litedramnativeportconverter1_rdata_converter_converter_last = (soc_litedramnativeportconverter1_rdata_converter_converter_mux == 2'd3);
assign soc_litedramnativeportconverter1_rdata_converter_converter_source_valid = soc_litedramnativeportconverter1_rdata_converter_converter_sink_valid;
assign soc_litedramnativeportconverter1_rdata_converter_converter_source_first = (soc_litedramnativeportconverter1_rdata_converter_converter_sink_first & soc_litedramnativeportconverter1_rdata_converter_converter_first);
assign soc_litedramnativeportconverter1_rdata_converter_converter_source_last = (soc_litedramnativeportconverter1_rdata_converter_converter_sink_last & soc_litedramnativeportconverter1_rdata_converter_converter_last);
assign soc_litedramnativeportconverter1_rdata_converter_converter_sink_ready = (soc_litedramnativeportconverter1_rdata_converter_converter_last & soc_litedramnativeportconverter1_rdata_converter_converter_source_ready);
always @(*) begin
	soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data <= 16'd0;
	case (soc_litedramnativeportconverter1_rdata_converter_converter_mux)
		1'd0: begin
			soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[63:48];
		end
		1'd1: begin
			soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[47:32];
		end
		2'd2: begin
			soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[31:16];
		end
		default: begin
			soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data <= soc_litedramnativeportconverter1_rdata_converter_converter_sink_payload_data[15:0];
		end
	endcase
end
assign soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_valid_token_count = soc_litedramnativeportconverter1_rdata_converter_converter_last;
assign soc_videosoc_data_port_adr = soc_videosoc_interface0_wb_sdram_adr[10:1];
always @(*) begin
	soc_videosoc_data_port_we <= 8'd0;
	soc_videosoc_data_port_dat_w <= 64'd0;
	if (soc_videosoc_write_from_slave) begin
		soc_videosoc_data_port_dat_w <= soc_videosoc_dat_r;
		soc_videosoc_data_port_we <= {8{1'd1}};
	end else begin
		soc_videosoc_data_port_dat_w <= {2{soc_videosoc_interface0_wb_sdram_dat_w}};
		if ((((soc_videosoc_interface0_wb_sdram_cyc & soc_videosoc_interface0_wb_sdram_stb) & soc_videosoc_interface0_wb_sdram_we) & soc_videosoc_interface0_wb_sdram_ack)) begin
			soc_videosoc_data_port_we <= {({4{(soc_videosoc_interface0_wb_sdram_adr[0] == 1'd0)}} & soc_videosoc_interface0_wb_sdram_sel), ({4{(soc_videosoc_interface0_wb_sdram_adr[0] == 1'd1)}} & soc_videosoc_interface0_wb_sdram_sel)};
		end
	end
end
assign soc_videosoc_dat_w = soc_videosoc_data_port_dat_r;
assign soc_videosoc_sel = 8'd255;
always @(*) begin
	soc_videosoc_interface0_wb_sdram_dat_r <= 32'd0;
	case (soc_videosoc_adr_offset_r)
		1'd0: begin
			soc_videosoc_interface0_wb_sdram_dat_r <= soc_videosoc_data_port_dat_r[63:32];
		end
		default: begin
			soc_videosoc_interface0_wb_sdram_dat_r <= soc_videosoc_data_port_dat_r[31:0];
		end
	endcase
end
assign {soc_videosoc_tag_do_dirty, soc_videosoc_tag_do_tag} = soc_videosoc_tag_port_dat_r;
assign soc_videosoc_tag_port_dat_w = {soc_videosoc_tag_di_dirty, soc_videosoc_tag_di_tag};
assign soc_videosoc_tag_port_adr = soc_videosoc_interface0_wb_sdram_adr[10:1];
assign soc_videosoc_tag_di_tag = soc_videosoc_interface0_wb_sdram_adr[29:11];
assign soc_videosoc_adr = {soc_videosoc_tag_do_tag, soc_videosoc_interface0_wb_sdram_adr[10:1]};
always @(*) begin
	soc_videosoc_tag_port_we <= 1'd0;
	vns_cache_next_state <= 3'd0;
	soc_videosoc_write_from_slave <= 1'd0;
	soc_videosoc_cyc <= 1'd0;
	soc_videosoc_stb <= 1'd0;
	soc_videosoc_tag_di_dirty <= 1'd0;
	soc_videosoc_we <= 1'd0;
	soc_videosoc_word_clr <= 1'd0;
	soc_videosoc_word_inc <= 1'd0;
	soc_videosoc_interface0_wb_sdram_ack <= 1'd0;
	vns_cache_next_state <= vns_cache_state;
	case (vns_cache_state)
		1'd1: begin
			soc_videosoc_word_clr <= 1'd1;
			if ((soc_videosoc_tag_do_tag == soc_videosoc_interface0_wb_sdram_adr[29:11])) begin
				soc_videosoc_interface0_wb_sdram_ack <= 1'd1;
				if (soc_videosoc_interface0_wb_sdram_we) begin
					soc_videosoc_tag_di_dirty <= 1'd1;
					soc_videosoc_tag_port_we <= 1'd1;
				end
				vns_cache_next_state <= 1'd0;
			end else begin
				if (soc_videosoc_tag_do_dirty) begin
					vns_cache_next_state <= 2'd2;
				end else begin
					vns_cache_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			soc_videosoc_stb <= 1'd1;
			soc_videosoc_cyc <= 1'd1;
			soc_videosoc_we <= 1'd1;
			if (soc_videosoc_ack) begin
				soc_videosoc_word_inc <= 1'd1;
				if (1'd1) begin
					vns_cache_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			soc_videosoc_tag_port_we <= 1'd1;
			soc_videosoc_word_clr <= 1'd1;
			vns_cache_next_state <= 3'd4;
		end
		3'd4: begin
			soc_videosoc_stb <= 1'd1;
			soc_videosoc_cyc <= 1'd1;
			soc_videosoc_we <= 1'd0;
			if (soc_videosoc_ack) begin
				soc_videosoc_write_from_slave <= 1'd1;
				soc_videosoc_word_inc <= 1'd1;
				if (1'd1) begin
					vns_cache_next_state <= 1'd1;
				end else begin
					vns_cache_next_state <= 3'd4;
				end
			end
		end
		default: begin
			if ((soc_videosoc_interface0_wb_sdram_cyc & soc_videosoc_interface0_wb_sdram_stb)) begin
				vns_cache_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	soc_videosoc_port_cmd_valid <= 1'd0;
	soc_videosoc_port_cmd_payload_we <= 1'd0;
	soc_videosoc_dat_r <= 64'd0;
	soc_videosoc_port_cmd_payload_addr <= 24'd0;
	soc_videosoc_port_wdata_valid <= 1'd0;
	soc_videosoc_ack <= 1'd0;
	soc_videosoc_port_wdata_payload_data <= 64'd0;
	soc_videosoc_port_wdata_payload_we <= 8'd0;
	soc_videosoc_port_rdata_ready <= 1'd0;
	vns_litedramwishbone2native_next_state <= 2'd0;
	vns_litedramwishbone2native_next_state <= vns_litedramwishbone2native_state;
	case (vns_litedramwishbone2native_state)
		1'd1: begin
			soc_videosoc_port_cmd_valid <= 1'd1;
			soc_videosoc_port_cmd_payload_addr <= soc_videosoc_adr;
			soc_videosoc_port_cmd_payload_we <= soc_videosoc_we;
			if (soc_videosoc_port_cmd_ready) begin
				if (soc_videosoc_we) begin
					vns_litedramwishbone2native_next_state <= 2'd2;
				end else begin
					vns_litedramwishbone2native_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			soc_videosoc_port_wdata_valid <= 1'd1;
			soc_videosoc_port_wdata_payload_we <= soc_videosoc_sel;
			soc_videosoc_port_wdata_payload_data <= soc_videosoc_dat_w;
			if (soc_videosoc_port_wdata_ready) begin
				soc_videosoc_ack <= 1'd1;
				vns_litedramwishbone2native_next_state <= 1'd0;
			end
		end
		2'd3: begin
			soc_videosoc_port_rdata_ready <= 1'd1;
			if (soc_videosoc_port_rdata_valid) begin
				soc_videosoc_dat_r <= soc_videosoc_port_rdata_payload_data;
				soc_videosoc_ack <= 1'd1;
				vns_litedramwishbone2native_next_state <= 1'd0;
			end
		end
		default: begin
			if ((soc_videosoc_cyc & soc_videosoc_stb)) begin
				vns_litedramwishbone2native_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_hdmi_in0_s6datacapture0_serdesstrobe = soc_hdmi_in0_serdesstrobe;
assign soc_hdmi_in0_charsync0_raw_data = soc_hdmi_in0_s6datacapture0_d;
assign soc_hdmi_in0_wer0_data = soc_hdmi_in0_charsync0_data;
assign soc_hdmi_in0_decoding0_valid_i = soc_hdmi_in0_charsync0_synced;
assign soc_hdmi_in0_decoding0_input = soc_hdmi_in0_charsync0_data;
assign soc_hdmi_in0_s6datacapture1_serdesstrobe = soc_hdmi_in0_serdesstrobe;
assign soc_hdmi_in0_charsync1_raw_data = soc_hdmi_in0_s6datacapture1_d;
assign soc_hdmi_in0_wer1_data = soc_hdmi_in0_charsync1_data;
assign soc_hdmi_in0_decoding1_valid_i = soc_hdmi_in0_charsync1_synced;
assign soc_hdmi_in0_decoding1_input = soc_hdmi_in0_charsync1_data;
assign soc_hdmi_in0_s6datacapture2_serdesstrobe = soc_hdmi_in0_serdesstrobe;
assign soc_hdmi_in0_charsync2_raw_data = soc_hdmi_in0_s6datacapture2_d;
assign soc_hdmi_in0_wer2_data = soc_hdmi_in0_charsync2_data;
assign soc_hdmi_in0_decoding2_valid_i = soc_hdmi_in0_charsync2_synced;
assign soc_hdmi_in0_decoding2_input = soc_hdmi_in0_charsync2_data;
assign soc_hdmi_in0_chansync_valid_i = ((soc_hdmi_in0_decoding0_valid_o & soc_hdmi_in0_decoding1_valid_o) & soc_hdmi_in0_decoding2_valid_o);
assign soc_hdmi_in0_chansync_data_in0_raw = soc_hdmi_in0_decoding0_output_raw;
assign soc_hdmi_in0_chansync_data_in0_d = soc_hdmi_in0_decoding0_output_d;
assign soc_hdmi_in0_chansync_data_in0_c = soc_hdmi_in0_decoding0_output_c;
assign soc_hdmi_in0_chansync_data_in0_de = soc_hdmi_in0_decoding0_output_de;
assign soc_hdmi_in0_chansync_data_in1_raw = soc_hdmi_in0_decoding1_output_raw;
assign soc_hdmi_in0_chansync_data_in1_d = soc_hdmi_in0_decoding1_output_d;
assign soc_hdmi_in0_chansync_data_in1_c = soc_hdmi_in0_decoding1_output_c;
assign soc_hdmi_in0_chansync_data_in1_de = soc_hdmi_in0_decoding1_output_de;
assign soc_hdmi_in0_chansync_data_in2_raw = soc_hdmi_in0_decoding2_output_raw;
assign soc_hdmi_in0_chansync_data_in2_d = soc_hdmi_in0_decoding2_output_d;
assign soc_hdmi_in0_chansync_data_in2_c = soc_hdmi_in0_decoding2_output_c;
assign soc_hdmi_in0_chansync_data_in2_de = soc_hdmi_in0_decoding2_output_de;
assign soc_hdmi_in0_syncpol_valid_i = soc_hdmi_in0_chansync_chan_synced;
assign soc_hdmi_in0_syncpol_data_in0_raw = soc_hdmi_in0_chansync_data_out0_raw;
assign soc_hdmi_in0_syncpol_data_in0_d = soc_hdmi_in0_chansync_data_out0_d;
assign soc_hdmi_in0_syncpol_data_in0_c = soc_hdmi_in0_chansync_data_out0_c;
assign soc_hdmi_in0_syncpol_data_in0_de = soc_hdmi_in0_chansync_data_out0_de;
assign soc_hdmi_in0_syncpol_data_in1_raw = soc_hdmi_in0_chansync_data_out1_raw;
assign soc_hdmi_in0_syncpol_data_in1_d = soc_hdmi_in0_chansync_data_out1_d;
assign soc_hdmi_in0_syncpol_data_in1_c = soc_hdmi_in0_chansync_data_out1_c;
assign soc_hdmi_in0_syncpol_data_in1_de = soc_hdmi_in0_chansync_data_out1_de;
assign soc_hdmi_in0_syncpol_data_in2_raw = soc_hdmi_in0_chansync_data_out2_raw;
assign soc_hdmi_in0_syncpol_data_in2_d = soc_hdmi_in0_chansync_data_out2_d;
assign soc_hdmi_in0_syncpol_data_in2_c = soc_hdmi_in0_chansync_data_out2_c;
assign soc_hdmi_in0_syncpol_data_in2_de = soc_hdmi_in0_chansync_data_out2_de;
assign soc_hdmi_in0_resdetection_valid_i = soc_hdmi_in0_syncpol_valid_o;
assign soc_hdmi_in0_resdetection_de = soc_hdmi_in0_syncpol_de;
assign soc_hdmi_in0_resdetection_vsync = soc_hdmi_in0_syncpol_vsync;
assign soc_hdmi_in0_frame_valid_i = soc_hdmi_in0_syncpol_valid_o;
assign soc_hdmi_in0_frame_de = soc_hdmi_in0_syncpol_de;
assign soc_hdmi_in0_frame_vsync = soc_hdmi_in0_syncpol_vsync;
assign soc_hdmi_in0_frame_r = soc_hdmi_in0_syncpol_r;
assign soc_hdmi_in0_frame_g = soc_hdmi_in0_syncpol_g;
assign soc_hdmi_in0_frame_b = soc_hdmi_in0_syncpol_b;
assign soc_hdmi_in0_dma_frame_valid = soc_hdmi_in0_frame_frame_valid;
assign soc_hdmi_in0_frame_frame_ready = soc_hdmi_in0_dma_frame_ready;
assign soc_hdmi_in0_dma_frame_first = soc_hdmi_in0_frame_frame_first;
assign soc_hdmi_in0_dma_frame_last = soc_hdmi_in0_frame_frame_last;
assign soc_hdmi_in0_dma_frame_payload_sof = soc_hdmi_in0_frame_frame_payload_sof;
assign soc_hdmi_in0_dma_frame_payload_pixels = soc_hdmi_in0_frame_frame_payload_pixels;
assign soc_hdmi_in0_edid_status = 1'd1;
assign soc_hdmi_in0_edid_sda_o = (~soc_hdmi_in0_edid_sda_drv_reg);
assign soc_hdmi_in0_edid_scl_rising = (soc_hdmi_in0_edid_scl_i & (~soc_hdmi_in0_edid_scl_r));
assign soc_hdmi_in0_edid_sda_rising = (soc_hdmi_in0_edid_sda_i & (~soc_hdmi_in0_edid_sda_r));
assign soc_hdmi_in0_edid_sda_falling = ((~soc_hdmi_in0_edid_sda_i) & soc_hdmi_in0_edid_sda_r);
assign soc_hdmi_in0_edid_start = (soc_hdmi_in0_edid_scl_i & soc_hdmi_in0_edid_sda_falling);
assign soc_hdmi_in0_edid_adr = soc_hdmi_in0_edid_offset_counter;
always @(*) begin
	soc_hdmi_in0_edid_sda_drv <= 1'd0;
	if (soc_hdmi_in0_edid_zero_drv) begin
		soc_hdmi_in0_edid_sda_drv <= 1'd1;
	end else begin
		if (soc_hdmi_in0_edid_data_drv) begin
			soc_hdmi_in0_edid_sda_drv <= (~soc_hdmi_in0_edid_data_bit);
		end
	end
end
always @(*) begin
	soc_hdmi_in0_edid_data_drv_en <= 1'd0;
	soc_hdmi_in0_edid_data_drv_stop <= 1'd0;
	soc_hdmi_in0_edid_update_is_read <= 1'd0;
	soc_hdmi_in0_edid_zero_drv <= 1'd0;
	soc_hdmi_in0_edid_oc_load <= 1'd0;
	soc_hdmi_in0_edid_oc_inc <= 1'd0;
	vns_edid0_next_state <= 4'd0;
	vns_edid0_next_state <= vns_edid0_state;
	case (vns_edid0_state)
		1'd1: begin
			if ((soc_hdmi_in0_edid_counter == 4'd8)) begin
				if ((soc_hdmi_in0_edid_din[7:1] == 7'd80)) begin
					soc_hdmi_in0_edid_update_is_read <= 1'd1;
					vns_edid0_next_state <= 2'd2;
				end else begin
					vns_edid0_next_state <= 1'd0;
				end
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		2'd2: begin
			if ((~soc_hdmi_in0_edid_scl_i)) begin
				vns_edid0_next_state <= 2'd3;
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		2'd3: begin
			soc_hdmi_in0_edid_zero_drv <= 1'd1;
			if (soc_hdmi_in0_edid_scl_i) begin
				vns_edid0_next_state <= 3'd4;
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		3'd4: begin
			soc_hdmi_in0_edid_zero_drv <= 1'd1;
			if ((~soc_hdmi_in0_edid_scl_i)) begin
				if (soc_hdmi_in0_edid_is_read) begin
					vns_edid0_next_state <= 4'd9;
				end else begin
					vns_edid0_next_state <= 3'd5;
				end
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		3'd5: begin
			if ((soc_hdmi_in0_edid_counter == 4'd8)) begin
				soc_hdmi_in0_edid_oc_load <= 1'd1;
				vns_edid0_next_state <= 3'd6;
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		3'd6: begin
			if ((~soc_hdmi_in0_edid_scl_i)) begin
				vns_edid0_next_state <= 3'd7;
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		3'd7: begin
			soc_hdmi_in0_edid_zero_drv <= 1'd1;
			if (soc_hdmi_in0_edid_scl_i) begin
				vns_edid0_next_state <= 4'd8;
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		4'd8: begin
			soc_hdmi_in0_edid_zero_drv <= 1'd1;
			if ((~soc_hdmi_in0_edid_scl_i)) begin
				vns_edid0_next_state <= 1'd1;
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		4'd9: begin
			if ((~soc_hdmi_in0_edid_scl_i)) begin
				if ((soc_hdmi_in0_edid_counter == 4'd8)) begin
					soc_hdmi_in0_edid_data_drv_stop <= 1'd1;
					vns_edid0_next_state <= 4'd10;
				end else begin
					soc_hdmi_in0_edid_data_drv_en <= 1'd1;
				end
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		4'd10: begin
			if (soc_hdmi_in0_edid_scl_rising) begin
				soc_hdmi_in0_edid_oc_inc <= 1'd1;
				if (soc_hdmi_in0_edid_sda_i) begin
					vns_edid0_next_state <= 1'd0;
				end else begin
					vns_edid0_next_state <= 4'd9;
				end
			end
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
		default: begin
			if (soc_hdmi_in0_edid_start) begin
				vns_edid0_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_hdmi_in0_locked_status = soc_hdmi_in0_locked;
assign hdmi_in0_pix_o_clk = hdmi_in0_pix_clk;
assign soc_hdmi_in0_s6datacapture0_too_late = (soc_hdmi_in0_s6datacapture0_lateness == 8'd255);
assign soc_hdmi_in0_s6datacapture0_too_early = (soc_hdmi_in0_s6datacapture0_lateness == 1'd0);
assign soc_hdmi_in0_s6datacapture0_delay_master_cal = soc_hdmi_in0_s6datacapture0_do_delay_master_cal_o;
assign soc_hdmi_in0_s6datacapture0_delay_master_rst = soc_hdmi_in0_s6datacapture0_do_delay_master_rst_o;
assign soc_hdmi_in0_s6datacapture0_delay_slave_cal = soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_o;
assign soc_hdmi_in0_s6datacapture0_delay_slave_rst = soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_o;
assign soc_hdmi_in0_s6datacapture0_delay_inc = soc_hdmi_in0_s6datacapture0_do_delay_inc_o;
assign soc_hdmi_in0_s6datacapture0_delay_ce = (soc_hdmi_in0_s6datacapture0_do_delay_inc_o | soc_hdmi_in0_s6datacapture0_do_delay_dec_o);
assign soc_hdmi_in0_s6datacapture0_do_delay_master_cal_i = (soc_hdmi_in0_s6datacapture0_dly_ctl_re & soc_hdmi_in0_s6datacapture0_dly_ctl_r[0]);
assign soc_hdmi_in0_s6datacapture0_do_delay_master_rst_i = (soc_hdmi_in0_s6datacapture0_dly_ctl_re & soc_hdmi_in0_s6datacapture0_dly_ctl_r[1]);
assign soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_i = (soc_hdmi_in0_s6datacapture0_dly_ctl_re & soc_hdmi_in0_s6datacapture0_dly_ctl_r[2]);
assign soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_i = (soc_hdmi_in0_s6datacapture0_dly_ctl_re & soc_hdmi_in0_s6datacapture0_dly_ctl_r[3]);
assign soc_hdmi_in0_s6datacapture0_do_delay_inc_i = (soc_hdmi_in0_s6datacapture0_dly_ctl_re & soc_hdmi_in0_s6datacapture0_dly_ctl_r[4]);
assign soc_hdmi_in0_s6datacapture0_do_delay_dec_i = (soc_hdmi_in0_s6datacapture0_dly_ctl_re & soc_hdmi_in0_s6datacapture0_dly_ctl_r[5]);
assign soc_hdmi_in0_s6datacapture0_dly_busy_status = {soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending, soc_hdmi_in0_s6datacapture0_sys_delay_master_pending};
assign soc_hdmi_in0_s6datacapture0_reset_lateness = soc_hdmi_in0_s6datacapture0_do_reset_lateness_o;
assign soc_hdmi_in0_s6datacapture0_do_reset_lateness_i = soc_hdmi_in0_s6datacapture0_phase_reset_re;
assign soc_hdmi_in0_s6datacapture0_delay_master_done_o = (soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o ^ soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_delay_slave_done_o = (soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o ^ soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_do_delay_master_cal_o = (soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o ^ soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_do_delay_master_rst_o = (soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o ^ soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_o = (soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o ^ soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_o = (soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o ^ soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_do_delay_inc_o = (soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o ^ soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_do_delay_dec_o = (soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o ^ soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r);
assign soc_hdmi_in0_s6datacapture0_do_reset_lateness_o = (soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o ^ soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r);
assign soc_hdmi_in0_charsync0_raw = {soc_hdmi_in0_charsync0_raw_data, soc_hdmi_in0_charsync0_raw_data1};
always @(*) begin
	soc_hdmi_in0_wer0_transitions <= 8'd0;
	soc_hdmi_in0_wer0_transitions[0] <= (soc_hdmi_in0_wer0_data_r[0] ^ soc_hdmi_in0_wer0_data_r[1]);
	soc_hdmi_in0_wer0_transitions[1] <= (soc_hdmi_in0_wer0_data_r[1] ^ soc_hdmi_in0_wer0_data_r[2]);
	soc_hdmi_in0_wer0_transitions[2] <= (soc_hdmi_in0_wer0_data_r[2] ^ soc_hdmi_in0_wer0_data_r[3]);
	soc_hdmi_in0_wer0_transitions[3] <= (soc_hdmi_in0_wer0_data_r[3] ^ soc_hdmi_in0_wer0_data_r[4]);
	soc_hdmi_in0_wer0_transitions[4] <= (soc_hdmi_in0_wer0_data_r[4] ^ soc_hdmi_in0_wer0_data_r[5]);
	soc_hdmi_in0_wer0_transitions[5] <= (soc_hdmi_in0_wer0_data_r[5] ^ soc_hdmi_in0_wer0_data_r[6]);
	soc_hdmi_in0_wer0_transitions[6] <= (soc_hdmi_in0_wer0_data_r[6] ^ soc_hdmi_in0_wer0_data_r[7]);
	soc_hdmi_in0_wer0_transitions[7] <= (soc_hdmi_in0_wer0_data_r[7] ^ soc_hdmi_in0_wer0_data_r[8]);
end
assign soc_hdmi_in0_wer0_i = soc_hdmi_in0_wer0_wer_counter_r_updated;
assign soc_hdmi_in0_wer0_o = (soc_hdmi_in0_wer0_toggle_o ^ soc_hdmi_in0_wer0_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_too_late = (soc_hdmi_in0_s6datacapture1_lateness == 8'd255);
assign soc_hdmi_in0_s6datacapture1_too_early = (soc_hdmi_in0_s6datacapture1_lateness == 1'd0);
assign soc_hdmi_in0_s6datacapture1_delay_master_cal = soc_hdmi_in0_s6datacapture1_do_delay_master_cal_o;
assign soc_hdmi_in0_s6datacapture1_delay_master_rst = soc_hdmi_in0_s6datacapture1_do_delay_master_rst_o;
assign soc_hdmi_in0_s6datacapture1_delay_slave_cal = soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_o;
assign soc_hdmi_in0_s6datacapture1_delay_slave_rst = soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_o;
assign soc_hdmi_in0_s6datacapture1_delay_inc = soc_hdmi_in0_s6datacapture1_do_delay_inc_o;
assign soc_hdmi_in0_s6datacapture1_delay_ce = (soc_hdmi_in0_s6datacapture1_do_delay_inc_o | soc_hdmi_in0_s6datacapture1_do_delay_dec_o);
assign soc_hdmi_in0_s6datacapture1_do_delay_master_cal_i = (soc_hdmi_in0_s6datacapture1_dly_ctl_re & soc_hdmi_in0_s6datacapture1_dly_ctl_r[0]);
assign soc_hdmi_in0_s6datacapture1_do_delay_master_rst_i = (soc_hdmi_in0_s6datacapture1_dly_ctl_re & soc_hdmi_in0_s6datacapture1_dly_ctl_r[1]);
assign soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_i = (soc_hdmi_in0_s6datacapture1_dly_ctl_re & soc_hdmi_in0_s6datacapture1_dly_ctl_r[2]);
assign soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_i = (soc_hdmi_in0_s6datacapture1_dly_ctl_re & soc_hdmi_in0_s6datacapture1_dly_ctl_r[3]);
assign soc_hdmi_in0_s6datacapture1_do_delay_inc_i = (soc_hdmi_in0_s6datacapture1_dly_ctl_re & soc_hdmi_in0_s6datacapture1_dly_ctl_r[4]);
assign soc_hdmi_in0_s6datacapture1_do_delay_dec_i = (soc_hdmi_in0_s6datacapture1_dly_ctl_re & soc_hdmi_in0_s6datacapture1_dly_ctl_r[5]);
assign soc_hdmi_in0_s6datacapture1_dly_busy_status = {soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending, soc_hdmi_in0_s6datacapture1_sys_delay_master_pending};
assign soc_hdmi_in0_s6datacapture1_reset_lateness = soc_hdmi_in0_s6datacapture1_do_reset_lateness_o;
assign soc_hdmi_in0_s6datacapture1_do_reset_lateness_i = soc_hdmi_in0_s6datacapture1_phase_reset_re;
assign soc_hdmi_in0_s6datacapture1_delay_master_done_o = (soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o ^ soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_delay_slave_done_o = (soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o ^ soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_do_delay_master_cal_o = (soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o ^ soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_do_delay_master_rst_o = (soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o ^ soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_o = (soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o ^ soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_o = (soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o ^ soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_do_delay_inc_o = (soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o ^ soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_do_delay_dec_o = (soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o ^ soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r);
assign soc_hdmi_in0_s6datacapture1_do_reset_lateness_o = (soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o ^ soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r);
assign soc_hdmi_in0_charsync1_raw = {soc_hdmi_in0_charsync1_raw_data, soc_hdmi_in0_charsync1_raw_data1};
always @(*) begin
	soc_hdmi_in0_wer1_transitions <= 8'd0;
	soc_hdmi_in0_wer1_transitions[0] <= (soc_hdmi_in0_wer1_data_r[0] ^ soc_hdmi_in0_wer1_data_r[1]);
	soc_hdmi_in0_wer1_transitions[1] <= (soc_hdmi_in0_wer1_data_r[1] ^ soc_hdmi_in0_wer1_data_r[2]);
	soc_hdmi_in0_wer1_transitions[2] <= (soc_hdmi_in0_wer1_data_r[2] ^ soc_hdmi_in0_wer1_data_r[3]);
	soc_hdmi_in0_wer1_transitions[3] <= (soc_hdmi_in0_wer1_data_r[3] ^ soc_hdmi_in0_wer1_data_r[4]);
	soc_hdmi_in0_wer1_transitions[4] <= (soc_hdmi_in0_wer1_data_r[4] ^ soc_hdmi_in0_wer1_data_r[5]);
	soc_hdmi_in0_wer1_transitions[5] <= (soc_hdmi_in0_wer1_data_r[5] ^ soc_hdmi_in0_wer1_data_r[6]);
	soc_hdmi_in0_wer1_transitions[6] <= (soc_hdmi_in0_wer1_data_r[6] ^ soc_hdmi_in0_wer1_data_r[7]);
	soc_hdmi_in0_wer1_transitions[7] <= (soc_hdmi_in0_wer1_data_r[7] ^ soc_hdmi_in0_wer1_data_r[8]);
end
assign soc_hdmi_in0_wer1_i = soc_hdmi_in0_wer1_wer_counter_r_updated;
assign soc_hdmi_in0_wer1_o = (soc_hdmi_in0_wer1_toggle_o ^ soc_hdmi_in0_wer1_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_too_late = (soc_hdmi_in0_s6datacapture2_lateness == 8'd255);
assign soc_hdmi_in0_s6datacapture2_too_early = (soc_hdmi_in0_s6datacapture2_lateness == 1'd0);
assign soc_hdmi_in0_s6datacapture2_delay_master_cal = soc_hdmi_in0_s6datacapture2_do_delay_master_cal_o;
assign soc_hdmi_in0_s6datacapture2_delay_master_rst = soc_hdmi_in0_s6datacapture2_do_delay_master_rst_o;
assign soc_hdmi_in0_s6datacapture2_delay_slave_cal = soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_o;
assign soc_hdmi_in0_s6datacapture2_delay_slave_rst = soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_o;
assign soc_hdmi_in0_s6datacapture2_delay_inc = soc_hdmi_in0_s6datacapture2_do_delay_inc_o;
assign soc_hdmi_in0_s6datacapture2_delay_ce = (soc_hdmi_in0_s6datacapture2_do_delay_inc_o | soc_hdmi_in0_s6datacapture2_do_delay_dec_o);
assign soc_hdmi_in0_s6datacapture2_do_delay_master_cal_i = (soc_hdmi_in0_s6datacapture2_dly_ctl_re & soc_hdmi_in0_s6datacapture2_dly_ctl_r[0]);
assign soc_hdmi_in0_s6datacapture2_do_delay_master_rst_i = (soc_hdmi_in0_s6datacapture2_dly_ctl_re & soc_hdmi_in0_s6datacapture2_dly_ctl_r[1]);
assign soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_i = (soc_hdmi_in0_s6datacapture2_dly_ctl_re & soc_hdmi_in0_s6datacapture2_dly_ctl_r[2]);
assign soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_i = (soc_hdmi_in0_s6datacapture2_dly_ctl_re & soc_hdmi_in0_s6datacapture2_dly_ctl_r[3]);
assign soc_hdmi_in0_s6datacapture2_do_delay_inc_i = (soc_hdmi_in0_s6datacapture2_dly_ctl_re & soc_hdmi_in0_s6datacapture2_dly_ctl_r[4]);
assign soc_hdmi_in0_s6datacapture2_do_delay_dec_i = (soc_hdmi_in0_s6datacapture2_dly_ctl_re & soc_hdmi_in0_s6datacapture2_dly_ctl_r[5]);
assign soc_hdmi_in0_s6datacapture2_dly_busy_status = {soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending, soc_hdmi_in0_s6datacapture2_sys_delay_master_pending};
assign soc_hdmi_in0_s6datacapture2_reset_lateness = soc_hdmi_in0_s6datacapture2_do_reset_lateness_o;
assign soc_hdmi_in0_s6datacapture2_do_reset_lateness_i = soc_hdmi_in0_s6datacapture2_phase_reset_re;
assign soc_hdmi_in0_s6datacapture2_delay_master_done_o = (soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o ^ soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_delay_slave_done_o = (soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o ^ soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_do_delay_master_cal_o = (soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o ^ soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_do_delay_master_rst_o = (soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o ^ soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_o = (soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o ^ soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_o = (soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o ^ soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_do_delay_inc_o = (soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o ^ soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_do_delay_dec_o = (soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o ^ soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r);
assign soc_hdmi_in0_s6datacapture2_do_reset_lateness_o = (soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o ^ soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r);
assign soc_hdmi_in0_charsync2_raw = {soc_hdmi_in0_charsync2_raw_data, soc_hdmi_in0_charsync2_raw_data1};
always @(*) begin
	soc_hdmi_in0_wer2_transitions <= 8'd0;
	soc_hdmi_in0_wer2_transitions[0] <= (soc_hdmi_in0_wer2_data_r[0] ^ soc_hdmi_in0_wer2_data_r[1]);
	soc_hdmi_in0_wer2_transitions[1] <= (soc_hdmi_in0_wer2_data_r[1] ^ soc_hdmi_in0_wer2_data_r[2]);
	soc_hdmi_in0_wer2_transitions[2] <= (soc_hdmi_in0_wer2_data_r[2] ^ soc_hdmi_in0_wer2_data_r[3]);
	soc_hdmi_in0_wer2_transitions[3] <= (soc_hdmi_in0_wer2_data_r[3] ^ soc_hdmi_in0_wer2_data_r[4]);
	soc_hdmi_in0_wer2_transitions[4] <= (soc_hdmi_in0_wer2_data_r[4] ^ soc_hdmi_in0_wer2_data_r[5]);
	soc_hdmi_in0_wer2_transitions[5] <= (soc_hdmi_in0_wer2_data_r[5] ^ soc_hdmi_in0_wer2_data_r[6]);
	soc_hdmi_in0_wer2_transitions[6] <= (soc_hdmi_in0_wer2_data_r[6] ^ soc_hdmi_in0_wer2_data_r[7]);
	soc_hdmi_in0_wer2_transitions[7] <= (soc_hdmi_in0_wer2_data_r[7] ^ soc_hdmi_in0_wer2_data_r[8]);
end
assign soc_hdmi_in0_wer2_i = soc_hdmi_in0_wer2_wer_counter_r_updated;
assign soc_hdmi_in0_wer2_o = (soc_hdmi_in0_wer2_toggle_o ^ soc_hdmi_in0_wer2_toggle_o_r);
assign soc_hdmi_in0_chansync_syncbuffer0_din = {soc_hdmi_in0_chansync_data_in0_de, soc_hdmi_in0_chansync_data_in0_c, soc_hdmi_in0_chansync_data_in0_d, soc_hdmi_in0_chansync_data_in0_raw};
assign {soc_hdmi_in0_chansync_data_out0_de, soc_hdmi_in0_chansync_data_out0_c, soc_hdmi_in0_chansync_data_out0_d, soc_hdmi_in0_chansync_data_out0_raw} = soc_hdmi_in0_chansync_syncbuffer0_dout;
assign soc_hdmi_in0_chansync_is_control0 = (~soc_hdmi_in0_chansync_data_out0_de);
assign soc_hdmi_in0_chansync_syncbuffer0_re = ((~soc_hdmi_in0_chansync_is_control0) | soc_hdmi_in0_chansync_all_control);
assign soc_hdmi_in0_chansync_syncbuffer1_din = {soc_hdmi_in0_chansync_data_in1_de, soc_hdmi_in0_chansync_data_in1_c, soc_hdmi_in0_chansync_data_in1_d, soc_hdmi_in0_chansync_data_in1_raw};
assign {soc_hdmi_in0_chansync_data_out1_de, soc_hdmi_in0_chansync_data_out1_c, soc_hdmi_in0_chansync_data_out1_d, soc_hdmi_in0_chansync_data_out1_raw} = soc_hdmi_in0_chansync_syncbuffer1_dout;
assign soc_hdmi_in0_chansync_is_control1 = (~soc_hdmi_in0_chansync_data_out1_de);
assign soc_hdmi_in0_chansync_syncbuffer1_re = ((~soc_hdmi_in0_chansync_is_control1) | soc_hdmi_in0_chansync_all_control);
assign soc_hdmi_in0_chansync_syncbuffer2_din = {soc_hdmi_in0_chansync_data_in2_de, soc_hdmi_in0_chansync_data_in2_c, soc_hdmi_in0_chansync_data_in2_d, soc_hdmi_in0_chansync_data_in2_raw};
assign {soc_hdmi_in0_chansync_data_out2_de, soc_hdmi_in0_chansync_data_out2_c, soc_hdmi_in0_chansync_data_out2_d, soc_hdmi_in0_chansync_data_out2_raw} = soc_hdmi_in0_chansync_syncbuffer2_dout;
assign soc_hdmi_in0_chansync_is_control2 = (~soc_hdmi_in0_chansync_data_out2_de);
assign soc_hdmi_in0_chansync_syncbuffer2_re = ((~soc_hdmi_in0_chansync_is_control2) | soc_hdmi_in0_chansync_all_control);
assign soc_hdmi_in0_chansync_all_control = ((soc_hdmi_in0_chansync_is_control0 & soc_hdmi_in0_chansync_is_control1) & soc_hdmi_in0_chansync_is_control2);
assign soc_hdmi_in0_chansync_some_control = ((soc_hdmi_in0_chansync_is_control0 | soc_hdmi_in0_chansync_is_control1) | soc_hdmi_in0_chansync_is_control2);
assign soc_hdmi_in0_chansync_syncbuffer0_wrport_adr = soc_hdmi_in0_chansync_syncbuffer0_produce;
assign soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_w = soc_hdmi_in0_chansync_syncbuffer0_din;
assign soc_hdmi_in0_chansync_syncbuffer0_wrport_we = 1'd1;
assign soc_hdmi_in0_chansync_syncbuffer0_rdport_adr = soc_hdmi_in0_chansync_syncbuffer0_consume;
assign soc_hdmi_in0_chansync_syncbuffer0_dout = soc_hdmi_in0_chansync_syncbuffer0_rdport_dat_r;
assign soc_hdmi_in0_chansync_syncbuffer1_wrport_adr = soc_hdmi_in0_chansync_syncbuffer1_produce;
assign soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_w = soc_hdmi_in0_chansync_syncbuffer1_din;
assign soc_hdmi_in0_chansync_syncbuffer1_wrport_we = 1'd1;
assign soc_hdmi_in0_chansync_syncbuffer1_rdport_adr = soc_hdmi_in0_chansync_syncbuffer1_consume;
assign soc_hdmi_in0_chansync_syncbuffer1_dout = soc_hdmi_in0_chansync_syncbuffer1_rdport_dat_r;
assign soc_hdmi_in0_chansync_syncbuffer2_wrport_adr = soc_hdmi_in0_chansync_syncbuffer2_produce;
assign soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_w = soc_hdmi_in0_chansync_syncbuffer2_din;
assign soc_hdmi_in0_chansync_syncbuffer2_wrport_we = 1'd1;
assign soc_hdmi_in0_chansync_syncbuffer2_rdport_adr = soc_hdmi_in0_chansync_syncbuffer2_consume;
assign soc_hdmi_in0_chansync_syncbuffer2_dout = soc_hdmi_in0_chansync_syncbuffer2_rdport_dat_r;
assign soc_hdmi_in0_syncpol_de = soc_hdmi_in0_syncpol_de_r;
assign soc_hdmi_in0_syncpol_hsync = soc_hdmi_in0_syncpol_c_out[0];
assign soc_hdmi_in0_syncpol_vsync = soc_hdmi_in0_syncpol_c_out[1];
assign soc_hdmi_in0_syncpol_de_rising = (soc_hdmi_in0_syncpol_de_r & (~soc_hdmi_in0_syncpol_data_in0_de));
assign soc_hdmi_in0_resdetection_pn_de = ((~soc_hdmi_in0_resdetection_de) & soc_hdmi_in0_resdetection_de_r);
assign soc_hdmi_in0_resdetection_p_vsync = (soc_hdmi_in0_resdetection_vsync & (~soc_hdmi_in0_resdetection_vsync_r));
assign soc_hdmi_in0_frame_new_frame = (soc_hdmi_in0_frame_vsync & (~soc_hdmi_in0_frame_vsync_r));
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_valid = soc_hdmi_in0_frame_valid_i;
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_r = soc_hdmi_in0_frame_r;
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_g = soc_hdmi_in0_frame_g;
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_b = soc_hdmi_in0_frame_b;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_valid = soc_hdmi_in0_frame_rgb2ycbcr_source_valid;
assign soc_hdmi_in0_frame_rgb2ycbcr_source_ready = soc_hdmi_in0_frame_chroma_downsampler_sink_ready;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_first = soc_hdmi_in0_frame_rgb2ycbcr_source_first;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_last = soc_hdmi_in0_frame_rgb2ycbcr_source_last;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_payload_y = soc_hdmi_in0_frame_rgb2ycbcr_source_payload_y;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_payload_cb = soc_hdmi_in0_frame_rgb2ycbcr_source_payload_cb;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_payload_cr = soc_hdmi_in0_frame_rgb2ycbcr_source_payload_cr;
assign soc_hdmi_in0_frame_chroma_downsampler_source_ready = 1'd1;
assign soc_hdmi_in0_frame_chroma_downsampler_first = (soc_hdmi_in0_frame_de & (~soc_hdmi_in0_frame_de_r));
assign soc_hdmi_in0_frame_encoded_pixel = {soc_hdmi_in0_frame_chroma_downsampler_source_payload_cb_cr, soc_hdmi_in0_frame_chroma_downsampler_source_payload_y};
assign soc_hdmi_in0_frame_fifo_sink_payload_pixels = soc_hdmi_in0_frame_cur_word;
assign soc_hdmi_in0_frame_fifo_sink_valid = soc_hdmi_in0_frame_cur_word_valid;
assign soc_hdmi_in0_frame_frame_valid = soc_hdmi_in0_frame_fifo_source_valid;
assign soc_hdmi_in0_frame_fifo_source_ready = soc_hdmi_in0_frame_frame_ready;
assign soc_hdmi_in0_frame_frame_first = soc_hdmi_in0_frame_fifo_source_first;
assign soc_hdmi_in0_frame_frame_last = soc_hdmi_in0_frame_fifo_source_last;
assign soc_hdmi_in0_frame_frame_payload_sof = soc_hdmi_in0_frame_fifo_source_payload_sof;
assign soc_hdmi_in0_frame_frame_payload_pixels = soc_hdmi_in0_frame_fifo_source_payload_pixels;
assign soc_hdmi_in0_frame_busy = 1'd0;
assign soc_hdmi_in0_frame_pix_overflow_reset = soc_hdmi_in0_frame_overflow_reset_o;
assign soc_hdmi_in0_frame_overflow_reset_ack_i = soc_hdmi_in0_frame_pix_overflow_reset;
assign soc_hdmi_in0_frame_overflow_w = (soc_hdmi_in0_frame_sys_overflow & (~soc_hdmi_in0_frame_overflow_mask));
assign soc_hdmi_in0_frame_overflow_reset_i = soc_hdmi_in0_frame_overflow_re;
assign soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce = (soc_hdmi_in0_frame_rgb2ycbcr_source_ready | (~soc_hdmi_in0_frame_rgb2ycbcr_valid_n7));
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_ready = soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce;
assign soc_hdmi_in0_frame_rgb2ycbcr_source_valid = soc_hdmi_in0_frame_rgb2ycbcr_valid_n7;
assign soc_hdmi_in0_frame_rgb2ycbcr_busy = ((((((((1'd0 | soc_hdmi_in0_frame_rgb2ycbcr_valid_n0) | soc_hdmi_in0_frame_rgb2ycbcr_valid_n1) | soc_hdmi_in0_frame_rgb2ycbcr_valid_n2) | soc_hdmi_in0_frame_rgb2ycbcr_valid_n3) | soc_hdmi_in0_frame_rgb2ycbcr_valid_n4) | soc_hdmi_in0_frame_rgb2ycbcr_valid_n5) | soc_hdmi_in0_frame_rgb2ycbcr_valid_n6) | soc_hdmi_in0_frame_rgb2ycbcr_valid_n7);
assign soc_hdmi_in0_frame_rgb2ycbcr_source_first = soc_hdmi_in0_frame_rgb2ycbcr_first_n7;
assign soc_hdmi_in0_frame_rgb2ycbcr_source_last = soc_hdmi_in0_frame_rgb2ycbcr_last_n7;
assign soc_hdmi_in0_frame_rgb2ycbcr_ce = soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce;
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_r = soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_r;
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_g = soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_g;
assign soc_hdmi_in0_frame_rgb2ycbcr_sink_b = soc_hdmi_in0_frame_rgb2ycbcr_sink_payload_b;
assign soc_hdmi_in0_frame_rgb2ycbcr_source_payload_y = soc_hdmi_in0_frame_rgb2ycbcr_source_y;
assign soc_hdmi_in0_frame_rgb2ycbcr_source_payload_cb = soc_hdmi_in0_frame_rgb2ycbcr_source_cb;
assign soc_hdmi_in0_frame_rgb2ycbcr_source_payload_cr = soc_hdmi_in0_frame_rgb2ycbcr_source_cr;
assign soc_hdmi_in0_frame_chroma_downsampler_pipe_ce = (soc_hdmi_in0_frame_chroma_downsampler_source_ready | (~soc_hdmi_in0_frame_chroma_downsampler_valid_n2));
assign soc_hdmi_in0_frame_chroma_downsampler_sink_ready = soc_hdmi_in0_frame_chroma_downsampler_pipe_ce;
assign soc_hdmi_in0_frame_chroma_downsampler_source_valid = soc_hdmi_in0_frame_chroma_downsampler_valid_n2;
assign soc_hdmi_in0_frame_chroma_downsampler_busy = (((1'd0 | soc_hdmi_in0_frame_chroma_downsampler_valid_n0) | soc_hdmi_in0_frame_chroma_downsampler_valid_n1) | soc_hdmi_in0_frame_chroma_downsampler_valid_n2);
assign soc_hdmi_in0_frame_chroma_downsampler_source_first = soc_hdmi_in0_frame_chroma_downsampler_first_n2;
assign soc_hdmi_in0_frame_chroma_downsampler_source_last = soc_hdmi_in0_frame_chroma_downsampler_last_n2;
assign soc_hdmi_in0_frame_chroma_downsampler_ce = soc_hdmi_in0_frame_chroma_downsampler_pipe_ce;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_y = soc_hdmi_in0_frame_chroma_downsampler_sink_payload_y;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_cb = soc_hdmi_in0_frame_chroma_downsampler_sink_payload_cb;
assign soc_hdmi_in0_frame_chroma_downsampler_sink_cr = soc_hdmi_in0_frame_chroma_downsampler_sink_payload_cr;
assign soc_hdmi_in0_frame_chroma_downsampler_source_payload_y = soc_hdmi_in0_frame_chroma_downsampler_source_y;
assign soc_hdmi_in0_frame_chroma_downsampler_source_payload_cb_cr = soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr;
assign soc_hdmi_in0_frame_chroma_downsampler_cb_mean = soc_hdmi_in0_frame_chroma_downsampler_cb_sum[8:1];
assign soc_hdmi_in0_frame_chroma_downsampler_cr_mean = soc_hdmi_in0_frame_chroma_downsampler_cr_sum[8:1];
assign soc_hdmi_in0_frame_fifo_asyncfifo_din = {soc_hdmi_in0_frame_fifo_fifo_in_last, soc_hdmi_in0_frame_fifo_fifo_in_first, soc_hdmi_in0_frame_fifo_fifo_in_payload_pixels, soc_hdmi_in0_frame_fifo_fifo_in_payload_sof};
assign {soc_hdmi_in0_frame_fifo_fifo_out_last, soc_hdmi_in0_frame_fifo_fifo_out_first, soc_hdmi_in0_frame_fifo_fifo_out_payload_pixels, soc_hdmi_in0_frame_fifo_fifo_out_payload_sof} = soc_hdmi_in0_frame_fifo_asyncfifo_dout;
assign soc_hdmi_in0_frame_fifo_sink_ready = soc_hdmi_in0_frame_fifo_asyncfifo_writable;
assign soc_hdmi_in0_frame_fifo_asyncfifo_we = soc_hdmi_in0_frame_fifo_sink_valid;
assign soc_hdmi_in0_frame_fifo_fifo_in_first = soc_hdmi_in0_frame_fifo_sink_first;
assign soc_hdmi_in0_frame_fifo_fifo_in_last = soc_hdmi_in0_frame_fifo_sink_last;
assign soc_hdmi_in0_frame_fifo_fifo_in_payload_sof = soc_hdmi_in0_frame_fifo_sink_payload_sof;
assign soc_hdmi_in0_frame_fifo_fifo_in_payload_pixels = soc_hdmi_in0_frame_fifo_sink_payload_pixels;
assign soc_hdmi_in0_frame_fifo_source_valid = soc_hdmi_in0_frame_fifo_asyncfifo_readable;
assign soc_hdmi_in0_frame_fifo_source_first = soc_hdmi_in0_frame_fifo_fifo_out_first;
assign soc_hdmi_in0_frame_fifo_source_last = soc_hdmi_in0_frame_fifo_fifo_out_last;
assign soc_hdmi_in0_frame_fifo_source_payload_sof = soc_hdmi_in0_frame_fifo_fifo_out_payload_sof;
assign soc_hdmi_in0_frame_fifo_source_payload_pixels = soc_hdmi_in0_frame_fifo_fifo_out_payload_pixels;
assign soc_hdmi_in0_frame_fifo_asyncfifo_re = soc_hdmi_in0_frame_fifo_source_ready;
assign soc_hdmi_in0_frame_fifo_graycounter0_ce = (soc_hdmi_in0_frame_fifo_asyncfifo_writable & soc_hdmi_in0_frame_fifo_asyncfifo_we);
assign soc_hdmi_in0_frame_fifo_graycounter1_ce = (soc_hdmi_in0_frame_fifo_asyncfifo_readable & soc_hdmi_in0_frame_fifo_asyncfifo_re);
assign soc_hdmi_in0_frame_fifo_asyncfifo_writable = (((soc_hdmi_in0_frame_fifo_graycounter0_q[9] == soc_hdmi_in0_frame_fifo_consume_wdomain[9]) | (soc_hdmi_in0_frame_fifo_graycounter0_q[8] == soc_hdmi_in0_frame_fifo_consume_wdomain[8])) | (soc_hdmi_in0_frame_fifo_graycounter0_q[7:0] != soc_hdmi_in0_frame_fifo_consume_wdomain[7:0]));
assign soc_hdmi_in0_frame_fifo_asyncfifo_readable = (soc_hdmi_in0_frame_fifo_graycounter1_q != soc_hdmi_in0_frame_fifo_produce_rdomain);
assign soc_hdmi_in0_frame_fifo_wrport_adr = soc_hdmi_in0_frame_fifo_graycounter0_q_binary[8:0];
assign soc_hdmi_in0_frame_fifo_wrport_dat_w = soc_hdmi_in0_frame_fifo_asyncfifo_din;
assign soc_hdmi_in0_frame_fifo_wrport_we = soc_hdmi_in0_frame_fifo_graycounter0_ce;
assign soc_hdmi_in0_frame_fifo_rdport_adr = soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary[8:0];
assign soc_hdmi_in0_frame_fifo_asyncfifo_dout = soc_hdmi_in0_frame_fifo_rdport_dat_r;
always @(*) begin
	soc_hdmi_in0_frame_fifo_graycounter0_q_next_binary <= 10'd0;
	if (soc_hdmi_in0_frame_fifo_graycounter0_ce) begin
		soc_hdmi_in0_frame_fifo_graycounter0_q_next_binary <= (soc_hdmi_in0_frame_fifo_graycounter0_q_binary + 1'd1);
	end else begin
		soc_hdmi_in0_frame_fifo_graycounter0_q_next_binary <= soc_hdmi_in0_frame_fifo_graycounter0_q_binary;
	end
end
assign soc_hdmi_in0_frame_fifo_graycounter0_q_next = (soc_hdmi_in0_frame_fifo_graycounter0_q_next_binary ^ soc_hdmi_in0_frame_fifo_graycounter0_q_next_binary[9:1]);
always @(*) begin
	soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary <= 10'd0;
	if (soc_hdmi_in0_frame_fifo_graycounter1_ce) begin
		soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary <= (soc_hdmi_in0_frame_fifo_graycounter1_q_binary + 1'd1);
	end else begin
		soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary <= soc_hdmi_in0_frame_fifo_graycounter1_q_binary;
	end
end
assign soc_hdmi_in0_frame_fifo_graycounter1_q_next = (soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary ^ soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary[9:1]);
assign soc_hdmi_in0_frame_overflow_reset_o = (soc_hdmi_in0_frame_overflow_reset_toggle_o ^ soc_hdmi_in0_frame_overflow_reset_toggle_o_r);
assign soc_hdmi_in0_frame_overflow_reset_ack_o = (soc_hdmi_in0_frame_overflow_reset_ack_toggle_o ^ soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r);
assign soc_hdmi_in0_dma_slot_array_address_reached = soc_hdmi_in0_dma_current_address;
assign soc_hdmi_in0_dma_last_word = (soc_hdmi_in0_dma_mwords_remaining == 1'd1);
assign soc_hdmi_in0_dma_memory_word = {soc_hdmi_in0_dma_frame_payload_pixels, soc_hdmi_in0_dma_frame_payload_pixels, soc_hdmi_in0_dma_frame_payload_pixels, soc_hdmi_in0_dma_frame_payload_pixels};
assign soc_hdmi_in0_dma_sink_sink_payload_address = soc_hdmi_in0_dma_current_address;
assign soc_hdmi_in0_dma_sink_sink_payload_data = soc_hdmi_in0_dma_memory_word;
assign soc_hdmi_in0_dma_slot_array_change_slot = ((~soc_hdmi_in0_dma_slot_array_address_valid) | soc_hdmi_in0_dma_slot_array_address_done);
assign soc_hdmi_in0_dma_slot_array_address = vns_comb_rhs_array_muxed36;
assign soc_hdmi_in0_dma_slot_array_address_valid = vns_comb_rhs_array_muxed37;
assign soc_hdmi_in0_dma_slot_array_slot0_address_reached = soc_hdmi_in0_dma_slot_array_address_reached;
assign soc_hdmi_in0_dma_slot_array_slot1_address_reached = soc_hdmi_in0_dma_slot_array_address_reached;
assign soc_hdmi_in0_dma_slot_array_slot0_address_done = (soc_hdmi_in0_dma_slot_array_address_done & (soc_hdmi_in0_dma_slot_array_current_slot == 1'd0));
assign soc_hdmi_in0_dma_slot_array_slot1_address_done = (soc_hdmi_in0_dma_slot_array_address_done & (soc_hdmi_in0_dma_slot_array_current_slot == 1'd1));
always @(*) begin
	soc_hdmi_in0_dma_slot_array_slot0_clear <= 1'd0;
	if ((soc_hdmi_in0_dma_slot_array_pending_re & soc_hdmi_in0_dma_slot_array_pending_r[0])) begin
		soc_hdmi_in0_dma_slot_array_slot0_clear <= 1'd1;
	end
end
always @(*) begin
	soc_hdmi_in0_dma_slot_array_status_w <= 2'd0;
	soc_hdmi_in0_dma_slot_array_status_w[0] <= soc_hdmi_in0_dma_slot_array_slot0_status;
	soc_hdmi_in0_dma_slot_array_status_w[1] <= soc_hdmi_in0_dma_slot_array_slot1_status;
end
always @(*) begin
	soc_hdmi_in0_dma_slot_array_slot1_clear <= 1'd0;
	if ((soc_hdmi_in0_dma_slot_array_pending_re & soc_hdmi_in0_dma_slot_array_pending_r[1])) begin
		soc_hdmi_in0_dma_slot_array_slot1_clear <= 1'd1;
	end
end
always @(*) begin
	soc_hdmi_in0_dma_slot_array_pending_w <= 2'd0;
	soc_hdmi_in0_dma_slot_array_pending_w[0] <= soc_hdmi_in0_dma_slot_array_slot0_pending;
	soc_hdmi_in0_dma_slot_array_pending_w[1] <= soc_hdmi_in0_dma_slot_array_slot1_pending;
end
assign soc_hdmi_in0_dma_slot_array_irq = ((soc_hdmi_in0_dma_slot_array_pending_w[0] & soc_hdmi_in0_dma_slot_array_storage[0]) | (soc_hdmi_in0_dma_slot_array_pending_w[1] & soc_hdmi_in0_dma_slot_array_storage[1]));
assign soc_hdmi_in0_dma_slot_array_slot0_status = soc_hdmi_in0_dma_slot_array_slot0_trigger;
assign soc_hdmi_in0_dma_slot_array_slot0_pending = soc_hdmi_in0_dma_slot_array_slot0_trigger;
assign soc_hdmi_in0_dma_slot_array_slot1_status = soc_hdmi_in0_dma_slot_array_slot1_trigger;
assign soc_hdmi_in0_dma_slot_array_slot1_pending = soc_hdmi_in0_dma_slot_array_slot1_trigger;
assign soc_hdmi_in0_dma_slot_array_slot0_address = soc_hdmi_in0_dma_slot_array_slot0_address_storage;
assign soc_hdmi_in0_dma_slot_array_slot0_address_valid = soc_hdmi_in0_dma_slot_array_slot0_status_storage[0];
assign soc_hdmi_in0_dma_slot_array_slot0_status_dat_w = 2'd2;
assign soc_hdmi_in0_dma_slot_array_slot0_status_we = soc_hdmi_in0_dma_slot_array_slot0_address_done;
assign soc_hdmi_in0_dma_slot_array_slot0_address_dat_w = soc_hdmi_in0_dma_slot_array_slot0_address_reached;
assign soc_hdmi_in0_dma_slot_array_slot0_address_we = soc_hdmi_in0_dma_slot_array_slot0_address_done;
assign soc_hdmi_in0_dma_slot_array_slot0_trigger = soc_hdmi_in0_dma_slot_array_slot0_status_storage[1];
assign soc_hdmi_in0_dma_slot_array_slot1_address = soc_hdmi_in0_dma_slot_array_slot1_address_storage;
assign soc_hdmi_in0_dma_slot_array_slot1_address_valid = soc_hdmi_in0_dma_slot_array_slot1_status_storage[0];
assign soc_hdmi_in0_dma_slot_array_slot1_status_dat_w = 2'd2;
assign soc_hdmi_in0_dma_slot_array_slot1_status_we = soc_hdmi_in0_dma_slot_array_slot1_address_done;
assign soc_hdmi_in0_dma_slot_array_slot1_address_dat_w = soc_hdmi_in0_dma_slot_array_slot1_address_reached;
assign soc_hdmi_in0_dma_slot_array_slot1_address_we = soc_hdmi_in0_dma_slot_array_slot1_address_done;
assign soc_hdmi_in0_dma_slot_array_slot1_trigger = soc_hdmi_in0_dma_slot_array_slot1_status_storage[1];
assign soc_litedramnativeport0_cmd_payload_we0 = 1'd1;
assign soc_litedramnativeport0_cmd_payload_addr0 = soc_hdmi_in0_dma_sink_sink_payload_address;
assign soc_litedramnativeport0_cmd_valid0 = (soc_hdmi_in0_dma_fifo_sink_ready & soc_hdmi_in0_dma_sink_sink_valid);
assign soc_hdmi_in0_dma_sink_sink_ready = (soc_hdmi_in0_dma_fifo_sink_ready & soc_litedramnativeport0_cmd_ready0);
assign soc_hdmi_in0_dma_fifo_sink_valid = (soc_hdmi_in0_dma_sink_sink_valid & soc_litedramnativeport0_cmd_ready0);
assign soc_hdmi_in0_dma_fifo_sink_payload_data = soc_hdmi_in0_dma_sink_sink_payload_data;
assign soc_litedramnativeport0_wdata_payload_we = 8'd255;
assign soc_litedramnativeport0_wdata_valid = soc_hdmi_in0_dma_fifo_source_valid;
assign soc_hdmi_in0_dma_fifo_source_ready = soc_litedramnativeport0_wdata_ready;
assign soc_litedramnativeport0_wdata_payload_data = soc_hdmi_in0_dma_fifo_source_payload_data;
assign soc_hdmi_in0_dma_fifo_syncfifo_din = {soc_hdmi_in0_dma_fifo_fifo_in_last, soc_hdmi_in0_dma_fifo_fifo_in_first, soc_hdmi_in0_dma_fifo_fifo_in_payload_data};
assign {soc_hdmi_in0_dma_fifo_fifo_out_last, soc_hdmi_in0_dma_fifo_fifo_out_first, soc_hdmi_in0_dma_fifo_fifo_out_payload_data} = soc_hdmi_in0_dma_fifo_syncfifo_dout;
assign soc_hdmi_in0_dma_fifo_sink_ready = soc_hdmi_in0_dma_fifo_syncfifo_writable;
assign soc_hdmi_in0_dma_fifo_syncfifo_we = soc_hdmi_in0_dma_fifo_sink_valid;
assign soc_hdmi_in0_dma_fifo_fifo_in_first = soc_hdmi_in0_dma_fifo_sink_first;
assign soc_hdmi_in0_dma_fifo_fifo_in_last = soc_hdmi_in0_dma_fifo_sink_last;
assign soc_hdmi_in0_dma_fifo_fifo_in_payload_data = soc_hdmi_in0_dma_fifo_sink_payload_data;
assign soc_hdmi_in0_dma_fifo_source_valid = soc_hdmi_in0_dma_fifo_syncfifo_readable;
assign soc_hdmi_in0_dma_fifo_source_first = soc_hdmi_in0_dma_fifo_fifo_out_first;
assign soc_hdmi_in0_dma_fifo_source_last = soc_hdmi_in0_dma_fifo_fifo_out_last;
assign soc_hdmi_in0_dma_fifo_source_payload_data = soc_hdmi_in0_dma_fifo_fifo_out_payload_data;
assign soc_hdmi_in0_dma_fifo_syncfifo_re = soc_hdmi_in0_dma_fifo_source_ready;
always @(*) begin
	soc_hdmi_in0_dma_fifo_wrport_adr <= 4'd0;
	if (soc_hdmi_in0_dma_fifo_replace) begin
		soc_hdmi_in0_dma_fifo_wrport_adr <= (soc_hdmi_in0_dma_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_in0_dma_fifo_wrport_adr <= soc_hdmi_in0_dma_fifo_produce;
	end
end
assign soc_hdmi_in0_dma_fifo_wrport_dat_w = soc_hdmi_in0_dma_fifo_syncfifo_din;
assign soc_hdmi_in0_dma_fifo_wrport_we = (soc_hdmi_in0_dma_fifo_syncfifo_we & (soc_hdmi_in0_dma_fifo_syncfifo_writable | soc_hdmi_in0_dma_fifo_replace));
assign soc_hdmi_in0_dma_fifo_do_read = (soc_hdmi_in0_dma_fifo_syncfifo_readable & soc_hdmi_in0_dma_fifo_syncfifo_re);
assign soc_hdmi_in0_dma_fifo_rdport_adr = soc_hdmi_in0_dma_fifo_consume;
assign soc_hdmi_in0_dma_fifo_syncfifo_dout = soc_hdmi_in0_dma_fifo_rdport_dat_r;
assign soc_hdmi_in0_dma_fifo_syncfifo_writable = (soc_hdmi_in0_dma_fifo_level != 5'd16);
assign soc_hdmi_in0_dma_fifo_syncfifo_readable = (soc_hdmi_in0_dma_fifo_level != 1'd0);
always @(*) begin
	soc_hdmi_in0_dma_frame_ready <= 1'd0;
	vns_dma0_next_state <= 2'd0;
	soc_hdmi_in0_dma_reset_words <= 1'd0;
	soc_hdmi_in0_dma_count_word <= 1'd0;
	soc_hdmi_in0_dma_sink_sink_valid <= 1'd0;
	soc_hdmi_in0_dma_slot_array_address_done <= 1'd0;
	vns_dma0_next_state <= vns_dma0_state;
	case (vns_dma0_state)
		1'd1: begin
			soc_hdmi_in0_dma_frame_ready <= soc_hdmi_in0_dma_sink_sink_ready;
			if (soc_hdmi_in0_dma_frame_valid) begin
				soc_hdmi_in0_dma_sink_sink_valid <= 1'd1;
				if (soc_hdmi_in0_dma_sink_sink_ready) begin
					soc_hdmi_in0_dma_count_word <= 1'd1;
					if (soc_hdmi_in0_dma_last_word) begin
						vns_dma0_next_state <= 2'd2;
					end
				end
			end
		end
		2'd2: begin
			if ((~soc_litedramnativeport0_wdata_valid)) begin
				soc_hdmi_in0_dma_slot_array_address_done <= 1'd1;
				vns_dma0_next_state <= 1'd0;
			end
		end
		default: begin
			soc_hdmi_in0_dma_reset_words <= 1'd1;
			soc_hdmi_in0_dma_frame_ready <= ((~soc_hdmi_in0_dma_slot_array_address_valid) | (~soc_hdmi_in0_dma_frame_payload_sof));
			if (((soc_hdmi_in0_dma_slot_array_address_valid & soc_hdmi_in0_dma_frame_payload_sof) & soc_hdmi_in0_dma_frame_valid)) begin
				vns_dma0_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_hdmi_in1_s6datacapture0_serdesstrobe = soc_hdmi_in1_serdesstrobe;
assign soc_hdmi_in1_charsync0_raw_data = soc_hdmi_in1_s6datacapture0_d;
assign soc_hdmi_in1_wer0_data = soc_hdmi_in1_charsync0_data;
assign soc_hdmi_in1_decoding0_valid_i = soc_hdmi_in1_charsync0_synced;
assign soc_hdmi_in1_decoding0_input = soc_hdmi_in1_charsync0_data;
assign soc_hdmi_in1_s6datacapture1_serdesstrobe = soc_hdmi_in1_serdesstrobe;
assign soc_hdmi_in1_charsync1_raw_data = soc_hdmi_in1_s6datacapture1_d;
assign soc_hdmi_in1_wer1_data = soc_hdmi_in1_charsync1_data;
assign soc_hdmi_in1_decoding1_valid_i = soc_hdmi_in1_charsync1_synced;
assign soc_hdmi_in1_decoding1_input = soc_hdmi_in1_charsync1_data;
assign soc_hdmi_in1_s6datacapture2_serdesstrobe = soc_hdmi_in1_serdesstrobe;
assign soc_hdmi_in1_charsync2_raw_data = soc_hdmi_in1_s6datacapture2_d;
assign soc_hdmi_in1_wer2_data = soc_hdmi_in1_charsync2_data;
assign soc_hdmi_in1_decoding2_valid_i = soc_hdmi_in1_charsync2_synced;
assign soc_hdmi_in1_decoding2_input = soc_hdmi_in1_charsync2_data;
assign soc_hdmi_in1_chansync_valid_i = ((soc_hdmi_in1_decoding0_valid_o & soc_hdmi_in1_decoding1_valid_o) & soc_hdmi_in1_decoding2_valid_o);
assign soc_hdmi_in1_chansync_data_in0_raw = soc_hdmi_in1_decoding0_output_raw;
assign soc_hdmi_in1_chansync_data_in0_d = soc_hdmi_in1_decoding0_output_d;
assign soc_hdmi_in1_chansync_data_in0_c = soc_hdmi_in1_decoding0_output_c;
assign soc_hdmi_in1_chansync_data_in0_de = soc_hdmi_in1_decoding0_output_de;
assign soc_hdmi_in1_chansync_data_in1_raw = soc_hdmi_in1_decoding1_output_raw;
assign soc_hdmi_in1_chansync_data_in1_d = soc_hdmi_in1_decoding1_output_d;
assign soc_hdmi_in1_chansync_data_in1_c = soc_hdmi_in1_decoding1_output_c;
assign soc_hdmi_in1_chansync_data_in1_de = soc_hdmi_in1_decoding1_output_de;
assign soc_hdmi_in1_chansync_data_in2_raw = soc_hdmi_in1_decoding2_output_raw;
assign soc_hdmi_in1_chansync_data_in2_d = soc_hdmi_in1_decoding2_output_d;
assign soc_hdmi_in1_chansync_data_in2_c = soc_hdmi_in1_decoding2_output_c;
assign soc_hdmi_in1_chansync_data_in2_de = soc_hdmi_in1_decoding2_output_de;
assign soc_hdmi_in1_syncpol_valid_i = soc_hdmi_in1_chansync_chan_synced;
assign soc_hdmi_in1_syncpol_data_in0_raw = soc_hdmi_in1_chansync_data_out0_raw;
assign soc_hdmi_in1_syncpol_data_in0_d = soc_hdmi_in1_chansync_data_out0_d;
assign soc_hdmi_in1_syncpol_data_in0_c = soc_hdmi_in1_chansync_data_out0_c;
assign soc_hdmi_in1_syncpol_data_in0_de = soc_hdmi_in1_chansync_data_out0_de;
assign soc_hdmi_in1_syncpol_data_in1_raw = soc_hdmi_in1_chansync_data_out1_raw;
assign soc_hdmi_in1_syncpol_data_in1_d = soc_hdmi_in1_chansync_data_out1_d;
assign soc_hdmi_in1_syncpol_data_in1_c = soc_hdmi_in1_chansync_data_out1_c;
assign soc_hdmi_in1_syncpol_data_in1_de = soc_hdmi_in1_chansync_data_out1_de;
assign soc_hdmi_in1_syncpol_data_in2_raw = soc_hdmi_in1_chansync_data_out2_raw;
assign soc_hdmi_in1_syncpol_data_in2_d = soc_hdmi_in1_chansync_data_out2_d;
assign soc_hdmi_in1_syncpol_data_in2_c = soc_hdmi_in1_chansync_data_out2_c;
assign soc_hdmi_in1_syncpol_data_in2_de = soc_hdmi_in1_chansync_data_out2_de;
assign soc_hdmi_in1_resdetection_valid_i = soc_hdmi_in1_syncpol_valid_o;
assign soc_hdmi_in1_resdetection_de = soc_hdmi_in1_syncpol_de;
assign soc_hdmi_in1_resdetection_vsync = soc_hdmi_in1_syncpol_vsync;
assign soc_hdmi_in1_frame_valid_i = soc_hdmi_in1_syncpol_valid_o;
assign soc_hdmi_in1_frame_de = soc_hdmi_in1_syncpol_de;
assign soc_hdmi_in1_frame_vsync = soc_hdmi_in1_syncpol_vsync;
assign soc_hdmi_in1_frame_r = soc_hdmi_in1_syncpol_r;
assign soc_hdmi_in1_frame_g = soc_hdmi_in1_syncpol_g;
assign soc_hdmi_in1_frame_b = soc_hdmi_in1_syncpol_b;
assign soc_hdmi_in1_dma_frame_valid = soc_hdmi_in1_frame_frame_valid;
assign soc_hdmi_in1_frame_frame_ready = soc_hdmi_in1_dma_frame_ready;
assign soc_hdmi_in1_dma_frame_first = soc_hdmi_in1_frame_frame_first;
assign soc_hdmi_in1_dma_frame_last = soc_hdmi_in1_frame_frame_last;
assign soc_hdmi_in1_dma_frame_payload_sof = soc_hdmi_in1_frame_frame_payload_sof;
assign soc_hdmi_in1_dma_frame_payload_pixels = soc_hdmi_in1_frame_frame_payload_pixels;
assign soc_hdmi_in1_edid_status = 1'd1;
assign soc_hdmi_in1_edid_sda_o = (~soc_hdmi_in1_edid_sda_drv_reg);
assign soc_hdmi_in1_edid_scl_rising = (soc_hdmi_in1_edid_scl_i & (~soc_hdmi_in1_edid_scl_r));
assign soc_hdmi_in1_edid_sda_rising = (soc_hdmi_in1_edid_sda_i & (~soc_hdmi_in1_edid_sda_r));
assign soc_hdmi_in1_edid_sda_falling = ((~soc_hdmi_in1_edid_sda_i) & soc_hdmi_in1_edid_sda_r);
assign soc_hdmi_in1_edid_start = (soc_hdmi_in1_edid_scl_i & soc_hdmi_in1_edid_sda_falling);
assign soc_hdmi_in1_edid_adr = soc_hdmi_in1_edid_offset_counter;
always @(*) begin
	soc_hdmi_in1_edid_sda_drv <= 1'd0;
	if (soc_hdmi_in1_edid_zero_drv) begin
		soc_hdmi_in1_edid_sda_drv <= 1'd1;
	end else begin
		if (soc_hdmi_in1_edid_data_drv) begin
			soc_hdmi_in1_edid_sda_drv <= (~soc_hdmi_in1_edid_data_bit);
		end
	end
end
always @(*) begin
	soc_hdmi_in1_edid_data_drv_en <= 1'd0;
	soc_hdmi_in1_edid_data_drv_stop <= 1'd0;
	vns_edid1_next_state <= 4'd0;
	soc_hdmi_in1_edid_update_is_read <= 1'd0;
	soc_hdmi_in1_edid_zero_drv <= 1'd0;
	soc_hdmi_in1_edid_oc_load <= 1'd0;
	soc_hdmi_in1_edid_oc_inc <= 1'd0;
	vns_edid1_next_state <= vns_edid1_state;
	case (vns_edid1_state)
		1'd1: begin
			if ((soc_hdmi_in1_edid_counter == 4'd8)) begin
				if ((soc_hdmi_in1_edid_din[7:1] == 7'd80)) begin
					soc_hdmi_in1_edid_update_is_read <= 1'd1;
					vns_edid1_next_state <= 2'd2;
				end else begin
					vns_edid1_next_state <= 1'd0;
				end
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		2'd2: begin
			if ((~soc_hdmi_in1_edid_scl_i)) begin
				vns_edid1_next_state <= 2'd3;
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		2'd3: begin
			soc_hdmi_in1_edid_zero_drv <= 1'd1;
			if (soc_hdmi_in1_edid_scl_i) begin
				vns_edid1_next_state <= 3'd4;
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		3'd4: begin
			soc_hdmi_in1_edid_zero_drv <= 1'd1;
			if ((~soc_hdmi_in1_edid_scl_i)) begin
				if (soc_hdmi_in1_edid_is_read) begin
					vns_edid1_next_state <= 4'd9;
				end else begin
					vns_edid1_next_state <= 3'd5;
				end
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		3'd5: begin
			if ((soc_hdmi_in1_edid_counter == 4'd8)) begin
				soc_hdmi_in1_edid_oc_load <= 1'd1;
				vns_edid1_next_state <= 3'd6;
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		3'd6: begin
			if ((~soc_hdmi_in1_edid_scl_i)) begin
				vns_edid1_next_state <= 3'd7;
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		3'd7: begin
			soc_hdmi_in1_edid_zero_drv <= 1'd1;
			if (soc_hdmi_in1_edid_scl_i) begin
				vns_edid1_next_state <= 4'd8;
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		4'd8: begin
			soc_hdmi_in1_edid_zero_drv <= 1'd1;
			if ((~soc_hdmi_in1_edid_scl_i)) begin
				vns_edid1_next_state <= 1'd1;
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		4'd9: begin
			if ((~soc_hdmi_in1_edid_scl_i)) begin
				if ((soc_hdmi_in1_edid_counter == 4'd8)) begin
					soc_hdmi_in1_edid_data_drv_stop <= 1'd1;
					vns_edid1_next_state <= 4'd10;
				end else begin
					soc_hdmi_in1_edid_data_drv_en <= 1'd1;
				end
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		4'd10: begin
			if (soc_hdmi_in1_edid_scl_rising) begin
				soc_hdmi_in1_edid_oc_inc <= 1'd1;
				if (soc_hdmi_in1_edid_sda_i) begin
					vns_edid1_next_state <= 1'd0;
				end else begin
					vns_edid1_next_state <= 4'd9;
				end
			end
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
		default: begin
			if (soc_hdmi_in1_edid_start) begin
				vns_edid1_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_hdmi_in1_locked_status = soc_hdmi_in1_locked;
assign hdmi_in1_pix_o_clk = hdmi_in1_pix_clk;
assign soc_hdmi_in1_s6datacapture0_too_late = (soc_hdmi_in1_s6datacapture0_lateness == 8'd255);
assign soc_hdmi_in1_s6datacapture0_too_early = (soc_hdmi_in1_s6datacapture0_lateness == 1'd0);
assign soc_hdmi_in1_s6datacapture0_delay_master_cal = soc_hdmi_in1_s6datacapture0_do_delay_master_cal_o;
assign soc_hdmi_in1_s6datacapture0_delay_master_rst = soc_hdmi_in1_s6datacapture0_do_delay_master_rst_o;
assign soc_hdmi_in1_s6datacapture0_delay_slave_cal = soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_o;
assign soc_hdmi_in1_s6datacapture0_delay_slave_rst = soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_o;
assign soc_hdmi_in1_s6datacapture0_delay_inc = soc_hdmi_in1_s6datacapture0_do_delay_inc_o;
assign soc_hdmi_in1_s6datacapture0_delay_ce = (soc_hdmi_in1_s6datacapture0_do_delay_inc_o | soc_hdmi_in1_s6datacapture0_do_delay_dec_o);
assign soc_hdmi_in1_s6datacapture0_do_delay_master_cal_i = (soc_hdmi_in1_s6datacapture0_dly_ctl_re & soc_hdmi_in1_s6datacapture0_dly_ctl_r[0]);
assign soc_hdmi_in1_s6datacapture0_do_delay_master_rst_i = (soc_hdmi_in1_s6datacapture0_dly_ctl_re & soc_hdmi_in1_s6datacapture0_dly_ctl_r[1]);
assign soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_i = (soc_hdmi_in1_s6datacapture0_dly_ctl_re & soc_hdmi_in1_s6datacapture0_dly_ctl_r[2]);
assign soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_i = (soc_hdmi_in1_s6datacapture0_dly_ctl_re & soc_hdmi_in1_s6datacapture0_dly_ctl_r[3]);
assign soc_hdmi_in1_s6datacapture0_do_delay_inc_i = (soc_hdmi_in1_s6datacapture0_dly_ctl_re & soc_hdmi_in1_s6datacapture0_dly_ctl_r[4]);
assign soc_hdmi_in1_s6datacapture0_do_delay_dec_i = (soc_hdmi_in1_s6datacapture0_dly_ctl_re & soc_hdmi_in1_s6datacapture0_dly_ctl_r[5]);
assign soc_hdmi_in1_s6datacapture0_dly_busy_status = {soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending, soc_hdmi_in1_s6datacapture0_sys_delay_master_pending};
assign soc_hdmi_in1_s6datacapture0_reset_lateness = soc_hdmi_in1_s6datacapture0_do_reset_lateness_o;
assign soc_hdmi_in1_s6datacapture0_do_reset_lateness_i = soc_hdmi_in1_s6datacapture0_phase_reset_re;
assign soc_hdmi_in1_s6datacapture0_delay_master_done_o = (soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o ^ soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_delay_slave_done_o = (soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o ^ soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_do_delay_master_cal_o = (soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o ^ soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_do_delay_master_rst_o = (soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o ^ soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_o = (soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o ^ soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_o = (soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o ^ soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_do_delay_inc_o = (soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o ^ soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_do_delay_dec_o = (soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o ^ soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r);
assign soc_hdmi_in1_s6datacapture0_do_reset_lateness_o = (soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o ^ soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r);
assign soc_hdmi_in1_charsync0_raw = {soc_hdmi_in1_charsync0_raw_data, soc_hdmi_in1_charsync0_raw_data1};
always @(*) begin
	soc_hdmi_in1_wer0_transitions <= 8'd0;
	soc_hdmi_in1_wer0_transitions[0] <= (soc_hdmi_in1_wer0_data_r[0] ^ soc_hdmi_in1_wer0_data_r[1]);
	soc_hdmi_in1_wer0_transitions[1] <= (soc_hdmi_in1_wer0_data_r[1] ^ soc_hdmi_in1_wer0_data_r[2]);
	soc_hdmi_in1_wer0_transitions[2] <= (soc_hdmi_in1_wer0_data_r[2] ^ soc_hdmi_in1_wer0_data_r[3]);
	soc_hdmi_in1_wer0_transitions[3] <= (soc_hdmi_in1_wer0_data_r[3] ^ soc_hdmi_in1_wer0_data_r[4]);
	soc_hdmi_in1_wer0_transitions[4] <= (soc_hdmi_in1_wer0_data_r[4] ^ soc_hdmi_in1_wer0_data_r[5]);
	soc_hdmi_in1_wer0_transitions[5] <= (soc_hdmi_in1_wer0_data_r[5] ^ soc_hdmi_in1_wer0_data_r[6]);
	soc_hdmi_in1_wer0_transitions[6] <= (soc_hdmi_in1_wer0_data_r[6] ^ soc_hdmi_in1_wer0_data_r[7]);
	soc_hdmi_in1_wer0_transitions[7] <= (soc_hdmi_in1_wer0_data_r[7] ^ soc_hdmi_in1_wer0_data_r[8]);
end
assign soc_hdmi_in1_wer0_i = soc_hdmi_in1_wer0_wer_counter_r_updated;
assign soc_hdmi_in1_wer0_o = (soc_hdmi_in1_wer0_toggle_o ^ soc_hdmi_in1_wer0_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_too_late = (soc_hdmi_in1_s6datacapture1_lateness == 8'd255);
assign soc_hdmi_in1_s6datacapture1_too_early = (soc_hdmi_in1_s6datacapture1_lateness == 1'd0);
assign soc_hdmi_in1_s6datacapture1_delay_master_cal = soc_hdmi_in1_s6datacapture1_do_delay_master_cal_o;
assign soc_hdmi_in1_s6datacapture1_delay_master_rst = soc_hdmi_in1_s6datacapture1_do_delay_master_rst_o;
assign soc_hdmi_in1_s6datacapture1_delay_slave_cal = soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_o;
assign soc_hdmi_in1_s6datacapture1_delay_slave_rst = soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_o;
assign soc_hdmi_in1_s6datacapture1_delay_inc = soc_hdmi_in1_s6datacapture1_do_delay_inc_o;
assign soc_hdmi_in1_s6datacapture1_delay_ce = (soc_hdmi_in1_s6datacapture1_do_delay_inc_o | soc_hdmi_in1_s6datacapture1_do_delay_dec_o);
assign soc_hdmi_in1_s6datacapture1_do_delay_master_cal_i = (soc_hdmi_in1_s6datacapture1_dly_ctl_re & soc_hdmi_in1_s6datacapture1_dly_ctl_r[0]);
assign soc_hdmi_in1_s6datacapture1_do_delay_master_rst_i = (soc_hdmi_in1_s6datacapture1_dly_ctl_re & soc_hdmi_in1_s6datacapture1_dly_ctl_r[1]);
assign soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_i = (soc_hdmi_in1_s6datacapture1_dly_ctl_re & soc_hdmi_in1_s6datacapture1_dly_ctl_r[2]);
assign soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_i = (soc_hdmi_in1_s6datacapture1_dly_ctl_re & soc_hdmi_in1_s6datacapture1_dly_ctl_r[3]);
assign soc_hdmi_in1_s6datacapture1_do_delay_inc_i = (soc_hdmi_in1_s6datacapture1_dly_ctl_re & soc_hdmi_in1_s6datacapture1_dly_ctl_r[4]);
assign soc_hdmi_in1_s6datacapture1_do_delay_dec_i = (soc_hdmi_in1_s6datacapture1_dly_ctl_re & soc_hdmi_in1_s6datacapture1_dly_ctl_r[5]);
assign soc_hdmi_in1_s6datacapture1_dly_busy_status = {soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending, soc_hdmi_in1_s6datacapture1_sys_delay_master_pending};
assign soc_hdmi_in1_s6datacapture1_reset_lateness = soc_hdmi_in1_s6datacapture1_do_reset_lateness_o;
assign soc_hdmi_in1_s6datacapture1_do_reset_lateness_i = soc_hdmi_in1_s6datacapture1_phase_reset_re;
assign soc_hdmi_in1_s6datacapture1_delay_master_done_o = (soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o ^ soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_delay_slave_done_o = (soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o ^ soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_do_delay_master_cal_o = (soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o ^ soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_do_delay_master_rst_o = (soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o ^ soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_o = (soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o ^ soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_o = (soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o ^ soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_do_delay_inc_o = (soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o ^ soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_do_delay_dec_o = (soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o ^ soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r);
assign soc_hdmi_in1_s6datacapture1_do_reset_lateness_o = (soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o ^ soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r);
assign soc_hdmi_in1_charsync1_raw = {soc_hdmi_in1_charsync1_raw_data, soc_hdmi_in1_charsync1_raw_data1};
always @(*) begin
	soc_hdmi_in1_wer1_transitions <= 8'd0;
	soc_hdmi_in1_wer1_transitions[0] <= (soc_hdmi_in1_wer1_data_r[0] ^ soc_hdmi_in1_wer1_data_r[1]);
	soc_hdmi_in1_wer1_transitions[1] <= (soc_hdmi_in1_wer1_data_r[1] ^ soc_hdmi_in1_wer1_data_r[2]);
	soc_hdmi_in1_wer1_transitions[2] <= (soc_hdmi_in1_wer1_data_r[2] ^ soc_hdmi_in1_wer1_data_r[3]);
	soc_hdmi_in1_wer1_transitions[3] <= (soc_hdmi_in1_wer1_data_r[3] ^ soc_hdmi_in1_wer1_data_r[4]);
	soc_hdmi_in1_wer1_transitions[4] <= (soc_hdmi_in1_wer1_data_r[4] ^ soc_hdmi_in1_wer1_data_r[5]);
	soc_hdmi_in1_wer1_transitions[5] <= (soc_hdmi_in1_wer1_data_r[5] ^ soc_hdmi_in1_wer1_data_r[6]);
	soc_hdmi_in1_wer1_transitions[6] <= (soc_hdmi_in1_wer1_data_r[6] ^ soc_hdmi_in1_wer1_data_r[7]);
	soc_hdmi_in1_wer1_transitions[7] <= (soc_hdmi_in1_wer1_data_r[7] ^ soc_hdmi_in1_wer1_data_r[8]);
end
assign soc_hdmi_in1_wer1_i = soc_hdmi_in1_wer1_wer_counter_r_updated;
assign soc_hdmi_in1_wer1_o = (soc_hdmi_in1_wer1_toggle_o ^ soc_hdmi_in1_wer1_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_too_late = (soc_hdmi_in1_s6datacapture2_lateness == 8'd255);
assign soc_hdmi_in1_s6datacapture2_too_early = (soc_hdmi_in1_s6datacapture2_lateness == 1'd0);
assign soc_hdmi_in1_s6datacapture2_delay_master_cal = soc_hdmi_in1_s6datacapture2_do_delay_master_cal_o;
assign soc_hdmi_in1_s6datacapture2_delay_master_rst = soc_hdmi_in1_s6datacapture2_do_delay_master_rst_o;
assign soc_hdmi_in1_s6datacapture2_delay_slave_cal = soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_o;
assign soc_hdmi_in1_s6datacapture2_delay_slave_rst = soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_o;
assign soc_hdmi_in1_s6datacapture2_delay_inc = soc_hdmi_in1_s6datacapture2_do_delay_inc_o;
assign soc_hdmi_in1_s6datacapture2_delay_ce = (soc_hdmi_in1_s6datacapture2_do_delay_inc_o | soc_hdmi_in1_s6datacapture2_do_delay_dec_o);
assign soc_hdmi_in1_s6datacapture2_do_delay_master_cal_i = (soc_hdmi_in1_s6datacapture2_dly_ctl_re & soc_hdmi_in1_s6datacapture2_dly_ctl_r[0]);
assign soc_hdmi_in1_s6datacapture2_do_delay_master_rst_i = (soc_hdmi_in1_s6datacapture2_dly_ctl_re & soc_hdmi_in1_s6datacapture2_dly_ctl_r[1]);
assign soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_i = (soc_hdmi_in1_s6datacapture2_dly_ctl_re & soc_hdmi_in1_s6datacapture2_dly_ctl_r[2]);
assign soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_i = (soc_hdmi_in1_s6datacapture2_dly_ctl_re & soc_hdmi_in1_s6datacapture2_dly_ctl_r[3]);
assign soc_hdmi_in1_s6datacapture2_do_delay_inc_i = (soc_hdmi_in1_s6datacapture2_dly_ctl_re & soc_hdmi_in1_s6datacapture2_dly_ctl_r[4]);
assign soc_hdmi_in1_s6datacapture2_do_delay_dec_i = (soc_hdmi_in1_s6datacapture2_dly_ctl_re & soc_hdmi_in1_s6datacapture2_dly_ctl_r[5]);
assign soc_hdmi_in1_s6datacapture2_dly_busy_status = {soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending, soc_hdmi_in1_s6datacapture2_sys_delay_master_pending};
assign soc_hdmi_in1_s6datacapture2_reset_lateness = soc_hdmi_in1_s6datacapture2_do_reset_lateness_o;
assign soc_hdmi_in1_s6datacapture2_do_reset_lateness_i = soc_hdmi_in1_s6datacapture2_phase_reset_re;
assign soc_hdmi_in1_s6datacapture2_delay_master_done_o = (soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o ^ soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_delay_slave_done_o = (soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o ^ soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_do_delay_master_cal_o = (soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o ^ soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_do_delay_master_rst_o = (soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o ^ soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_o = (soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o ^ soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_o = (soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o ^ soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_do_delay_inc_o = (soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o ^ soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_do_delay_dec_o = (soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o ^ soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r);
assign soc_hdmi_in1_s6datacapture2_do_reset_lateness_o = (soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o ^ soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r);
assign soc_hdmi_in1_charsync2_raw = {soc_hdmi_in1_charsync2_raw_data, soc_hdmi_in1_charsync2_raw_data1};
always @(*) begin
	soc_hdmi_in1_wer2_transitions <= 8'd0;
	soc_hdmi_in1_wer2_transitions[0] <= (soc_hdmi_in1_wer2_data_r[0] ^ soc_hdmi_in1_wer2_data_r[1]);
	soc_hdmi_in1_wer2_transitions[1] <= (soc_hdmi_in1_wer2_data_r[1] ^ soc_hdmi_in1_wer2_data_r[2]);
	soc_hdmi_in1_wer2_transitions[2] <= (soc_hdmi_in1_wer2_data_r[2] ^ soc_hdmi_in1_wer2_data_r[3]);
	soc_hdmi_in1_wer2_transitions[3] <= (soc_hdmi_in1_wer2_data_r[3] ^ soc_hdmi_in1_wer2_data_r[4]);
	soc_hdmi_in1_wer2_transitions[4] <= (soc_hdmi_in1_wer2_data_r[4] ^ soc_hdmi_in1_wer2_data_r[5]);
	soc_hdmi_in1_wer2_transitions[5] <= (soc_hdmi_in1_wer2_data_r[5] ^ soc_hdmi_in1_wer2_data_r[6]);
	soc_hdmi_in1_wer2_transitions[6] <= (soc_hdmi_in1_wer2_data_r[6] ^ soc_hdmi_in1_wer2_data_r[7]);
	soc_hdmi_in1_wer2_transitions[7] <= (soc_hdmi_in1_wer2_data_r[7] ^ soc_hdmi_in1_wer2_data_r[8]);
end
assign soc_hdmi_in1_wer2_i = soc_hdmi_in1_wer2_wer_counter_r_updated;
assign soc_hdmi_in1_wer2_o = (soc_hdmi_in1_wer2_toggle_o ^ soc_hdmi_in1_wer2_toggle_o_r);
assign soc_hdmi_in1_chansync_syncbuffer0_din = {soc_hdmi_in1_chansync_data_in0_de, soc_hdmi_in1_chansync_data_in0_c, soc_hdmi_in1_chansync_data_in0_d, soc_hdmi_in1_chansync_data_in0_raw};
assign {soc_hdmi_in1_chansync_data_out0_de, soc_hdmi_in1_chansync_data_out0_c, soc_hdmi_in1_chansync_data_out0_d, soc_hdmi_in1_chansync_data_out0_raw} = soc_hdmi_in1_chansync_syncbuffer0_dout;
assign soc_hdmi_in1_chansync_is_control0 = (~soc_hdmi_in1_chansync_data_out0_de);
assign soc_hdmi_in1_chansync_syncbuffer0_re = ((~soc_hdmi_in1_chansync_is_control0) | soc_hdmi_in1_chansync_all_control);
assign soc_hdmi_in1_chansync_syncbuffer1_din = {soc_hdmi_in1_chansync_data_in1_de, soc_hdmi_in1_chansync_data_in1_c, soc_hdmi_in1_chansync_data_in1_d, soc_hdmi_in1_chansync_data_in1_raw};
assign {soc_hdmi_in1_chansync_data_out1_de, soc_hdmi_in1_chansync_data_out1_c, soc_hdmi_in1_chansync_data_out1_d, soc_hdmi_in1_chansync_data_out1_raw} = soc_hdmi_in1_chansync_syncbuffer1_dout;
assign soc_hdmi_in1_chansync_is_control1 = (~soc_hdmi_in1_chansync_data_out1_de);
assign soc_hdmi_in1_chansync_syncbuffer1_re = ((~soc_hdmi_in1_chansync_is_control1) | soc_hdmi_in1_chansync_all_control);
assign soc_hdmi_in1_chansync_syncbuffer2_din = {soc_hdmi_in1_chansync_data_in2_de, soc_hdmi_in1_chansync_data_in2_c, soc_hdmi_in1_chansync_data_in2_d, soc_hdmi_in1_chansync_data_in2_raw};
assign {soc_hdmi_in1_chansync_data_out2_de, soc_hdmi_in1_chansync_data_out2_c, soc_hdmi_in1_chansync_data_out2_d, soc_hdmi_in1_chansync_data_out2_raw} = soc_hdmi_in1_chansync_syncbuffer2_dout;
assign soc_hdmi_in1_chansync_is_control2 = (~soc_hdmi_in1_chansync_data_out2_de);
assign soc_hdmi_in1_chansync_syncbuffer2_re = ((~soc_hdmi_in1_chansync_is_control2) | soc_hdmi_in1_chansync_all_control);
assign soc_hdmi_in1_chansync_all_control = ((soc_hdmi_in1_chansync_is_control0 & soc_hdmi_in1_chansync_is_control1) & soc_hdmi_in1_chansync_is_control2);
assign soc_hdmi_in1_chansync_some_control = ((soc_hdmi_in1_chansync_is_control0 | soc_hdmi_in1_chansync_is_control1) | soc_hdmi_in1_chansync_is_control2);
assign soc_hdmi_in1_chansync_syncbuffer0_wrport_adr = soc_hdmi_in1_chansync_syncbuffer0_produce;
assign soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_w = soc_hdmi_in1_chansync_syncbuffer0_din;
assign soc_hdmi_in1_chansync_syncbuffer0_wrport_we = 1'd1;
assign soc_hdmi_in1_chansync_syncbuffer0_rdport_adr = soc_hdmi_in1_chansync_syncbuffer0_consume;
assign soc_hdmi_in1_chansync_syncbuffer0_dout = soc_hdmi_in1_chansync_syncbuffer0_rdport_dat_r;
assign soc_hdmi_in1_chansync_syncbuffer1_wrport_adr = soc_hdmi_in1_chansync_syncbuffer1_produce;
assign soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_w = soc_hdmi_in1_chansync_syncbuffer1_din;
assign soc_hdmi_in1_chansync_syncbuffer1_wrport_we = 1'd1;
assign soc_hdmi_in1_chansync_syncbuffer1_rdport_adr = soc_hdmi_in1_chansync_syncbuffer1_consume;
assign soc_hdmi_in1_chansync_syncbuffer1_dout = soc_hdmi_in1_chansync_syncbuffer1_rdport_dat_r;
assign soc_hdmi_in1_chansync_syncbuffer2_wrport_adr = soc_hdmi_in1_chansync_syncbuffer2_produce;
assign soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_w = soc_hdmi_in1_chansync_syncbuffer2_din;
assign soc_hdmi_in1_chansync_syncbuffer2_wrport_we = 1'd1;
assign soc_hdmi_in1_chansync_syncbuffer2_rdport_adr = soc_hdmi_in1_chansync_syncbuffer2_consume;
assign soc_hdmi_in1_chansync_syncbuffer2_dout = soc_hdmi_in1_chansync_syncbuffer2_rdport_dat_r;
assign soc_hdmi_in1_syncpol_de = soc_hdmi_in1_syncpol_de_r;
assign soc_hdmi_in1_syncpol_hsync = soc_hdmi_in1_syncpol_c_out[0];
assign soc_hdmi_in1_syncpol_vsync = soc_hdmi_in1_syncpol_c_out[1];
assign soc_hdmi_in1_syncpol_de_rising = (soc_hdmi_in1_syncpol_de_r & (~soc_hdmi_in1_syncpol_data_in0_de));
assign soc_hdmi_in1_resdetection_pn_de = ((~soc_hdmi_in1_resdetection_de) & soc_hdmi_in1_resdetection_de_r);
assign soc_hdmi_in1_resdetection_p_vsync = (soc_hdmi_in1_resdetection_vsync & (~soc_hdmi_in1_resdetection_vsync_r));
assign soc_hdmi_in1_frame_new_frame = (soc_hdmi_in1_frame_vsync & (~soc_hdmi_in1_frame_vsync_r));
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_valid = soc_hdmi_in1_frame_valid_i;
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_r = soc_hdmi_in1_frame_r;
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_g = soc_hdmi_in1_frame_g;
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_b = soc_hdmi_in1_frame_b;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_valid = soc_hdmi_in1_frame_rgb2ycbcr_source_valid;
assign soc_hdmi_in1_frame_rgb2ycbcr_source_ready = soc_hdmi_in1_frame_chroma_downsampler_sink_ready;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_first = soc_hdmi_in1_frame_rgb2ycbcr_source_first;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_last = soc_hdmi_in1_frame_rgb2ycbcr_source_last;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_payload_y = soc_hdmi_in1_frame_rgb2ycbcr_source_payload_y;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_payload_cb = soc_hdmi_in1_frame_rgb2ycbcr_source_payload_cb;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_payload_cr = soc_hdmi_in1_frame_rgb2ycbcr_source_payload_cr;
assign soc_hdmi_in1_frame_chroma_downsampler_source_ready = 1'd1;
assign soc_hdmi_in1_frame_chroma_downsampler_first = (soc_hdmi_in1_frame_de & (~soc_hdmi_in1_frame_de_r));
assign soc_hdmi_in1_frame_encoded_pixel = {soc_hdmi_in1_frame_chroma_downsampler_source_payload_cb_cr, soc_hdmi_in1_frame_chroma_downsampler_source_payload_y};
assign soc_hdmi_in1_frame_fifo_sink_payload_pixels = soc_hdmi_in1_frame_cur_word;
assign soc_hdmi_in1_frame_fifo_sink_valid = soc_hdmi_in1_frame_cur_word_valid;
assign soc_hdmi_in1_frame_frame_valid = soc_hdmi_in1_frame_fifo_source_valid;
assign soc_hdmi_in1_frame_fifo_source_ready = soc_hdmi_in1_frame_frame_ready;
assign soc_hdmi_in1_frame_frame_first = soc_hdmi_in1_frame_fifo_source_first;
assign soc_hdmi_in1_frame_frame_last = soc_hdmi_in1_frame_fifo_source_last;
assign soc_hdmi_in1_frame_frame_payload_sof = soc_hdmi_in1_frame_fifo_source_payload_sof;
assign soc_hdmi_in1_frame_frame_payload_pixels = soc_hdmi_in1_frame_fifo_source_payload_pixels;
assign soc_hdmi_in1_frame_busy = 1'd0;
assign soc_hdmi_in1_frame_pix_overflow_reset = soc_hdmi_in1_frame_overflow_reset_o;
assign soc_hdmi_in1_frame_overflow_reset_ack_i = soc_hdmi_in1_frame_pix_overflow_reset;
assign soc_hdmi_in1_frame_overflow_w = (soc_hdmi_in1_frame_sys_overflow & (~soc_hdmi_in1_frame_overflow_mask));
assign soc_hdmi_in1_frame_overflow_reset_i = soc_hdmi_in1_frame_overflow_re;
assign soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce = (soc_hdmi_in1_frame_rgb2ycbcr_source_ready | (~soc_hdmi_in1_frame_rgb2ycbcr_valid_n7));
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_ready = soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce;
assign soc_hdmi_in1_frame_rgb2ycbcr_source_valid = soc_hdmi_in1_frame_rgb2ycbcr_valid_n7;
assign soc_hdmi_in1_frame_rgb2ycbcr_busy = ((((((((1'd0 | soc_hdmi_in1_frame_rgb2ycbcr_valid_n0) | soc_hdmi_in1_frame_rgb2ycbcr_valid_n1) | soc_hdmi_in1_frame_rgb2ycbcr_valid_n2) | soc_hdmi_in1_frame_rgb2ycbcr_valid_n3) | soc_hdmi_in1_frame_rgb2ycbcr_valid_n4) | soc_hdmi_in1_frame_rgb2ycbcr_valid_n5) | soc_hdmi_in1_frame_rgb2ycbcr_valid_n6) | soc_hdmi_in1_frame_rgb2ycbcr_valid_n7);
assign soc_hdmi_in1_frame_rgb2ycbcr_source_first = soc_hdmi_in1_frame_rgb2ycbcr_first_n7;
assign soc_hdmi_in1_frame_rgb2ycbcr_source_last = soc_hdmi_in1_frame_rgb2ycbcr_last_n7;
assign soc_hdmi_in1_frame_rgb2ycbcr_ce = soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce;
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_r = soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_r;
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_g = soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_g;
assign soc_hdmi_in1_frame_rgb2ycbcr_sink_b = soc_hdmi_in1_frame_rgb2ycbcr_sink_payload_b;
assign soc_hdmi_in1_frame_rgb2ycbcr_source_payload_y = soc_hdmi_in1_frame_rgb2ycbcr_source_y;
assign soc_hdmi_in1_frame_rgb2ycbcr_source_payload_cb = soc_hdmi_in1_frame_rgb2ycbcr_source_cb;
assign soc_hdmi_in1_frame_rgb2ycbcr_source_payload_cr = soc_hdmi_in1_frame_rgb2ycbcr_source_cr;
assign soc_hdmi_in1_frame_chroma_downsampler_pipe_ce = (soc_hdmi_in1_frame_chroma_downsampler_source_ready | (~soc_hdmi_in1_frame_chroma_downsampler_valid_n2));
assign soc_hdmi_in1_frame_chroma_downsampler_sink_ready = soc_hdmi_in1_frame_chroma_downsampler_pipe_ce;
assign soc_hdmi_in1_frame_chroma_downsampler_source_valid = soc_hdmi_in1_frame_chroma_downsampler_valid_n2;
assign soc_hdmi_in1_frame_chroma_downsampler_busy = (((1'd0 | soc_hdmi_in1_frame_chroma_downsampler_valid_n0) | soc_hdmi_in1_frame_chroma_downsampler_valid_n1) | soc_hdmi_in1_frame_chroma_downsampler_valid_n2);
assign soc_hdmi_in1_frame_chroma_downsampler_source_first = soc_hdmi_in1_frame_chroma_downsampler_first_n2;
assign soc_hdmi_in1_frame_chroma_downsampler_source_last = soc_hdmi_in1_frame_chroma_downsampler_last_n2;
assign soc_hdmi_in1_frame_chroma_downsampler_ce = soc_hdmi_in1_frame_chroma_downsampler_pipe_ce;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_y = soc_hdmi_in1_frame_chroma_downsampler_sink_payload_y;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_cb = soc_hdmi_in1_frame_chroma_downsampler_sink_payload_cb;
assign soc_hdmi_in1_frame_chroma_downsampler_sink_cr = soc_hdmi_in1_frame_chroma_downsampler_sink_payload_cr;
assign soc_hdmi_in1_frame_chroma_downsampler_source_payload_y = soc_hdmi_in1_frame_chroma_downsampler_source_y;
assign soc_hdmi_in1_frame_chroma_downsampler_source_payload_cb_cr = soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr;
assign soc_hdmi_in1_frame_chroma_downsampler_cb_mean = soc_hdmi_in1_frame_chroma_downsampler_cb_sum[8:1];
assign soc_hdmi_in1_frame_chroma_downsampler_cr_mean = soc_hdmi_in1_frame_chroma_downsampler_cr_sum[8:1];
assign soc_hdmi_in1_frame_fifo_asyncfifo_din = {soc_hdmi_in1_frame_fifo_fifo_in_last, soc_hdmi_in1_frame_fifo_fifo_in_first, soc_hdmi_in1_frame_fifo_fifo_in_payload_pixels, soc_hdmi_in1_frame_fifo_fifo_in_payload_sof};
assign {soc_hdmi_in1_frame_fifo_fifo_out_last, soc_hdmi_in1_frame_fifo_fifo_out_first, soc_hdmi_in1_frame_fifo_fifo_out_payload_pixels, soc_hdmi_in1_frame_fifo_fifo_out_payload_sof} = soc_hdmi_in1_frame_fifo_asyncfifo_dout;
assign soc_hdmi_in1_frame_fifo_sink_ready = soc_hdmi_in1_frame_fifo_asyncfifo_writable;
assign soc_hdmi_in1_frame_fifo_asyncfifo_we = soc_hdmi_in1_frame_fifo_sink_valid;
assign soc_hdmi_in1_frame_fifo_fifo_in_first = soc_hdmi_in1_frame_fifo_sink_first;
assign soc_hdmi_in1_frame_fifo_fifo_in_last = soc_hdmi_in1_frame_fifo_sink_last;
assign soc_hdmi_in1_frame_fifo_fifo_in_payload_sof = soc_hdmi_in1_frame_fifo_sink_payload_sof;
assign soc_hdmi_in1_frame_fifo_fifo_in_payload_pixels = soc_hdmi_in1_frame_fifo_sink_payload_pixels;
assign soc_hdmi_in1_frame_fifo_source_valid = soc_hdmi_in1_frame_fifo_asyncfifo_readable;
assign soc_hdmi_in1_frame_fifo_source_first = soc_hdmi_in1_frame_fifo_fifo_out_first;
assign soc_hdmi_in1_frame_fifo_source_last = soc_hdmi_in1_frame_fifo_fifo_out_last;
assign soc_hdmi_in1_frame_fifo_source_payload_sof = soc_hdmi_in1_frame_fifo_fifo_out_payload_sof;
assign soc_hdmi_in1_frame_fifo_source_payload_pixels = soc_hdmi_in1_frame_fifo_fifo_out_payload_pixels;
assign soc_hdmi_in1_frame_fifo_asyncfifo_re = soc_hdmi_in1_frame_fifo_source_ready;
assign soc_hdmi_in1_frame_fifo_graycounter0_ce = (soc_hdmi_in1_frame_fifo_asyncfifo_writable & soc_hdmi_in1_frame_fifo_asyncfifo_we);
assign soc_hdmi_in1_frame_fifo_graycounter1_ce = (soc_hdmi_in1_frame_fifo_asyncfifo_readable & soc_hdmi_in1_frame_fifo_asyncfifo_re);
assign soc_hdmi_in1_frame_fifo_asyncfifo_writable = (((soc_hdmi_in1_frame_fifo_graycounter0_q[9] == soc_hdmi_in1_frame_fifo_consume_wdomain[9]) | (soc_hdmi_in1_frame_fifo_graycounter0_q[8] == soc_hdmi_in1_frame_fifo_consume_wdomain[8])) | (soc_hdmi_in1_frame_fifo_graycounter0_q[7:0] != soc_hdmi_in1_frame_fifo_consume_wdomain[7:0]));
assign soc_hdmi_in1_frame_fifo_asyncfifo_readable = (soc_hdmi_in1_frame_fifo_graycounter1_q != soc_hdmi_in1_frame_fifo_produce_rdomain);
assign soc_hdmi_in1_frame_fifo_wrport_adr = soc_hdmi_in1_frame_fifo_graycounter0_q_binary[8:0];
assign soc_hdmi_in1_frame_fifo_wrport_dat_w = soc_hdmi_in1_frame_fifo_asyncfifo_din;
assign soc_hdmi_in1_frame_fifo_wrport_we = soc_hdmi_in1_frame_fifo_graycounter0_ce;
assign soc_hdmi_in1_frame_fifo_rdport_adr = soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary[8:0];
assign soc_hdmi_in1_frame_fifo_asyncfifo_dout = soc_hdmi_in1_frame_fifo_rdport_dat_r;
always @(*) begin
	soc_hdmi_in1_frame_fifo_graycounter0_q_next_binary <= 10'd0;
	if (soc_hdmi_in1_frame_fifo_graycounter0_ce) begin
		soc_hdmi_in1_frame_fifo_graycounter0_q_next_binary <= (soc_hdmi_in1_frame_fifo_graycounter0_q_binary + 1'd1);
	end else begin
		soc_hdmi_in1_frame_fifo_graycounter0_q_next_binary <= soc_hdmi_in1_frame_fifo_graycounter0_q_binary;
	end
end
assign soc_hdmi_in1_frame_fifo_graycounter0_q_next = (soc_hdmi_in1_frame_fifo_graycounter0_q_next_binary ^ soc_hdmi_in1_frame_fifo_graycounter0_q_next_binary[9:1]);
always @(*) begin
	soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary <= 10'd0;
	if (soc_hdmi_in1_frame_fifo_graycounter1_ce) begin
		soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary <= (soc_hdmi_in1_frame_fifo_graycounter1_q_binary + 1'd1);
	end else begin
		soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary <= soc_hdmi_in1_frame_fifo_graycounter1_q_binary;
	end
end
assign soc_hdmi_in1_frame_fifo_graycounter1_q_next = (soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary ^ soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary[9:1]);
assign soc_hdmi_in1_frame_overflow_reset_o = (soc_hdmi_in1_frame_overflow_reset_toggle_o ^ soc_hdmi_in1_frame_overflow_reset_toggle_o_r);
assign soc_hdmi_in1_frame_overflow_reset_ack_o = (soc_hdmi_in1_frame_overflow_reset_ack_toggle_o ^ soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r);
assign soc_hdmi_in1_dma_slot_array_address_reached = soc_hdmi_in1_dma_current_address;
assign soc_hdmi_in1_dma_last_word = (soc_hdmi_in1_dma_mwords_remaining == 1'd1);
assign soc_hdmi_in1_dma_memory_word = {soc_hdmi_in1_dma_frame_payload_pixels, soc_hdmi_in1_dma_frame_payload_pixels, soc_hdmi_in1_dma_frame_payload_pixels, soc_hdmi_in1_dma_frame_payload_pixels};
assign soc_hdmi_in1_dma_sink_sink_payload_address = soc_hdmi_in1_dma_current_address;
assign soc_hdmi_in1_dma_sink_sink_payload_data = soc_hdmi_in1_dma_memory_word;
assign soc_hdmi_in1_dma_slot_array_change_slot = ((~soc_hdmi_in1_dma_slot_array_address_valid) | soc_hdmi_in1_dma_slot_array_address_done);
assign soc_hdmi_in1_dma_slot_array_address = vns_comb_rhs_array_muxed38;
assign soc_hdmi_in1_dma_slot_array_address_valid = vns_comb_rhs_array_muxed39;
assign soc_hdmi_in1_dma_slot_array_slot0_address_reached = soc_hdmi_in1_dma_slot_array_address_reached;
assign soc_hdmi_in1_dma_slot_array_slot1_address_reached = soc_hdmi_in1_dma_slot_array_address_reached;
assign soc_hdmi_in1_dma_slot_array_slot0_address_done = (soc_hdmi_in1_dma_slot_array_address_done & (soc_hdmi_in1_dma_slot_array_current_slot == 1'd0));
assign soc_hdmi_in1_dma_slot_array_slot1_address_done = (soc_hdmi_in1_dma_slot_array_address_done & (soc_hdmi_in1_dma_slot_array_current_slot == 1'd1));
always @(*) begin
	soc_hdmi_in1_dma_slot_array_slot0_clear <= 1'd0;
	if ((soc_hdmi_in1_dma_slot_array_pending_re & soc_hdmi_in1_dma_slot_array_pending_r[0])) begin
		soc_hdmi_in1_dma_slot_array_slot0_clear <= 1'd1;
	end
end
always @(*) begin
	soc_hdmi_in1_dma_slot_array_status_w <= 2'd0;
	soc_hdmi_in1_dma_slot_array_status_w[0] <= soc_hdmi_in1_dma_slot_array_slot0_status;
	soc_hdmi_in1_dma_slot_array_status_w[1] <= soc_hdmi_in1_dma_slot_array_slot1_status;
end
always @(*) begin
	soc_hdmi_in1_dma_slot_array_slot1_clear <= 1'd0;
	if ((soc_hdmi_in1_dma_slot_array_pending_re & soc_hdmi_in1_dma_slot_array_pending_r[1])) begin
		soc_hdmi_in1_dma_slot_array_slot1_clear <= 1'd1;
	end
end
always @(*) begin
	soc_hdmi_in1_dma_slot_array_pending_w <= 2'd0;
	soc_hdmi_in1_dma_slot_array_pending_w[0] <= soc_hdmi_in1_dma_slot_array_slot0_pending;
	soc_hdmi_in1_dma_slot_array_pending_w[1] <= soc_hdmi_in1_dma_slot_array_slot1_pending;
end
assign soc_hdmi_in1_dma_slot_array_irq = ((soc_hdmi_in1_dma_slot_array_pending_w[0] & soc_hdmi_in1_dma_slot_array_storage[0]) | (soc_hdmi_in1_dma_slot_array_pending_w[1] & soc_hdmi_in1_dma_slot_array_storage[1]));
assign soc_hdmi_in1_dma_slot_array_slot0_status = soc_hdmi_in1_dma_slot_array_slot0_trigger;
assign soc_hdmi_in1_dma_slot_array_slot0_pending = soc_hdmi_in1_dma_slot_array_slot0_trigger;
assign soc_hdmi_in1_dma_slot_array_slot1_status = soc_hdmi_in1_dma_slot_array_slot1_trigger;
assign soc_hdmi_in1_dma_slot_array_slot1_pending = soc_hdmi_in1_dma_slot_array_slot1_trigger;
assign soc_hdmi_in1_dma_slot_array_slot0_address = soc_hdmi_in1_dma_slot_array_slot0_address_storage;
assign soc_hdmi_in1_dma_slot_array_slot0_address_valid = soc_hdmi_in1_dma_slot_array_slot0_status_storage[0];
assign soc_hdmi_in1_dma_slot_array_slot0_status_dat_w = 2'd2;
assign soc_hdmi_in1_dma_slot_array_slot0_status_we = soc_hdmi_in1_dma_slot_array_slot0_address_done;
assign soc_hdmi_in1_dma_slot_array_slot0_address_dat_w = soc_hdmi_in1_dma_slot_array_slot0_address_reached;
assign soc_hdmi_in1_dma_slot_array_slot0_address_we = soc_hdmi_in1_dma_slot_array_slot0_address_done;
assign soc_hdmi_in1_dma_slot_array_slot0_trigger = soc_hdmi_in1_dma_slot_array_slot0_status_storage[1];
assign soc_hdmi_in1_dma_slot_array_slot1_address = soc_hdmi_in1_dma_slot_array_slot1_address_storage;
assign soc_hdmi_in1_dma_slot_array_slot1_address_valid = soc_hdmi_in1_dma_slot_array_slot1_status_storage[0];
assign soc_hdmi_in1_dma_slot_array_slot1_status_dat_w = 2'd2;
assign soc_hdmi_in1_dma_slot_array_slot1_status_we = soc_hdmi_in1_dma_slot_array_slot1_address_done;
assign soc_hdmi_in1_dma_slot_array_slot1_address_dat_w = soc_hdmi_in1_dma_slot_array_slot1_address_reached;
assign soc_hdmi_in1_dma_slot_array_slot1_address_we = soc_hdmi_in1_dma_slot_array_slot1_address_done;
assign soc_hdmi_in1_dma_slot_array_slot1_trigger = soc_hdmi_in1_dma_slot_array_slot1_status_storage[1];
assign soc_litedramnativeport1_cmd_payload_we0 = 1'd1;
assign soc_litedramnativeport1_cmd_payload_addr0 = soc_hdmi_in1_dma_sink_sink_payload_address;
assign soc_litedramnativeport1_cmd_valid0 = (soc_hdmi_in1_dma_fifo_sink_ready & soc_hdmi_in1_dma_sink_sink_valid);
assign soc_hdmi_in1_dma_sink_sink_ready = (soc_hdmi_in1_dma_fifo_sink_ready & soc_litedramnativeport1_cmd_ready0);
assign soc_hdmi_in1_dma_fifo_sink_valid = (soc_hdmi_in1_dma_sink_sink_valid & soc_litedramnativeport1_cmd_ready0);
assign soc_hdmi_in1_dma_fifo_sink_payload_data = soc_hdmi_in1_dma_sink_sink_payload_data;
assign soc_litedramnativeport1_wdata_payload_we = 8'd255;
assign soc_litedramnativeport1_wdata_valid = soc_hdmi_in1_dma_fifo_source_valid;
assign soc_hdmi_in1_dma_fifo_source_ready = soc_litedramnativeport1_wdata_ready;
assign soc_litedramnativeport1_wdata_payload_data = soc_hdmi_in1_dma_fifo_source_payload_data;
assign soc_hdmi_in1_dma_fifo_syncfifo_din = {soc_hdmi_in1_dma_fifo_fifo_in_last, soc_hdmi_in1_dma_fifo_fifo_in_first, soc_hdmi_in1_dma_fifo_fifo_in_payload_data};
assign {soc_hdmi_in1_dma_fifo_fifo_out_last, soc_hdmi_in1_dma_fifo_fifo_out_first, soc_hdmi_in1_dma_fifo_fifo_out_payload_data} = soc_hdmi_in1_dma_fifo_syncfifo_dout;
assign soc_hdmi_in1_dma_fifo_sink_ready = soc_hdmi_in1_dma_fifo_syncfifo_writable;
assign soc_hdmi_in1_dma_fifo_syncfifo_we = soc_hdmi_in1_dma_fifo_sink_valid;
assign soc_hdmi_in1_dma_fifo_fifo_in_first = soc_hdmi_in1_dma_fifo_sink_first;
assign soc_hdmi_in1_dma_fifo_fifo_in_last = soc_hdmi_in1_dma_fifo_sink_last;
assign soc_hdmi_in1_dma_fifo_fifo_in_payload_data = soc_hdmi_in1_dma_fifo_sink_payload_data;
assign soc_hdmi_in1_dma_fifo_source_valid = soc_hdmi_in1_dma_fifo_syncfifo_readable;
assign soc_hdmi_in1_dma_fifo_source_first = soc_hdmi_in1_dma_fifo_fifo_out_first;
assign soc_hdmi_in1_dma_fifo_source_last = soc_hdmi_in1_dma_fifo_fifo_out_last;
assign soc_hdmi_in1_dma_fifo_source_payload_data = soc_hdmi_in1_dma_fifo_fifo_out_payload_data;
assign soc_hdmi_in1_dma_fifo_syncfifo_re = soc_hdmi_in1_dma_fifo_source_ready;
always @(*) begin
	soc_hdmi_in1_dma_fifo_wrport_adr <= 4'd0;
	if (soc_hdmi_in1_dma_fifo_replace) begin
		soc_hdmi_in1_dma_fifo_wrport_adr <= (soc_hdmi_in1_dma_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_in1_dma_fifo_wrport_adr <= soc_hdmi_in1_dma_fifo_produce;
	end
end
assign soc_hdmi_in1_dma_fifo_wrport_dat_w = soc_hdmi_in1_dma_fifo_syncfifo_din;
assign soc_hdmi_in1_dma_fifo_wrport_we = (soc_hdmi_in1_dma_fifo_syncfifo_we & (soc_hdmi_in1_dma_fifo_syncfifo_writable | soc_hdmi_in1_dma_fifo_replace));
assign soc_hdmi_in1_dma_fifo_do_read = (soc_hdmi_in1_dma_fifo_syncfifo_readable & soc_hdmi_in1_dma_fifo_syncfifo_re);
assign soc_hdmi_in1_dma_fifo_rdport_adr = soc_hdmi_in1_dma_fifo_consume;
assign soc_hdmi_in1_dma_fifo_syncfifo_dout = soc_hdmi_in1_dma_fifo_rdport_dat_r;
assign soc_hdmi_in1_dma_fifo_syncfifo_writable = (soc_hdmi_in1_dma_fifo_level != 5'd16);
assign soc_hdmi_in1_dma_fifo_syncfifo_readable = (soc_hdmi_in1_dma_fifo_level != 1'd0);
always @(*) begin
	soc_hdmi_in1_dma_frame_ready <= 1'd0;
	soc_hdmi_in1_dma_reset_words <= 1'd0;
	soc_hdmi_in1_dma_count_word <= 1'd0;
	soc_hdmi_in1_dma_sink_sink_valid <= 1'd0;
	vns_dma1_next_state <= 2'd0;
	soc_hdmi_in1_dma_slot_array_address_done <= 1'd0;
	vns_dma1_next_state <= vns_dma1_state;
	case (vns_dma1_state)
		1'd1: begin
			soc_hdmi_in1_dma_frame_ready <= soc_hdmi_in1_dma_sink_sink_ready;
			if (soc_hdmi_in1_dma_frame_valid) begin
				soc_hdmi_in1_dma_sink_sink_valid <= 1'd1;
				if (soc_hdmi_in1_dma_sink_sink_ready) begin
					soc_hdmi_in1_dma_count_word <= 1'd1;
					if (soc_hdmi_in1_dma_last_word) begin
						vns_dma1_next_state <= 2'd2;
					end
				end
			end
		end
		2'd2: begin
			if ((~soc_litedramnativeport1_wdata_valid)) begin
				soc_hdmi_in1_dma_slot_array_address_done <= 1'd1;
				vns_dma1_next_state <= 1'd0;
			end
		end
		default: begin
			soc_hdmi_in1_dma_reset_words <= 1'd1;
			soc_hdmi_in1_dma_frame_ready <= ((~soc_hdmi_in1_dma_slot_array_address_valid) | (~soc_hdmi_in1_dma_frame_payload_sof));
			if (((soc_hdmi_in1_dma_slot_array_address_valid & soc_hdmi_in1_dma_frame_payload_sof) & soc_hdmi_in1_dma_frame_valid)) begin
				vns_dma1_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_hdmi_out0_core_source_source_ready = 1'd1;
assign soc_hdmi_out0_resetinserter_reset = (soc_hdmi_out0_core_source_source_param_de & (~soc_hdmi_out0_de_r));
assign soc_hdmi_out0_resetinserter_sink_sink_valid = soc_hdmi_out0_core_source_valid_d;
assign soc_hdmi_out0_resetinserter_sink_sink_payload_y = soc_hdmi_out0_core_source_data_d[7:0];
assign soc_hdmi_out0_resetinserter_sink_sink_payload_cb_cr = soc_hdmi_out0_core_source_data_d[15:8];
assign soc_hdmi_out0_sink_valid = soc_hdmi_out0_resetinserter_source_source_valid;
assign soc_hdmi_out0_resetinserter_source_source_ready = soc_hdmi_out0_sink_ready;
assign soc_hdmi_out0_sink_first = soc_hdmi_out0_resetinserter_source_source_first;
assign soc_hdmi_out0_sink_last = soc_hdmi_out0_resetinserter_source_source_last;
assign soc_hdmi_out0_sink_payload_y = soc_hdmi_out0_resetinserter_source_source_payload_y;
assign soc_hdmi_out0_sink_payload_cb = soc_hdmi_out0_resetinserter_source_source_payload_cb;
assign soc_hdmi_out0_sink_payload_cr = soc_hdmi_out0_resetinserter_source_source_payload_cr;
assign soc_hdmi_out0_driver_sink_sink_valid = soc_hdmi_out0_source_valid;
assign soc_hdmi_out0_source_ready = soc_hdmi_out0_driver_sink_sink_ready;
assign soc_hdmi_out0_driver_sink_sink_first = soc_hdmi_out0_source_first;
assign soc_hdmi_out0_driver_sink_sink_last = soc_hdmi_out0_source_last;
assign soc_hdmi_out0_driver_sink_sink_payload_r = soc_hdmi_out0_source_payload_r;
assign soc_hdmi_out0_driver_sink_sink_payload_g = soc_hdmi_out0_source_payload_g;
assign soc_hdmi_out0_driver_sink_sink_payload_b = soc_hdmi_out0_source_payload_b;
assign soc_hdmi_out0_sink_payload_de = soc_hdmi_out0_core_source_source_param_de;
assign soc_hdmi_out0_sink_payload_vsync = soc_hdmi_out0_core_source_source_param_vsync;
assign soc_hdmi_out0_sink_payload_hsync = soc_hdmi_out0_core_source_source_param_hsync;
assign soc_hdmi_out0_driver_sink_sink_param_de = soc_hdmi_out0_source_payload_de;
assign soc_hdmi_out0_driver_sink_sink_param_vsync = soc_hdmi_out0_source_payload_vsync;
assign soc_hdmi_out0_driver_sink_sink_param_hsync = soc_hdmi_out0_source_payload_hsync;
assign soc_hdmi_out0_core_timinggenerator_sink_valid = soc_hdmi_out0_core_initiator_source_source_valid;
assign soc_hdmi_out0_core_dmareader_sink_valid = soc_hdmi_out0_core_initiator_source_source_valid;
assign soc_hdmi_out0_core_initiator_source_source_ready = soc_hdmi_out0_core_timinggenerator_sink_ready;
assign soc_hdmi_out0_core_source_source_valid = (soc_hdmi_out0_core_timinggenerator_source_valid & ((~soc_hdmi_out0_core_timinggenerator_source_payload_de) | soc_hdmi_out0_core_dmareader_source_valid));
always @(*) begin
	soc_hdmi_out0_core_timinggenerator_source_ready <= 1'd0;
	soc_hdmi_out0_core_dmareader_source_ready <= 1'd0;
	if ((~soc_hdmi_out0_core_initiator_source_source_valid)) begin
		soc_hdmi_out0_core_timinggenerator_source_ready <= 1'd1;
		soc_hdmi_out0_core_dmareader_source_ready <= 1'd1;
	end else begin
		if ((soc_hdmi_out0_core_source_source_valid & soc_hdmi_out0_core_source_source_ready)) begin
			soc_hdmi_out0_core_timinggenerator_source_ready <= 1'd1;
			soc_hdmi_out0_core_dmareader_source_ready <= (soc_hdmi_out0_core_timinggenerator_source_payload_de | 1'd0);
		end
	end
end
assign soc_hdmi_out0_core_timinggenerator_sink_payload_hres = soc_hdmi_out0_core_initiator_source_source_payload_hres;
assign soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start = soc_hdmi_out0_core_initiator_source_source_payload_hsync_start;
assign soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end = soc_hdmi_out0_core_initiator_source_source_payload_hsync_end;
assign soc_hdmi_out0_core_timinggenerator_sink_payload_hscan = soc_hdmi_out0_core_initiator_source_source_payload_hscan;
assign soc_hdmi_out0_core_timinggenerator_sink_payload_vres = soc_hdmi_out0_core_initiator_source_source_payload_vres;
assign soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start = soc_hdmi_out0_core_initiator_source_source_payload_vsync_start;
assign soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end = soc_hdmi_out0_core_initiator_source_source_payload_vsync_end;
assign soc_hdmi_out0_core_timinggenerator_sink_payload_vscan = soc_hdmi_out0_core_initiator_source_source_payload_vscan;
assign soc_hdmi_out0_core_dmareader_sink_payload_base = soc_hdmi_out0_core_initiator_source_source_payload_base;
assign soc_hdmi_out0_core_dmareader_sink_payload_length = soc_hdmi_out0_core_initiator_source_source_payload_length;
assign soc_hdmi_out0_core_source_source_param_de = soc_hdmi_out0_core_timinggenerator_source_payload_de;
assign soc_hdmi_out0_core_source_source_param_hsync = soc_hdmi_out0_core_timinggenerator_source_payload_hsync;
assign soc_hdmi_out0_core_source_source_param_vsync = soc_hdmi_out0_core_timinggenerator_source_payload_vsync;
assign soc_hdmi_out0_core_source_source_payload_data = soc_hdmi_out0_core_dmareader_source_payload_data;
assign soc_hdmi_out0_core_i = soc_hdmi_out0_core_underflow_update_underflow_update_re;
assign soc_hdmi_out0_core_underflow_update = soc_hdmi_out0_core_o;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_hres = soc_hdmi_out0_core_initiator_csrstorage0_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_hsync_start = soc_hdmi_out0_core_initiator_csrstorage1_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_hsync_end = soc_hdmi_out0_core_initiator_csrstorage2_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_hscan = soc_hdmi_out0_core_initiator_csrstorage3_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_vres = soc_hdmi_out0_core_initiator_csrstorage4_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_vsync_start = soc_hdmi_out0_core_initiator_csrstorage5_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_vsync_end = soc_hdmi_out0_core_initiator_csrstorage6_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_vscan = soc_hdmi_out0_core_initiator_csrstorage7_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_base = soc_hdmi_out0_core_initiator_csrstorage8_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_payload_length = soc_hdmi_out0_core_initiator_csrstorage9_storage;
assign soc_hdmi_out0_core_initiator_cdc_sink_valid = soc_hdmi_out0_core_initiator_enable_storage;
assign soc_hdmi_out0_core_initiator_source_source_valid = soc_hdmi_out0_core_initiator_cdc_source_valid;
assign soc_hdmi_out0_core_initiator_cdc_source_ready = soc_hdmi_out0_core_initiator_source_source_ready;
assign soc_hdmi_out0_core_initiator_source_source_first = soc_hdmi_out0_core_initiator_cdc_source_first;
assign soc_hdmi_out0_core_initiator_source_source_last = soc_hdmi_out0_core_initiator_cdc_source_last;
assign soc_hdmi_out0_core_initiator_source_source_payload_hres = soc_hdmi_out0_core_initiator_cdc_source_payload_hres;
assign soc_hdmi_out0_core_initiator_source_source_payload_hsync_start = soc_hdmi_out0_core_initiator_cdc_source_payload_hsync_start;
assign soc_hdmi_out0_core_initiator_source_source_payload_hsync_end = soc_hdmi_out0_core_initiator_cdc_source_payload_hsync_end;
assign soc_hdmi_out0_core_initiator_source_source_payload_hscan = soc_hdmi_out0_core_initiator_cdc_source_payload_hscan;
assign soc_hdmi_out0_core_initiator_source_source_payload_vres = soc_hdmi_out0_core_initiator_cdc_source_payload_vres;
assign soc_hdmi_out0_core_initiator_source_source_payload_vsync_start = soc_hdmi_out0_core_initiator_cdc_source_payload_vsync_start;
assign soc_hdmi_out0_core_initiator_source_source_payload_vsync_end = soc_hdmi_out0_core_initiator_cdc_source_payload_vsync_end;
assign soc_hdmi_out0_core_initiator_source_source_payload_vscan = soc_hdmi_out0_core_initiator_cdc_source_payload_vscan;
assign soc_hdmi_out0_core_initiator_source_source_payload_base = soc_hdmi_out0_core_initiator_cdc_source_payload_base;
assign soc_hdmi_out0_core_initiator_source_source_payload_length = soc_hdmi_out0_core_initiator_cdc_source_payload_length;
assign soc_hdmi_out0_core_initiator_cdc_asyncfifo_din = {soc_hdmi_out0_core_initiator_cdc_fifo_in_last, soc_hdmi_out0_core_initiator_cdc_fifo_in_first, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_length, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_base, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vscan, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vsync_end, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vsync_start, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vres, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hscan, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hsync_end, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hsync_start, soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hres};
assign {soc_hdmi_out0_core_initiator_cdc_fifo_out_last, soc_hdmi_out0_core_initiator_cdc_fifo_out_first, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_length, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_base, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vscan, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vsync_end, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vsync_start, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vres, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hscan, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hsync_end, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hsync_start, soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hres} = soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout;
assign soc_hdmi_out0_core_initiator_cdc_sink_ready = soc_hdmi_out0_core_initiator_cdc_asyncfifo_writable;
assign soc_hdmi_out0_core_initiator_cdc_asyncfifo_we = soc_hdmi_out0_core_initiator_cdc_sink_valid;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_first = soc_hdmi_out0_core_initiator_cdc_sink_first;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_last = soc_hdmi_out0_core_initiator_cdc_sink_last;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hres = soc_hdmi_out0_core_initiator_cdc_sink_payload_hres;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hsync_start = soc_hdmi_out0_core_initiator_cdc_sink_payload_hsync_start;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hsync_end = soc_hdmi_out0_core_initiator_cdc_sink_payload_hsync_end;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_hscan = soc_hdmi_out0_core_initiator_cdc_sink_payload_hscan;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vres = soc_hdmi_out0_core_initiator_cdc_sink_payload_vres;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vsync_start = soc_hdmi_out0_core_initiator_cdc_sink_payload_vsync_start;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vsync_end = soc_hdmi_out0_core_initiator_cdc_sink_payload_vsync_end;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_vscan = soc_hdmi_out0_core_initiator_cdc_sink_payload_vscan;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_base = soc_hdmi_out0_core_initiator_cdc_sink_payload_base;
assign soc_hdmi_out0_core_initiator_cdc_fifo_in_payload_length = soc_hdmi_out0_core_initiator_cdc_sink_payload_length;
assign soc_hdmi_out0_core_initiator_cdc_source_valid = soc_hdmi_out0_core_initiator_cdc_asyncfifo_readable;
assign soc_hdmi_out0_core_initiator_cdc_source_first = soc_hdmi_out0_core_initiator_cdc_fifo_out_first;
assign soc_hdmi_out0_core_initiator_cdc_source_last = soc_hdmi_out0_core_initiator_cdc_fifo_out_last;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_hres = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hres;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_hsync_start = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hsync_start;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_hsync_end = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hsync_end;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_hscan = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_hscan;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_vres = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vres;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_vsync_start = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vsync_start;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_vsync_end = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vsync_end;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_vscan = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_vscan;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_base = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_base;
assign soc_hdmi_out0_core_initiator_cdc_source_payload_length = soc_hdmi_out0_core_initiator_cdc_fifo_out_payload_length;
assign soc_hdmi_out0_core_initiator_cdc_asyncfifo_re = soc_hdmi_out0_core_initiator_cdc_source_ready;
assign soc_hdmi_out0_core_initiator_cdc_graycounter0_ce = (soc_hdmi_out0_core_initiator_cdc_asyncfifo_writable & soc_hdmi_out0_core_initiator_cdc_asyncfifo_we);
assign soc_hdmi_out0_core_initiator_cdc_graycounter1_ce = (soc_hdmi_out0_core_initiator_cdc_asyncfifo_readable & soc_hdmi_out0_core_initiator_cdc_asyncfifo_re);
assign soc_hdmi_out0_core_initiator_cdc_asyncfifo_writable = ((soc_hdmi_out0_core_initiator_cdc_graycounter0_q[1] == soc_hdmi_out0_core_initiator_cdc_consume_wdomain[1]) | (soc_hdmi_out0_core_initiator_cdc_graycounter0_q[0] == soc_hdmi_out0_core_initiator_cdc_consume_wdomain[0]));
assign soc_hdmi_out0_core_initiator_cdc_asyncfifo_readable = (soc_hdmi_out0_core_initiator_cdc_graycounter1_q != soc_hdmi_out0_core_initiator_cdc_produce_rdomain);
assign soc_hdmi_out0_core_initiator_cdc_wrport_adr = soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary[0];
assign soc_hdmi_out0_core_initiator_cdc_wrport_dat_w = soc_hdmi_out0_core_initiator_cdc_asyncfifo_din;
assign soc_hdmi_out0_core_initiator_cdc_wrport_we = soc_hdmi_out0_core_initiator_cdc_graycounter0_ce;
assign soc_hdmi_out0_core_initiator_cdc_rdport_adr = soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary[0];
assign soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout = soc_hdmi_out0_core_initiator_cdc_rdport_dat_r;
always @(*) begin
	soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next_binary <= 2'd0;
	if (soc_hdmi_out0_core_initiator_cdc_graycounter0_ce) begin
		soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next_binary <= (soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next_binary <= soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary;
	end
end
assign soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next = (soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next_binary ^ soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next_binary[1]);
always @(*) begin
	soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary <= 2'd0;
	if (soc_hdmi_out0_core_initiator_cdc_graycounter1_ce) begin
		soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary <= (soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary <= soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary;
	end
end
assign soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next = (soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary ^ soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary[1]);
always @(*) begin
	soc_hdmi_out0_core_timinggenerator_source_valid <= 1'd0;
	soc_hdmi_out0_core_timinggenerator_active <= 1'd0;
	soc_hdmi_out0_core_timinggenerator_source_payload_de <= 1'd0;
	if (soc_hdmi_out0_core_timinggenerator_sink_valid) begin
		soc_hdmi_out0_core_timinggenerator_active <= (soc_hdmi_out0_core_timinggenerator_hactive & soc_hdmi_out0_core_timinggenerator_vactive);
		soc_hdmi_out0_core_timinggenerator_source_valid <= 1'd1;
		if (soc_hdmi_out0_core_timinggenerator_active) begin
			soc_hdmi_out0_core_timinggenerator_source_payload_de <= 1'd1;
		end
	end
end
assign soc_hdmi_out0_core_timinggenerator_sink_ready = (soc_hdmi_out0_core_timinggenerator_source_ready & soc_hdmi_out0_core_timinggenerator_source_last);
assign soc_hdmi_out0_core_dmareader_base = soc_hdmi_out0_core_dmareader_sink_payload_base[31:1];
assign soc_hdmi_out0_core_dmareader_length = soc_hdmi_out0_core_dmareader_sink_payload_length[31:1];
assign soc_hdmi_out0_core_dmareader_sink_sink_payload_address = (soc_hdmi_out0_core_dmareader_base + soc_hdmi_out0_core_dmareader_offset);
assign soc_hdmi_out0_core_dmareader_source_valid = soc_hdmi_out0_core_dmareader_source_source_valid;
assign soc_hdmi_out0_core_dmareader_source_source_ready = soc_hdmi_out0_core_dmareader_source_ready;
assign soc_hdmi_out0_core_dmareader_source_first = soc_hdmi_out0_core_dmareader_source_source_first;
assign soc_hdmi_out0_core_dmareader_source_last = soc_hdmi_out0_core_dmareader_source_source_last;
assign soc_hdmi_out0_core_dmareader_source_payload_data = soc_hdmi_out0_core_dmareader_source_source_payload_data;
assign soc_litedramnativeport1_cmd_payload_we1 = 1'd0;
assign soc_litedramnativeport1_cmd_payload_addr1 = soc_hdmi_out0_core_dmareader_sink_sink_payload_address;
assign soc_litedramnativeport1_cmd_valid1 = (soc_hdmi_out0_core_dmareader_sink_sink_valid & soc_hdmi_out0_core_dmareader_request_enable);
assign soc_hdmi_out0_core_dmareader_sink_sink_ready = (soc_litedramnativeport1_cmd_ready1 & soc_hdmi_out0_core_dmareader_request_enable);
assign soc_hdmi_out0_core_dmareader_request_issued = (soc_litedramnativeport1_cmd_valid1 & soc_litedramnativeport1_cmd_ready1);
assign soc_hdmi_out0_core_dmareader_request_enable = (soc_hdmi_out0_core_dmareader_rsv_level != 13'd4096);
assign soc_hdmi_out0_core_dmareader_fifo_sink_valid = soc_litedramnativeport1_rdata_valid1;
assign soc_litedramnativeport1_rdata_ready = soc_hdmi_out0_core_dmareader_fifo_sink_ready;
assign soc_hdmi_out0_core_dmareader_fifo_sink_first = soc_litedramnativeport1_rdata_first;
assign soc_hdmi_out0_core_dmareader_fifo_sink_last = soc_litedramnativeport1_rdata_last;
assign soc_hdmi_out0_core_dmareader_fifo_sink_payload_data = soc_litedramnativeport1_rdata_payload_data1;
assign soc_hdmi_out0_core_dmareader_source_source_valid = soc_hdmi_out0_core_dmareader_fifo_source_valid;
assign soc_hdmi_out0_core_dmareader_fifo_source_ready = soc_hdmi_out0_core_dmareader_source_source_ready;
assign soc_hdmi_out0_core_dmareader_source_source_first = soc_hdmi_out0_core_dmareader_fifo_source_first;
assign soc_hdmi_out0_core_dmareader_source_source_last = soc_hdmi_out0_core_dmareader_fifo_source_last;
assign soc_hdmi_out0_core_dmareader_source_source_payload_data = soc_hdmi_out0_core_dmareader_fifo_source_payload_data;
assign soc_hdmi_out0_core_dmareader_data_dequeued = (soc_hdmi_out0_core_dmareader_source_source_valid & soc_hdmi_out0_core_dmareader_source_source_ready);
assign soc_hdmi_out0_core_dmareader_fifo_syncfifo_din = {soc_hdmi_out0_core_dmareader_fifo_fifo_in_last, soc_hdmi_out0_core_dmareader_fifo_fifo_in_first, soc_hdmi_out0_core_dmareader_fifo_fifo_in_payload_data};
assign {soc_hdmi_out0_core_dmareader_fifo_fifo_out_last, soc_hdmi_out0_core_dmareader_fifo_fifo_out_first, soc_hdmi_out0_core_dmareader_fifo_fifo_out_payload_data} = soc_hdmi_out0_core_dmareader_fifo_syncfifo_dout;
assign soc_hdmi_out0_core_dmareader_fifo_sink_ready = soc_hdmi_out0_core_dmareader_fifo_syncfifo_writable;
assign soc_hdmi_out0_core_dmareader_fifo_syncfifo_we = soc_hdmi_out0_core_dmareader_fifo_sink_valid;
assign soc_hdmi_out0_core_dmareader_fifo_fifo_in_first = soc_hdmi_out0_core_dmareader_fifo_sink_first;
assign soc_hdmi_out0_core_dmareader_fifo_fifo_in_last = soc_hdmi_out0_core_dmareader_fifo_sink_last;
assign soc_hdmi_out0_core_dmareader_fifo_fifo_in_payload_data = soc_hdmi_out0_core_dmareader_fifo_sink_payload_data;
assign soc_hdmi_out0_core_dmareader_fifo_source_valid = soc_hdmi_out0_core_dmareader_fifo_readable;
assign soc_hdmi_out0_core_dmareader_fifo_source_first = soc_hdmi_out0_core_dmareader_fifo_fifo_out_first;
assign soc_hdmi_out0_core_dmareader_fifo_source_last = soc_hdmi_out0_core_dmareader_fifo_fifo_out_last;
assign soc_hdmi_out0_core_dmareader_fifo_source_payload_data = soc_hdmi_out0_core_dmareader_fifo_fifo_out_payload_data;
assign soc_hdmi_out0_core_dmareader_fifo_re = soc_hdmi_out0_core_dmareader_fifo_source_ready;
assign soc_hdmi_out0_core_dmareader_fifo_syncfifo_re = (soc_hdmi_out0_core_dmareader_fifo_syncfifo_readable & ((~soc_hdmi_out0_core_dmareader_fifo_readable) | soc_hdmi_out0_core_dmareader_fifo_re));
assign soc_hdmi_out0_core_dmareader_fifo_level1 = (soc_hdmi_out0_core_dmareader_fifo_level0 + soc_hdmi_out0_core_dmareader_fifo_readable);
always @(*) begin
	soc_hdmi_out0_core_dmareader_fifo_wrport_adr <= 12'd0;
	if (soc_hdmi_out0_core_dmareader_fifo_replace) begin
		soc_hdmi_out0_core_dmareader_fifo_wrport_adr <= (soc_hdmi_out0_core_dmareader_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out0_core_dmareader_fifo_wrport_adr <= soc_hdmi_out0_core_dmareader_fifo_produce;
	end
end
assign soc_hdmi_out0_core_dmareader_fifo_wrport_dat_w = soc_hdmi_out0_core_dmareader_fifo_syncfifo_din;
assign soc_hdmi_out0_core_dmareader_fifo_wrport_we = (soc_hdmi_out0_core_dmareader_fifo_syncfifo_we & (soc_hdmi_out0_core_dmareader_fifo_syncfifo_writable | soc_hdmi_out0_core_dmareader_fifo_replace));
assign soc_hdmi_out0_core_dmareader_fifo_do_read = (soc_hdmi_out0_core_dmareader_fifo_syncfifo_readable & soc_hdmi_out0_core_dmareader_fifo_syncfifo_re);
assign soc_hdmi_out0_core_dmareader_fifo_rdport_adr = soc_hdmi_out0_core_dmareader_fifo_consume;
assign soc_hdmi_out0_core_dmareader_fifo_syncfifo_dout = soc_hdmi_out0_core_dmareader_fifo_rdport_dat_r;
assign soc_hdmi_out0_core_dmareader_fifo_rdport_re = soc_hdmi_out0_core_dmareader_fifo_do_read;
assign soc_hdmi_out0_core_dmareader_fifo_syncfifo_writable = (soc_hdmi_out0_core_dmareader_fifo_level0 != 13'd4096);
assign soc_hdmi_out0_core_dmareader_fifo_syncfifo_readable = (soc_hdmi_out0_core_dmareader_fifo_level0 != 1'd0);
always @(*) begin
	soc_hdmi_out0_core_dmareader_offset_videoout0_next_value_ce <= 1'd0;
	soc_hdmi_out0_core_dmareader_sink_ready <= 1'd0;
	soc_litedramnativeport1_flush <= 1'd0;
	soc_hdmi_out0_core_dmareader_sink_sink_valid <= 1'd0;
	vns_videoout0_next_state <= 1'd0;
	soc_hdmi_out0_core_dmareader_offset_videoout0_next_value <= 26'd0;
	vns_videoout0_next_state <= vns_videoout0_state;
	case (vns_videoout0_state)
		1'd1: begin
			soc_hdmi_out0_core_dmareader_sink_sink_valid <= 1'd1;
			if (soc_hdmi_out0_core_dmareader_sink_sink_ready) begin
				soc_hdmi_out0_core_dmareader_offset_videoout0_next_value <= (soc_hdmi_out0_core_dmareader_offset + 1'd1);
				soc_hdmi_out0_core_dmareader_offset_videoout0_next_value_ce <= 1'd1;
				if ((soc_hdmi_out0_core_dmareader_offset == (soc_hdmi_out0_core_dmareader_length - 1'd1))) begin
					soc_hdmi_out0_core_dmareader_sink_ready <= 1'd1;
					vns_videoout0_next_state <= 1'd0;
				end
			end
		end
		default: begin
			soc_hdmi_out0_core_dmareader_offset_videoout0_next_value <= 1'd0;
			soc_hdmi_out0_core_dmareader_offset_videoout0_next_value_ce <= 1'd1;
			if (soc_hdmi_out0_core_dmareader_sink_valid) begin
				vns_videoout0_next_state <= 1'd1;
			end else begin
				soc_litedramnativeport1_flush <= 1'd1;
			end
		end
	endcase
end
assign soc_hdmi_out0_core_o = (soc_hdmi_out0_core_toggle_o ^ soc_hdmi_out0_core_toggle_o_r);
assign soc_hdmi_out0_driver_hdmi_phy_serdesstrobe = soc_hdmi_out0_driver_clocking_serdesstrobe;
assign soc_hdmi_out0_driver_hdmi_phy_sink_valid = soc_hdmi_out0_driver_sink_sink_valid;
assign soc_hdmi_out0_driver_sink_sink_ready = soc_hdmi_out0_driver_hdmi_phy_sink_ready;
assign soc_hdmi_out0_driver_hdmi_phy_sink_first = soc_hdmi_out0_driver_sink_sink_first;
assign soc_hdmi_out0_driver_hdmi_phy_sink_last = soc_hdmi_out0_driver_sink_sink_last;
assign soc_hdmi_out0_driver_hdmi_phy_sink_payload_r = soc_hdmi_out0_driver_sink_sink_payload_r;
assign soc_hdmi_out0_driver_hdmi_phy_sink_payload_g = soc_hdmi_out0_driver_sink_sink_payload_g;
assign soc_hdmi_out0_driver_hdmi_phy_sink_payload_b = soc_hdmi_out0_driver_sink_sink_payload_b;
assign soc_hdmi_out0_driver_hdmi_phy_sink_param_hsync = soc_hdmi_out0_driver_sink_sink_param_hsync;
assign soc_hdmi_out0_driver_hdmi_phy_sink_param_vsync = soc_hdmi_out0_driver_sink_sink_param_vsync;
assign soc_hdmi_out0_driver_hdmi_phy_sink_param_de = soc_hdmi_out0_driver_sink_sink_param_de;
assign soc_hdmi_out0_driver_clocking_transmitting = (soc_hdmi_out0_driver_clocking_remaining_bits != 1'd0);
assign soc_hdmi_out0_driver_clocking_pix_progdata = (soc_hdmi_out0_driver_clocking_transmitting & soc_hdmi_out0_driver_clocking_sr[0]);
assign soc_hdmi_out0_driver_clocking_pix_progen = (soc_hdmi_out0_driver_clocking_transmitting | soc_hdmi_out0_driver_clocking_send_go_re);
assign soc_hdmi_out0_driver_clocking_busy = (soc_hdmi_out0_driver_clocking_busy_counter != 1'd0);
assign soc_hdmi_out0_driver_clocking_status_status = {soc_hdmi_out0_driver_clocking_mult_locked, soc_hdmi_out0_driver_clocking_pix_locked, soc_hdmi_out0_driver_clocking_pix_progdone, soc_hdmi_out0_driver_clocking_busy};
assign soc_hdmi_out0_driver_hdmi_phy_sink_ready = 1'd1;
assign soc_hdmi_out0_driver_hdmi_phy_es0_d0 = soc_hdmi_out0_driver_hdmi_phy_sink_payload_b;
assign soc_hdmi_out0_driver_hdmi_phy_es1_d0 = soc_hdmi_out0_driver_hdmi_phy_sink_payload_g;
assign soc_hdmi_out0_driver_hdmi_phy_es2_d0 = soc_hdmi_out0_driver_hdmi_phy_sink_payload_r;
assign soc_hdmi_out0_driver_hdmi_phy_es0_c = {soc_hdmi_out0_driver_hdmi_phy_sink_param_vsync, soc_hdmi_out0_driver_hdmi_phy_sink_param_hsync};
assign soc_hdmi_out0_driver_hdmi_phy_es1_c = 1'd0;
assign soc_hdmi_out0_driver_hdmi_phy_es2_c = 1'd0;
assign soc_hdmi_out0_driver_hdmi_phy_es0_de = soc_hdmi_out0_driver_hdmi_phy_sink_param_de;
assign soc_hdmi_out0_driver_hdmi_phy_es1_de = soc_hdmi_out0_driver_hdmi_phy_sink_param_de;
assign soc_hdmi_out0_driver_hdmi_phy_es2_de = soc_hdmi_out0_driver_hdmi_phy_sink_param_de;
assign soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x = soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol;
assign soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n = ((soc_hdmi_out0_driver_hdmi_phy_es0_n1d > 3'd4) | ((soc_hdmi_out0_driver_hdmi_phy_es0_n1d == 3'd4) & (~soc_hdmi_out0_driver_hdmi_phy_es0_d1[0])));
assign soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x = soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol;
assign soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n = ((soc_hdmi_out0_driver_hdmi_phy_es1_n1d > 3'd4) | ((soc_hdmi_out0_driver_hdmi_phy_es1_n1d == 3'd4) & (~soc_hdmi_out0_driver_hdmi_phy_es1_d1[0])));
assign soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x = soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol;
assign soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n = ((soc_hdmi_out0_driver_hdmi_phy_es2_n1d > 3'd4) | ((soc_hdmi_out0_driver_hdmi_phy_es2_n1d == 3'd4) & (~soc_hdmi_out0_driver_hdmi_phy_es2_d1[0])));
always @(*) begin
	soc_hdmi_out0_resetinserter_y_fifo_sink_valid <= 1'd0;
	soc_hdmi_out0_resetinserter_cb_fifo_sink_valid <= 1'd0;
	soc_hdmi_out0_resetinserter_cr_fifo_sink_valid <= 1'd0;
	soc_hdmi_out0_resetinserter_y_fifo_sink_payload_data <= 8'd0;
	soc_hdmi_out0_resetinserter_sink_sink_ready <= 1'd0;
	soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data <= 8'd0;
	soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data <= 8'd0;
	if ((~soc_hdmi_out0_resetinserter_parity_in)) begin
		soc_hdmi_out0_resetinserter_y_fifo_sink_valid <= (soc_hdmi_out0_resetinserter_sink_sink_valid & soc_hdmi_out0_resetinserter_sink_sink_ready);
		soc_hdmi_out0_resetinserter_y_fifo_sink_payload_data <= soc_hdmi_out0_resetinserter_sink_sink_payload_y;
		soc_hdmi_out0_resetinserter_cb_fifo_sink_valid <= (soc_hdmi_out0_resetinserter_sink_sink_valid & soc_hdmi_out0_resetinserter_sink_sink_ready);
		soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data <= soc_hdmi_out0_resetinserter_sink_sink_payload_cb_cr;
		soc_hdmi_out0_resetinserter_sink_sink_ready <= (soc_hdmi_out0_resetinserter_y_fifo_sink_ready & soc_hdmi_out0_resetinserter_cb_fifo_sink_ready);
	end else begin
		soc_hdmi_out0_resetinserter_y_fifo_sink_valid <= (soc_hdmi_out0_resetinserter_sink_sink_valid & soc_hdmi_out0_resetinserter_sink_sink_ready);
		soc_hdmi_out0_resetinserter_y_fifo_sink_payload_data <= soc_hdmi_out0_resetinserter_sink_sink_payload_y;
		soc_hdmi_out0_resetinserter_cr_fifo_sink_valid <= (soc_hdmi_out0_resetinserter_sink_sink_valid & soc_hdmi_out0_resetinserter_sink_sink_ready);
		soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data <= soc_hdmi_out0_resetinserter_sink_sink_payload_cb_cr;
		soc_hdmi_out0_resetinserter_sink_sink_ready <= (soc_hdmi_out0_resetinserter_y_fifo_sink_ready & soc_hdmi_out0_resetinserter_cr_fifo_sink_ready);
	end
end
assign soc_hdmi_out0_resetinserter_source_source_valid = ((soc_hdmi_out0_resetinserter_y_fifo_source_valid & soc_hdmi_out0_resetinserter_cb_fifo_source_valid) & soc_hdmi_out0_resetinserter_cr_fifo_source_valid);
assign soc_hdmi_out0_resetinserter_source_source_payload_y = soc_hdmi_out0_resetinserter_y_fifo_source_payload_data;
assign soc_hdmi_out0_resetinserter_source_source_payload_cb = soc_hdmi_out0_resetinserter_cb_fifo_source_payload_data;
assign soc_hdmi_out0_resetinserter_source_source_payload_cr = soc_hdmi_out0_resetinserter_cr_fifo_source_payload_data;
assign soc_hdmi_out0_resetinserter_y_fifo_source_ready = (soc_hdmi_out0_resetinserter_source_source_valid & soc_hdmi_out0_resetinserter_source_source_ready);
assign soc_hdmi_out0_resetinserter_cb_fifo_source_ready = ((soc_hdmi_out0_resetinserter_source_source_valid & soc_hdmi_out0_resetinserter_source_source_ready) & soc_hdmi_out0_resetinserter_parity_out);
assign soc_hdmi_out0_resetinserter_cr_fifo_source_ready = ((soc_hdmi_out0_resetinserter_source_source_valid & soc_hdmi_out0_resetinserter_source_source_ready) & soc_hdmi_out0_resetinserter_parity_out);
assign soc_hdmi_out0_resetinserter_y_fifo_syncfifo_din = {soc_hdmi_out0_resetinserter_y_fifo_fifo_in_last, soc_hdmi_out0_resetinserter_y_fifo_fifo_in_first, soc_hdmi_out0_resetinserter_y_fifo_fifo_in_payload_data};
assign {soc_hdmi_out0_resetinserter_y_fifo_fifo_out_last, soc_hdmi_out0_resetinserter_y_fifo_fifo_out_first, soc_hdmi_out0_resetinserter_y_fifo_fifo_out_payload_data} = soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout;
assign soc_hdmi_out0_resetinserter_y_fifo_sink_ready = soc_hdmi_out0_resetinserter_y_fifo_syncfifo_writable;
assign soc_hdmi_out0_resetinserter_y_fifo_syncfifo_we = soc_hdmi_out0_resetinserter_y_fifo_sink_valid;
assign soc_hdmi_out0_resetinserter_y_fifo_fifo_in_first = soc_hdmi_out0_resetinserter_y_fifo_sink_first;
assign soc_hdmi_out0_resetinserter_y_fifo_fifo_in_last = soc_hdmi_out0_resetinserter_y_fifo_sink_last;
assign soc_hdmi_out0_resetinserter_y_fifo_fifo_in_payload_data = soc_hdmi_out0_resetinserter_y_fifo_sink_payload_data;
assign soc_hdmi_out0_resetinserter_y_fifo_source_valid = soc_hdmi_out0_resetinserter_y_fifo_syncfifo_readable;
assign soc_hdmi_out0_resetinserter_y_fifo_source_first = soc_hdmi_out0_resetinserter_y_fifo_fifo_out_first;
assign soc_hdmi_out0_resetinserter_y_fifo_source_last = soc_hdmi_out0_resetinserter_y_fifo_fifo_out_last;
assign soc_hdmi_out0_resetinserter_y_fifo_source_payload_data = soc_hdmi_out0_resetinserter_y_fifo_fifo_out_payload_data;
assign soc_hdmi_out0_resetinserter_y_fifo_syncfifo_re = soc_hdmi_out0_resetinserter_y_fifo_source_ready;
always @(*) begin
	soc_hdmi_out0_resetinserter_y_fifo_wrport_adr <= 2'd0;
	if (soc_hdmi_out0_resetinserter_y_fifo_replace) begin
		soc_hdmi_out0_resetinserter_y_fifo_wrport_adr <= (soc_hdmi_out0_resetinserter_y_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out0_resetinserter_y_fifo_wrport_adr <= soc_hdmi_out0_resetinserter_y_fifo_produce;
	end
end
assign soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_w = soc_hdmi_out0_resetinserter_y_fifo_syncfifo_din;
assign soc_hdmi_out0_resetinserter_y_fifo_wrport_we = (soc_hdmi_out0_resetinserter_y_fifo_syncfifo_we & (soc_hdmi_out0_resetinserter_y_fifo_syncfifo_writable | soc_hdmi_out0_resetinserter_y_fifo_replace));
assign soc_hdmi_out0_resetinserter_y_fifo_do_read = (soc_hdmi_out0_resetinserter_y_fifo_syncfifo_readable & soc_hdmi_out0_resetinserter_y_fifo_syncfifo_re);
assign soc_hdmi_out0_resetinserter_y_fifo_rdport_adr = soc_hdmi_out0_resetinserter_y_fifo_consume;
assign soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout = soc_hdmi_out0_resetinserter_y_fifo_rdport_dat_r;
assign soc_hdmi_out0_resetinserter_y_fifo_syncfifo_writable = (soc_hdmi_out0_resetinserter_y_fifo_level != 3'd4);
assign soc_hdmi_out0_resetinserter_y_fifo_syncfifo_readable = (soc_hdmi_out0_resetinserter_y_fifo_level != 1'd0);
assign soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_din = {soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_last, soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_first, soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_payload_data};
assign {soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_last, soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_first, soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_payload_data} = soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout;
assign soc_hdmi_out0_resetinserter_cb_fifo_sink_ready = soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_writable;
assign soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_we = soc_hdmi_out0_resetinserter_cb_fifo_sink_valid;
assign soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_first = soc_hdmi_out0_resetinserter_cb_fifo_sink_first;
assign soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_last = soc_hdmi_out0_resetinserter_cb_fifo_sink_last;
assign soc_hdmi_out0_resetinserter_cb_fifo_fifo_in_payload_data = soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data;
assign soc_hdmi_out0_resetinserter_cb_fifo_source_valid = soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_readable;
assign soc_hdmi_out0_resetinserter_cb_fifo_source_first = soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_first;
assign soc_hdmi_out0_resetinserter_cb_fifo_source_last = soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_last;
assign soc_hdmi_out0_resetinserter_cb_fifo_source_payload_data = soc_hdmi_out0_resetinserter_cb_fifo_fifo_out_payload_data;
assign soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_re = soc_hdmi_out0_resetinserter_cb_fifo_source_ready;
always @(*) begin
	soc_hdmi_out0_resetinserter_cb_fifo_wrport_adr <= 2'd0;
	if (soc_hdmi_out0_resetinserter_cb_fifo_replace) begin
		soc_hdmi_out0_resetinserter_cb_fifo_wrport_adr <= (soc_hdmi_out0_resetinserter_cb_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out0_resetinserter_cb_fifo_wrport_adr <= soc_hdmi_out0_resetinserter_cb_fifo_produce;
	end
end
assign soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_w = soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_din;
assign soc_hdmi_out0_resetinserter_cb_fifo_wrport_we = (soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_we & (soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_writable | soc_hdmi_out0_resetinserter_cb_fifo_replace));
assign soc_hdmi_out0_resetinserter_cb_fifo_do_read = (soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_readable & soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_re);
assign soc_hdmi_out0_resetinserter_cb_fifo_rdport_adr = soc_hdmi_out0_resetinserter_cb_fifo_consume;
assign soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout = soc_hdmi_out0_resetinserter_cb_fifo_rdport_dat_r;
assign soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_writable = (soc_hdmi_out0_resetinserter_cb_fifo_level != 3'd4);
assign soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_readable = (soc_hdmi_out0_resetinserter_cb_fifo_level != 1'd0);
assign soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_din = {soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_last, soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_first, soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_payload_data};
assign {soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_last, soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_first, soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_payload_data} = soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout;
assign soc_hdmi_out0_resetinserter_cr_fifo_sink_ready = soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_writable;
assign soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_we = soc_hdmi_out0_resetinserter_cr_fifo_sink_valid;
assign soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_first = soc_hdmi_out0_resetinserter_cr_fifo_sink_first;
assign soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_last = soc_hdmi_out0_resetinserter_cr_fifo_sink_last;
assign soc_hdmi_out0_resetinserter_cr_fifo_fifo_in_payload_data = soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data;
assign soc_hdmi_out0_resetinserter_cr_fifo_source_valid = soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_readable;
assign soc_hdmi_out0_resetinserter_cr_fifo_source_first = soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_first;
assign soc_hdmi_out0_resetinserter_cr_fifo_source_last = soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_last;
assign soc_hdmi_out0_resetinserter_cr_fifo_source_payload_data = soc_hdmi_out0_resetinserter_cr_fifo_fifo_out_payload_data;
assign soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_re = soc_hdmi_out0_resetinserter_cr_fifo_source_ready;
always @(*) begin
	soc_hdmi_out0_resetinserter_cr_fifo_wrport_adr <= 2'd0;
	if (soc_hdmi_out0_resetinserter_cr_fifo_replace) begin
		soc_hdmi_out0_resetinserter_cr_fifo_wrport_adr <= (soc_hdmi_out0_resetinserter_cr_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out0_resetinserter_cr_fifo_wrport_adr <= soc_hdmi_out0_resetinserter_cr_fifo_produce;
	end
end
assign soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_w = soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_din;
assign soc_hdmi_out0_resetinserter_cr_fifo_wrport_we = (soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_we & (soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_writable | soc_hdmi_out0_resetinserter_cr_fifo_replace));
assign soc_hdmi_out0_resetinserter_cr_fifo_do_read = (soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_readable & soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_re);
assign soc_hdmi_out0_resetinserter_cr_fifo_rdport_adr = soc_hdmi_out0_resetinserter_cr_fifo_consume;
assign soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout = soc_hdmi_out0_resetinserter_cr_fifo_rdport_dat_r;
assign soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_writable = (soc_hdmi_out0_resetinserter_cr_fifo_level != 3'd4);
assign soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_readable = (soc_hdmi_out0_resetinserter_cr_fifo_level != 1'd0);
assign soc_hdmi_out0_pipe_ce = (soc_hdmi_out0_source_ready | (~soc_hdmi_out0_valid_n3));
assign soc_hdmi_out0_sink_ready = soc_hdmi_out0_pipe_ce;
assign soc_hdmi_out0_source_valid = soc_hdmi_out0_valid_n3;
assign soc_hdmi_out0_busy = ((((1'd0 | soc_hdmi_out0_valid_n0) | soc_hdmi_out0_valid_n1) | soc_hdmi_out0_valid_n2) | soc_hdmi_out0_valid_n3);
assign soc_hdmi_out0_source_first = soc_hdmi_out0_first_n3;
assign soc_hdmi_out0_source_last = soc_hdmi_out0_last_n3;
assign soc_hdmi_out0_ce = soc_hdmi_out0_pipe_ce;
assign soc_hdmi_out0_sink_y = soc_hdmi_out0_sink_payload_y;
assign soc_hdmi_out0_sink_cb = soc_hdmi_out0_sink_payload_cb;
assign soc_hdmi_out0_sink_cr = soc_hdmi_out0_sink_payload_cr;
assign soc_hdmi_out0_source_payload_r = soc_hdmi_out0_source_r;
assign soc_hdmi_out0_source_payload_g = soc_hdmi_out0_source_g;
assign soc_hdmi_out0_source_payload_b = soc_hdmi_out0_source_b;
assign soc_hdmi_out0_source_payload_hsync = soc_hdmi_out0_next_s5;
assign soc_hdmi_out0_source_payload_vsync = soc_hdmi_out0_next_s11;
assign soc_hdmi_out0_source_payload_de = soc_hdmi_out0_next_s17;
assign soc_hdmi_out1_core_source_source_ready = 1'd1;
assign soc_hdmi_out1_resetinserter_reset = (soc_hdmi_out1_core_source_source_param_de & (~soc_hdmi_out1_de_r));
assign soc_hdmi_out1_resetinserter_sink_sink_valid = soc_hdmi_out1_core_source_valid_d;
assign soc_hdmi_out1_resetinserter_sink_sink_payload_y = soc_hdmi_out1_core_source_data_d[7:0];
assign soc_hdmi_out1_resetinserter_sink_sink_payload_cb_cr = soc_hdmi_out1_core_source_data_d[15:8];
assign soc_hdmi_out1_sink_valid = soc_hdmi_out1_resetinserter_source_source_valid;
assign soc_hdmi_out1_resetinserter_source_source_ready = soc_hdmi_out1_sink_ready;
assign soc_hdmi_out1_sink_first = soc_hdmi_out1_resetinserter_source_source_first;
assign soc_hdmi_out1_sink_last = soc_hdmi_out1_resetinserter_source_source_last;
assign soc_hdmi_out1_sink_payload_y = soc_hdmi_out1_resetinserter_source_source_payload_y;
assign soc_hdmi_out1_sink_payload_cb = soc_hdmi_out1_resetinserter_source_source_payload_cb;
assign soc_hdmi_out1_sink_payload_cr = soc_hdmi_out1_resetinserter_source_source_payload_cr;
assign soc_hdmi_out1_driver_sink_sink_valid = soc_hdmi_out1_source_valid;
assign soc_hdmi_out1_source_ready = soc_hdmi_out1_driver_sink_sink_ready;
assign soc_hdmi_out1_driver_sink_sink_first = soc_hdmi_out1_source_first;
assign soc_hdmi_out1_driver_sink_sink_last = soc_hdmi_out1_source_last;
assign soc_hdmi_out1_driver_sink_sink_payload_r = soc_hdmi_out1_source_payload_r;
assign soc_hdmi_out1_driver_sink_sink_payload_g = soc_hdmi_out1_source_payload_g;
assign soc_hdmi_out1_driver_sink_sink_payload_b = soc_hdmi_out1_source_payload_b;
assign soc_hdmi_out1_sink_payload_de = soc_hdmi_out1_core_source_source_param_de;
assign soc_hdmi_out1_sink_payload_vsync = soc_hdmi_out1_core_source_source_param_vsync;
assign soc_hdmi_out1_sink_payload_hsync = soc_hdmi_out1_core_source_source_param_hsync;
assign soc_hdmi_out1_driver_sink_sink_param_de = soc_hdmi_out1_source_payload_de;
assign soc_hdmi_out1_driver_sink_sink_param_vsync = soc_hdmi_out1_source_payload_vsync;
assign soc_hdmi_out1_driver_sink_sink_param_hsync = soc_hdmi_out1_source_payload_hsync;
assign soc_hdmi_out1_core_timinggenerator_sink_valid = soc_hdmi_out1_core_initiator_source_source_valid;
assign soc_hdmi_out1_core_dmareader_sink_valid = soc_hdmi_out1_core_initiator_source_source_valid;
assign soc_hdmi_out1_core_initiator_source_source_ready = soc_hdmi_out1_core_timinggenerator_sink_ready;
assign soc_hdmi_out1_core_source_source_valid = (soc_hdmi_out1_core_timinggenerator_source_valid & ((~soc_hdmi_out1_core_timinggenerator_source_payload_de) | soc_hdmi_out1_core_dmareader_source_valid));
always @(*) begin
	soc_hdmi_out1_core_timinggenerator_source_ready <= 1'd0;
	soc_hdmi_out1_core_dmareader_source_ready <= 1'd0;
	if ((~soc_hdmi_out1_core_initiator_source_source_valid)) begin
		soc_hdmi_out1_core_timinggenerator_source_ready <= 1'd1;
		soc_hdmi_out1_core_dmareader_source_ready <= 1'd1;
	end else begin
		if ((soc_hdmi_out1_core_source_source_valid & soc_hdmi_out1_core_source_source_ready)) begin
			soc_hdmi_out1_core_timinggenerator_source_ready <= 1'd1;
			soc_hdmi_out1_core_dmareader_source_ready <= (soc_hdmi_out1_core_timinggenerator_source_payload_de | 1'd0);
		end
	end
end
assign soc_hdmi_out1_core_timinggenerator_sink_payload_hres = soc_hdmi_out1_core_initiator_source_source_payload_hres;
assign soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start = soc_hdmi_out1_core_initiator_source_source_payload_hsync_start;
assign soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end = soc_hdmi_out1_core_initiator_source_source_payload_hsync_end;
assign soc_hdmi_out1_core_timinggenerator_sink_payload_hscan = soc_hdmi_out1_core_initiator_source_source_payload_hscan;
assign soc_hdmi_out1_core_timinggenerator_sink_payload_vres = soc_hdmi_out1_core_initiator_source_source_payload_vres;
assign soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start = soc_hdmi_out1_core_initiator_source_source_payload_vsync_start;
assign soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end = soc_hdmi_out1_core_initiator_source_source_payload_vsync_end;
assign soc_hdmi_out1_core_timinggenerator_sink_payload_vscan = soc_hdmi_out1_core_initiator_source_source_payload_vscan;
assign soc_hdmi_out1_core_dmareader_sink_payload_base = soc_hdmi_out1_core_initiator_source_source_payload_base;
assign soc_hdmi_out1_core_dmareader_sink_payload_length = soc_hdmi_out1_core_initiator_source_source_payload_length;
assign soc_hdmi_out1_core_source_source_param_de = soc_hdmi_out1_core_timinggenerator_source_payload_de;
assign soc_hdmi_out1_core_source_source_param_hsync = soc_hdmi_out1_core_timinggenerator_source_payload_hsync;
assign soc_hdmi_out1_core_source_source_param_vsync = soc_hdmi_out1_core_timinggenerator_source_payload_vsync;
assign soc_hdmi_out1_core_source_source_payload_data = soc_hdmi_out1_core_dmareader_source_payload_data;
assign soc_hdmi_out1_core_i = soc_hdmi_out1_core_underflow_update_underflow_update_re;
assign soc_hdmi_out1_core_underflow_update = soc_hdmi_out1_core_o;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_hres = soc_hdmi_out1_core_initiator_csrstorage0_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_hsync_start = soc_hdmi_out1_core_initiator_csrstorage1_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_hsync_end = soc_hdmi_out1_core_initiator_csrstorage2_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_hscan = soc_hdmi_out1_core_initiator_csrstorage3_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_vres = soc_hdmi_out1_core_initiator_csrstorage4_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_vsync_start = soc_hdmi_out1_core_initiator_csrstorage5_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_vsync_end = soc_hdmi_out1_core_initiator_csrstorage6_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_vscan = soc_hdmi_out1_core_initiator_csrstorage7_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_base = soc_hdmi_out1_core_initiator_csrstorage8_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_payload_length = soc_hdmi_out1_core_initiator_csrstorage9_storage;
assign soc_hdmi_out1_core_initiator_cdc_sink_valid = soc_hdmi_out1_core_initiator_enable_storage;
assign soc_hdmi_out1_core_initiator_source_source_valid = soc_hdmi_out1_core_initiator_cdc_source_valid;
assign soc_hdmi_out1_core_initiator_cdc_source_ready = soc_hdmi_out1_core_initiator_source_source_ready;
assign soc_hdmi_out1_core_initiator_source_source_first = soc_hdmi_out1_core_initiator_cdc_source_first;
assign soc_hdmi_out1_core_initiator_source_source_last = soc_hdmi_out1_core_initiator_cdc_source_last;
assign soc_hdmi_out1_core_initiator_source_source_payload_hres = soc_hdmi_out1_core_initiator_cdc_source_payload_hres;
assign soc_hdmi_out1_core_initiator_source_source_payload_hsync_start = soc_hdmi_out1_core_initiator_cdc_source_payload_hsync_start;
assign soc_hdmi_out1_core_initiator_source_source_payload_hsync_end = soc_hdmi_out1_core_initiator_cdc_source_payload_hsync_end;
assign soc_hdmi_out1_core_initiator_source_source_payload_hscan = soc_hdmi_out1_core_initiator_cdc_source_payload_hscan;
assign soc_hdmi_out1_core_initiator_source_source_payload_vres = soc_hdmi_out1_core_initiator_cdc_source_payload_vres;
assign soc_hdmi_out1_core_initiator_source_source_payload_vsync_start = soc_hdmi_out1_core_initiator_cdc_source_payload_vsync_start;
assign soc_hdmi_out1_core_initiator_source_source_payload_vsync_end = soc_hdmi_out1_core_initiator_cdc_source_payload_vsync_end;
assign soc_hdmi_out1_core_initiator_source_source_payload_vscan = soc_hdmi_out1_core_initiator_cdc_source_payload_vscan;
assign soc_hdmi_out1_core_initiator_source_source_payload_base = soc_hdmi_out1_core_initiator_cdc_source_payload_base;
assign soc_hdmi_out1_core_initiator_source_source_payload_length = soc_hdmi_out1_core_initiator_cdc_source_payload_length;
assign soc_hdmi_out1_core_initiator_cdc_asyncfifo_din = {soc_hdmi_out1_core_initiator_cdc_fifo_in_last, soc_hdmi_out1_core_initiator_cdc_fifo_in_first, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_length, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_base, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vscan, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vsync_end, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vsync_start, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vres, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hscan, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hsync_end, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hsync_start, soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hres};
assign {soc_hdmi_out1_core_initiator_cdc_fifo_out_last, soc_hdmi_out1_core_initiator_cdc_fifo_out_first, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_length, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_base, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vscan, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vsync_end, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vsync_start, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vres, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hscan, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hsync_end, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hsync_start, soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hres} = soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout;
assign soc_hdmi_out1_core_initiator_cdc_sink_ready = soc_hdmi_out1_core_initiator_cdc_asyncfifo_writable;
assign soc_hdmi_out1_core_initiator_cdc_asyncfifo_we = soc_hdmi_out1_core_initiator_cdc_sink_valid;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_first = soc_hdmi_out1_core_initiator_cdc_sink_first;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_last = soc_hdmi_out1_core_initiator_cdc_sink_last;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hres = soc_hdmi_out1_core_initiator_cdc_sink_payload_hres;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hsync_start = soc_hdmi_out1_core_initiator_cdc_sink_payload_hsync_start;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hsync_end = soc_hdmi_out1_core_initiator_cdc_sink_payload_hsync_end;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_hscan = soc_hdmi_out1_core_initiator_cdc_sink_payload_hscan;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vres = soc_hdmi_out1_core_initiator_cdc_sink_payload_vres;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vsync_start = soc_hdmi_out1_core_initiator_cdc_sink_payload_vsync_start;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vsync_end = soc_hdmi_out1_core_initiator_cdc_sink_payload_vsync_end;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_vscan = soc_hdmi_out1_core_initiator_cdc_sink_payload_vscan;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_base = soc_hdmi_out1_core_initiator_cdc_sink_payload_base;
assign soc_hdmi_out1_core_initiator_cdc_fifo_in_payload_length = soc_hdmi_out1_core_initiator_cdc_sink_payload_length;
assign soc_hdmi_out1_core_initiator_cdc_source_valid = soc_hdmi_out1_core_initiator_cdc_asyncfifo_readable;
assign soc_hdmi_out1_core_initiator_cdc_source_first = soc_hdmi_out1_core_initiator_cdc_fifo_out_first;
assign soc_hdmi_out1_core_initiator_cdc_source_last = soc_hdmi_out1_core_initiator_cdc_fifo_out_last;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_hres = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hres;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_hsync_start = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hsync_start;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_hsync_end = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hsync_end;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_hscan = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_hscan;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_vres = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vres;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_vsync_start = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vsync_start;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_vsync_end = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vsync_end;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_vscan = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_vscan;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_base = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_base;
assign soc_hdmi_out1_core_initiator_cdc_source_payload_length = soc_hdmi_out1_core_initiator_cdc_fifo_out_payload_length;
assign soc_hdmi_out1_core_initiator_cdc_asyncfifo_re = soc_hdmi_out1_core_initiator_cdc_source_ready;
assign soc_hdmi_out1_core_initiator_cdc_graycounter0_ce = (soc_hdmi_out1_core_initiator_cdc_asyncfifo_writable & soc_hdmi_out1_core_initiator_cdc_asyncfifo_we);
assign soc_hdmi_out1_core_initiator_cdc_graycounter1_ce = (soc_hdmi_out1_core_initiator_cdc_asyncfifo_readable & soc_hdmi_out1_core_initiator_cdc_asyncfifo_re);
assign soc_hdmi_out1_core_initiator_cdc_asyncfifo_writable = ((soc_hdmi_out1_core_initiator_cdc_graycounter0_q[1] == soc_hdmi_out1_core_initiator_cdc_consume_wdomain[1]) | (soc_hdmi_out1_core_initiator_cdc_graycounter0_q[0] == soc_hdmi_out1_core_initiator_cdc_consume_wdomain[0]));
assign soc_hdmi_out1_core_initiator_cdc_asyncfifo_readable = (soc_hdmi_out1_core_initiator_cdc_graycounter1_q != soc_hdmi_out1_core_initiator_cdc_produce_rdomain);
assign soc_hdmi_out1_core_initiator_cdc_wrport_adr = soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary[0];
assign soc_hdmi_out1_core_initiator_cdc_wrport_dat_w = soc_hdmi_out1_core_initiator_cdc_asyncfifo_din;
assign soc_hdmi_out1_core_initiator_cdc_wrport_we = soc_hdmi_out1_core_initiator_cdc_graycounter0_ce;
assign soc_hdmi_out1_core_initiator_cdc_rdport_adr = soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary[0];
assign soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout = soc_hdmi_out1_core_initiator_cdc_rdport_dat_r;
always @(*) begin
	soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next_binary <= 2'd0;
	if (soc_hdmi_out1_core_initiator_cdc_graycounter0_ce) begin
		soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next_binary <= (soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next_binary <= soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary;
	end
end
assign soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next = (soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next_binary ^ soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next_binary[1]);
always @(*) begin
	soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary <= 2'd0;
	if (soc_hdmi_out1_core_initiator_cdc_graycounter1_ce) begin
		soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary <= (soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary <= soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary;
	end
end
assign soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next = (soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary ^ soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary[1]);
always @(*) begin
	soc_hdmi_out1_core_timinggenerator_active <= 1'd0;
	soc_hdmi_out1_core_timinggenerator_source_payload_de <= 1'd0;
	soc_hdmi_out1_core_timinggenerator_source_valid <= 1'd0;
	if (soc_hdmi_out1_core_timinggenerator_sink_valid) begin
		soc_hdmi_out1_core_timinggenerator_active <= (soc_hdmi_out1_core_timinggenerator_hactive & soc_hdmi_out1_core_timinggenerator_vactive);
		soc_hdmi_out1_core_timinggenerator_source_valid <= 1'd1;
		if (soc_hdmi_out1_core_timinggenerator_active) begin
			soc_hdmi_out1_core_timinggenerator_source_payload_de <= 1'd1;
		end
	end
end
assign soc_hdmi_out1_core_timinggenerator_sink_ready = (soc_hdmi_out1_core_timinggenerator_source_ready & soc_hdmi_out1_core_timinggenerator_source_last);
assign soc_hdmi_out1_core_dmareader_base = soc_hdmi_out1_core_dmareader_sink_payload_base[31:1];
assign soc_hdmi_out1_core_dmareader_length = soc_hdmi_out1_core_dmareader_sink_payload_length[31:1];
assign soc_hdmi_out1_core_dmareader_sink_sink_payload_address = (soc_hdmi_out1_core_dmareader_base + soc_hdmi_out1_core_dmareader_offset);
assign soc_hdmi_out1_core_dmareader_source_valid = soc_hdmi_out1_core_dmareader_source_source_valid;
assign soc_hdmi_out1_core_dmareader_source_source_ready = soc_hdmi_out1_core_dmareader_source_ready;
assign soc_hdmi_out1_core_dmareader_source_first = soc_hdmi_out1_core_dmareader_source_source_first;
assign soc_hdmi_out1_core_dmareader_source_last = soc_hdmi_out1_core_dmareader_source_source_last;
assign soc_hdmi_out1_core_dmareader_source_payload_data = soc_hdmi_out1_core_dmareader_source_source_payload_data;
assign soc_litedramnativeport3_cmd_payload_we1 = 1'd0;
assign soc_litedramnativeport3_cmd_payload_addr1 = soc_hdmi_out1_core_dmareader_sink_sink_payload_address;
assign soc_litedramnativeport3_cmd_valid1 = (soc_hdmi_out1_core_dmareader_sink_sink_valid & soc_hdmi_out1_core_dmareader_request_enable);
assign soc_hdmi_out1_core_dmareader_sink_sink_ready = (soc_litedramnativeport3_cmd_ready1 & soc_hdmi_out1_core_dmareader_request_enable);
assign soc_hdmi_out1_core_dmareader_request_issued = (soc_litedramnativeport3_cmd_valid1 & soc_litedramnativeport3_cmd_ready1);
assign soc_hdmi_out1_core_dmareader_request_enable = (soc_hdmi_out1_core_dmareader_rsv_level != 13'd4096);
assign soc_hdmi_out1_core_dmareader_fifo_sink_valid = soc_litedramnativeport3_rdata_valid1;
assign soc_litedramnativeport3_rdata_ready1 = soc_hdmi_out1_core_dmareader_fifo_sink_ready;
assign soc_hdmi_out1_core_dmareader_fifo_sink_first = soc_litedramnativeport3_rdata_first1;
assign soc_hdmi_out1_core_dmareader_fifo_sink_last = soc_litedramnativeport3_rdata_last1;
assign soc_hdmi_out1_core_dmareader_fifo_sink_payload_data = soc_litedramnativeport3_rdata_payload_data1;
assign soc_hdmi_out1_core_dmareader_source_source_valid = soc_hdmi_out1_core_dmareader_fifo_source_valid;
assign soc_hdmi_out1_core_dmareader_fifo_source_ready = soc_hdmi_out1_core_dmareader_source_source_ready;
assign soc_hdmi_out1_core_dmareader_source_source_first = soc_hdmi_out1_core_dmareader_fifo_source_first;
assign soc_hdmi_out1_core_dmareader_source_source_last = soc_hdmi_out1_core_dmareader_fifo_source_last;
assign soc_hdmi_out1_core_dmareader_source_source_payload_data = soc_hdmi_out1_core_dmareader_fifo_source_payload_data;
assign soc_hdmi_out1_core_dmareader_data_dequeued = (soc_hdmi_out1_core_dmareader_source_source_valid & soc_hdmi_out1_core_dmareader_source_source_ready);
assign soc_hdmi_out1_core_dmareader_fifo_syncfifo_din = {soc_hdmi_out1_core_dmareader_fifo_fifo_in_last, soc_hdmi_out1_core_dmareader_fifo_fifo_in_first, soc_hdmi_out1_core_dmareader_fifo_fifo_in_payload_data};
assign {soc_hdmi_out1_core_dmareader_fifo_fifo_out_last, soc_hdmi_out1_core_dmareader_fifo_fifo_out_first, soc_hdmi_out1_core_dmareader_fifo_fifo_out_payload_data} = soc_hdmi_out1_core_dmareader_fifo_syncfifo_dout;
assign soc_hdmi_out1_core_dmareader_fifo_sink_ready = soc_hdmi_out1_core_dmareader_fifo_syncfifo_writable;
assign soc_hdmi_out1_core_dmareader_fifo_syncfifo_we = soc_hdmi_out1_core_dmareader_fifo_sink_valid;
assign soc_hdmi_out1_core_dmareader_fifo_fifo_in_first = soc_hdmi_out1_core_dmareader_fifo_sink_first;
assign soc_hdmi_out1_core_dmareader_fifo_fifo_in_last = soc_hdmi_out1_core_dmareader_fifo_sink_last;
assign soc_hdmi_out1_core_dmareader_fifo_fifo_in_payload_data = soc_hdmi_out1_core_dmareader_fifo_sink_payload_data;
assign soc_hdmi_out1_core_dmareader_fifo_source_valid = soc_hdmi_out1_core_dmareader_fifo_readable;
assign soc_hdmi_out1_core_dmareader_fifo_source_first = soc_hdmi_out1_core_dmareader_fifo_fifo_out_first;
assign soc_hdmi_out1_core_dmareader_fifo_source_last = soc_hdmi_out1_core_dmareader_fifo_fifo_out_last;
assign soc_hdmi_out1_core_dmareader_fifo_source_payload_data = soc_hdmi_out1_core_dmareader_fifo_fifo_out_payload_data;
assign soc_hdmi_out1_core_dmareader_fifo_re = soc_hdmi_out1_core_dmareader_fifo_source_ready;
assign soc_hdmi_out1_core_dmareader_fifo_syncfifo_re = (soc_hdmi_out1_core_dmareader_fifo_syncfifo_readable & ((~soc_hdmi_out1_core_dmareader_fifo_readable) | soc_hdmi_out1_core_dmareader_fifo_re));
assign soc_hdmi_out1_core_dmareader_fifo_level1 = (soc_hdmi_out1_core_dmareader_fifo_level0 + soc_hdmi_out1_core_dmareader_fifo_readable);
always @(*) begin
	soc_hdmi_out1_core_dmareader_fifo_wrport_adr <= 12'd0;
	if (soc_hdmi_out1_core_dmareader_fifo_replace) begin
		soc_hdmi_out1_core_dmareader_fifo_wrport_adr <= (soc_hdmi_out1_core_dmareader_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out1_core_dmareader_fifo_wrport_adr <= soc_hdmi_out1_core_dmareader_fifo_produce;
	end
end
assign soc_hdmi_out1_core_dmareader_fifo_wrport_dat_w = soc_hdmi_out1_core_dmareader_fifo_syncfifo_din;
assign soc_hdmi_out1_core_dmareader_fifo_wrport_we = (soc_hdmi_out1_core_dmareader_fifo_syncfifo_we & (soc_hdmi_out1_core_dmareader_fifo_syncfifo_writable | soc_hdmi_out1_core_dmareader_fifo_replace));
assign soc_hdmi_out1_core_dmareader_fifo_do_read = (soc_hdmi_out1_core_dmareader_fifo_syncfifo_readable & soc_hdmi_out1_core_dmareader_fifo_syncfifo_re);
assign soc_hdmi_out1_core_dmareader_fifo_rdport_adr = soc_hdmi_out1_core_dmareader_fifo_consume;
assign soc_hdmi_out1_core_dmareader_fifo_syncfifo_dout = soc_hdmi_out1_core_dmareader_fifo_rdport_dat_r;
assign soc_hdmi_out1_core_dmareader_fifo_rdport_re = soc_hdmi_out1_core_dmareader_fifo_do_read;
assign soc_hdmi_out1_core_dmareader_fifo_syncfifo_writable = (soc_hdmi_out1_core_dmareader_fifo_level0 != 13'd4096);
assign soc_hdmi_out1_core_dmareader_fifo_syncfifo_readable = (soc_hdmi_out1_core_dmareader_fifo_level0 != 1'd0);
always @(*) begin
	vns_videoout1_next_state <= 1'd0;
	soc_hdmi_out1_core_dmareader_offset_videoout1_next_value <= 26'd0;
	soc_hdmi_out1_core_dmareader_offset_videoout1_next_value_ce <= 1'd0;
	soc_litedramnativeport3_flush <= 1'd0;
	soc_hdmi_out1_core_dmareader_sink_ready <= 1'd0;
	soc_hdmi_out1_core_dmareader_sink_sink_valid <= 1'd0;
	vns_videoout1_next_state <= vns_videoout1_state;
	case (vns_videoout1_state)
		1'd1: begin
			soc_hdmi_out1_core_dmareader_sink_sink_valid <= 1'd1;
			if (soc_hdmi_out1_core_dmareader_sink_sink_ready) begin
				soc_hdmi_out1_core_dmareader_offset_videoout1_next_value <= (soc_hdmi_out1_core_dmareader_offset + 1'd1);
				soc_hdmi_out1_core_dmareader_offset_videoout1_next_value_ce <= 1'd1;
				if ((soc_hdmi_out1_core_dmareader_offset == (soc_hdmi_out1_core_dmareader_length - 1'd1))) begin
					soc_hdmi_out1_core_dmareader_sink_ready <= 1'd1;
					vns_videoout1_next_state <= 1'd0;
				end
			end
		end
		default: begin
			soc_hdmi_out1_core_dmareader_offset_videoout1_next_value <= 1'd0;
			soc_hdmi_out1_core_dmareader_offset_videoout1_next_value_ce <= 1'd1;
			if (soc_hdmi_out1_core_dmareader_sink_valid) begin
				vns_videoout1_next_state <= 1'd1;
			end else begin
				soc_litedramnativeport3_flush <= 1'd1;
			end
		end
	endcase
end
assign soc_hdmi_out1_core_o = (soc_hdmi_out1_core_toggle_o ^ soc_hdmi_out1_core_toggle_o_r);
assign soc_hdmi_out1_driver_hdmi_phy_serdesstrobe = soc_hdmi_out1_driver_clocking_serdesstrobe;
assign soc_hdmi_out1_driver_hdmi_phy_sink_valid = soc_hdmi_out1_driver_sink_sink_valid;
assign soc_hdmi_out1_driver_sink_sink_ready = soc_hdmi_out1_driver_hdmi_phy_sink_ready;
assign soc_hdmi_out1_driver_hdmi_phy_sink_first = soc_hdmi_out1_driver_sink_sink_first;
assign soc_hdmi_out1_driver_hdmi_phy_sink_last = soc_hdmi_out1_driver_sink_sink_last;
assign soc_hdmi_out1_driver_hdmi_phy_sink_payload_r = soc_hdmi_out1_driver_sink_sink_payload_r;
assign soc_hdmi_out1_driver_hdmi_phy_sink_payload_g = soc_hdmi_out1_driver_sink_sink_payload_g;
assign soc_hdmi_out1_driver_hdmi_phy_sink_payload_b = soc_hdmi_out1_driver_sink_sink_payload_b;
assign soc_hdmi_out1_driver_hdmi_phy_sink_param_hsync = soc_hdmi_out1_driver_sink_sink_param_hsync;
assign soc_hdmi_out1_driver_hdmi_phy_sink_param_vsync = soc_hdmi_out1_driver_sink_sink_param_vsync;
assign soc_hdmi_out1_driver_hdmi_phy_sink_param_de = soc_hdmi_out1_driver_sink_sink_param_de;
assign soc_hdmi_out1_driver_hdmi_phy_sink_ready = 1'd1;
assign soc_hdmi_out1_driver_hdmi_phy_es0_d0 = soc_hdmi_out1_driver_hdmi_phy_sink_payload_b;
assign soc_hdmi_out1_driver_hdmi_phy_es1_d0 = soc_hdmi_out1_driver_hdmi_phy_sink_payload_g;
assign soc_hdmi_out1_driver_hdmi_phy_es2_d0 = soc_hdmi_out1_driver_hdmi_phy_sink_payload_r;
assign soc_hdmi_out1_driver_hdmi_phy_es0_c = {soc_hdmi_out1_driver_hdmi_phy_sink_param_vsync, soc_hdmi_out1_driver_hdmi_phy_sink_param_hsync};
assign soc_hdmi_out1_driver_hdmi_phy_es1_c = 1'd0;
assign soc_hdmi_out1_driver_hdmi_phy_es2_c = 1'd0;
assign soc_hdmi_out1_driver_hdmi_phy_es0_de = soc_hdmi_out1_driver_hdmi_phy_sink_param_de;
assign soc_hdmi_out1_driver_hdmi_phy_es1_de = soc_hdmi_out1_driver_hdmi_phy_sink_param_de;
assign soc_hdmi_out1_driver_hdmi_phy_es2_de = soc_hdmi_out1_driver_hdmi_phy_sink_param_de;
assign soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x = soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol;
assign soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n = ((soc_hdmi_out1_driver_hdmi_phy_es0_n1d > 3'd4) | ((soc_hdmi_out1_driver_hdmi_phy_es0_n1d == 3'd4) & (~soc_hdmi_out1_driver_hdmi_phy_es0_d1[0])));
assign soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x = soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol;
assign soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n = ((soc_hdmi_out1_driver_hdmi_phy_es1_n1d > 3'd4) | ((soc_hdmi_out1_driver_hdmi_phy_es1_n1d == 3'd4) & (~soc_hdmi_out1_driver_hdmi_phy_es1_d1[0])));
assign soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x = soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol;
assign soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n = ((soc_hdmi_out1_driver_hdmi_phy_es2_n1d > 3'd4) | ((soc_hdmi_out1_driver_hdmi_phy_es2_n1d == 3'd4) & (~soc_hdmi_out1_driver_hdmi_phy_es2_d1[0])));
always @(*) begin
	soc_hdmi_out1_resetinserter_y_fifo_sink_valid <= 1'd0;
	soc_hdmi_out1_resetinserter_cb_fifo_sink_valid <= 1'd0;
	soc_hdmi_out1_resetinserter_cr_fifo_sink_valid <= 1'd0;
	soc_hdmi_out1_resetinserter_y_fifo_sink_payload_data <= 8'd0;
	soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data <= 8'd0;
	soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data <= 8'd0;
	soc_hdmi_out1_resetinserter_sink_sink_ready <= 1'd0;
	if ((~soc_hdmi_out1_resetinserter_parity_in)) begin
		soc_hdmi_out1_resetinserter_y_fifo_sink_valid <= (soc_hdmi_out1_resetinserter_sink_sink_valid & soc_hdmi_out1_resetinserter_sink_sink_ready);
		soc_hdmi_out1_resetinserter_y_fifo_sink_payload_data <= soc_hdmi_out1_resetinserter_sink_sink_payload_y;
		soc_hdmi_out1_resetinserter_cb_fifo_sink_valid <= (soc_hdmi_out1_resetinserter_sink_sink_valid & soc_hdmi_out1_resetinserter_sink_sink_ready);
		soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data <= soc_hdmi_out1_resetinserter_sink_sink_payload_cb_cr;
		soc_hdmi_out1_resetinserter_sink_sink_ready <= (soc_hdmi_out1_resetinserter_y_fifo_sink_ready & soc_hdmi_out1_resetinserter_cb_fifo_sink_ready);
	end else begin
		soc_hdmi_out1_resetinserter_y_fifo_sink_valid <= (soc_hdmi_out1_resetinserter_sink_sink_valid & soc_hdmi_out1_resetinserter_sink_sink_ready);
		soc_hdmi_out1_resetinserter_y_fifo_sink_payload_data <= soc_hdmi_out1_resetinserter_sink_sink_payload_y;
		soc_hdmi_out1_resetinserter_cr_fifo_sink_valid <= (soc_hdmi_out1_resetinserter_sink_sink_valid & soc_hdmi_out1_resetinserter_sink_sink_ready);
		soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data <= soc_hdmi_out1_resetinserter_sink_sink_payload_cb_cr;
		soc_hdmi_out1_resetinserter_sink_sink_ready <= (soc_hdmi_out1_resetinserter_y_fifo_sink_ready & soc_hdmi_out1_resetinserter_cr_fifo_sink_ready);
	end
end
assign soc_hdmi_out1_resetinserter_source_source_valid = ((soc_hdmi_out1_resetinserter_y_fifo_source_valid & soc_hdmi_out1_resetinserter_cb_fifo_source_valid) & soc_hdmi_out1_resetinserter_cr_fifo_source_valid);
assign soc_hdmi_out1_resetinserter_source_source_payload_y = soc_hdmi_out1_resetinserter_y_fifo_source_payload_data;
assign soc_hdmi_out1_resetinserter_source_source_payload_cb = soc_hdmi_out1_resetinserter_cb_fifo_source_payload_data;
assign soc_hdmi_out1_resetinserter_source_source_payload_cr = soc_hdmi_out1_resetinserter_cr_fifo_source_payload_data;
assign soc_hdmi_out1_resetinserter_y_fifo_source_ready = (soc_hdmi_out1_resetinserter_source_source_valid & soc_hdmi_out1_resetinserter_source_source_ready);
assign soc_hdmi_out1_resetinserter_cb_fifo_source_ready = ((soc_hdmi_out1_resetinserter_source_source_valid & soc_hdmi_out1_resetinserter_source_source_ready) & soc_hdmi_out1_resetinserter_parity_out);
assign soc_hdmi_out1_resetinserter_cr_fifo_source_ready = ((soc_hdmi_out1_resetinserter_source_source_valid & soc_hdmi_out1_resetinserter_source_source_ready) & soc_hdmi_out1_resetinserter_parity_out);
assign soc_hdmi_out1_resetinserter_y_fifo_syncfifo_din = {soc_hdmi_out1_resetinserter_y_fifo_fifo_in_last, soc_hdmi_out1_resetinserter_y_fifo_fifo_in_first, soc_hdmi_out1_resetinserter_y_fifo_fifo_in_payload_data};
assign {soc_hdmi_out1_resetinserter_y_fifo_fifo_out_last, soc_hdmi_out1_resetinserter_y_fifo_fifo_out_first, soc_hdmi_out1_resetinserter_y_fifo_fifo_out_payload_data} = soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout;
assign soc_hdmi_out1_resetinserter_y_fifo_sink_ready = soc_hdmi_out1_resetinserter_y_fifo_syncfifo_writable;
assign soc_hdmi_out1_resetinserter_y_fifo_syncfifo_we = soc_hdmi_out1_resetinserter_y_fifo_sink_valid;
assign soc_hdmi_out1_resetinserter_y_fifo_fifo_in_first = soc_hdmi_out1_resetinserter_y_fifo_sink_first;
assign soc_hdmi_out1_resetinserter_y_fifo_fifo_in_last = soc_hdmi_out1_resetinserter_y_fifo_sink_last;
assign soc_hdmi_out1_resetinserter_y_fifo_fifo_in_payload_data = soc_hdmi_out1_resetinserter_y_fifo_sink_payload_data;
assign soc_hdmi_out1_resetinserter_y_fifo_source_valid = soc_hdmi_out1_resetinserter_y_fifo_syncfifo_readable;
assign soc_hdmi_out1_resetinserter_y_fifo_source_first = soc_hdmi_out1_resetinserter_y_fifo_fifo_out_first;
assign soc_hdmi_out1_resetinserter_y_fifo_source_last = soc_hdmi_out1_resetinserter_y_fifo_fifo_out_last;
assign soc_hdmi_out1_resetinserter_y_fifo_source_payload_data = soc_hdmi_out1_resetinserter_y_fifo_fifo_out_payload_data;
assign soc_hdmi_out1_resetinserter_y_fifo_syncfifo_re = soc_hdmi_out1_resetinserter_y_fifo_source_ready;
always @(*) begin
	soc_hdmi_out1_resetinserter_y_fifo_wrport_adr <= 2'd0;
	if (soc_hdmi_out1_resetinserter_y_fifo_replace) begin
		soc_hdmi_out1_resetinserter_y_fifo_wrport_adr <= (soc_hdmi_out1_resetinserter_y_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out1_resetinserter_y_fifo_wrport_adr <= soc_hdmi_out1_resetinserter_y_fifo_produce;
	end
end
assign soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_w = soc_hdmi_out1_resetinserter_y_fifo_syncfifo_din;
assign soc_hdmi_out1_resetinserter_y_fifo_wrport_we = (soc_hdmi_out1_resetinserter_y_fifo_syncfifo_we & (soc_hdmi_out1_resetinserter_y_fifo_syncfifo_writable | soc_hdmi_out1_resetinserter_y_fifo_replace));
assign soc_hdmi_out1_resetinserter_y_fifo_do_read = (soc_hdmi_out1_resetinserter_y_fifo_syncfifo_readable & soc_hdmi_out1_resetinserter_y_fifo_syncfifo_re);
assign soc_hdmi_out1_resetinserter_y_fifo_rdport_adr = soc_hdmi_out1_resetinserter_y_fifo_consume;
assign soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout = soc_hdmi_out1_resetinserter_y_fifo_rdport_dat_r;
assign soc_hdmi_out1_resetinserter_y_fifo_syncfifo_writable = (soc_hdmi_out1_resetinserter_y_fifo_level != 3'd4);
assign soc_hdmi_out1_resetinserter_y_fifo_syncfifo_readable = (soc_hdmi_out1_resetinserter_y_fifo_level != 1'd0);
assign soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_din = {soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_last, soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_first, soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_payload_data};
assign {soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_last, soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_first, soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_payload_data} = soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout;
assign soc_hdmi_out1_resetinserter_cb_fifo_sink_ready = soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_writable;
assign soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_we = soc_hdmi_out1_resetinserter_cb_fifo_sink_valid;
assign soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_first = soc_hdmi_out1_resetinserter_cb_fifo_sink_first;
assign soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_last = soc_hdmi_out1_resetinserter_cb_fifo_sink_last;
assign soc_hdmi_out1_resetinserter_cb_fifo_fifo_in_payload_data = soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data;
assign soc_hdmi_out1_resetinserter_cb_fifo_source_valid = soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_readable;
assign soc_hdmi_out1_resetinserter_cb_fifo_source_first = soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_first;
assign soc_hdmi_out1_resetinserter_cb_fifo_source_last = soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_last;
assign soc_hdmi_out1_resetinserter_cb_fifo_source_payload_data = soc_hdmi_out1_resetinserter_cb_fifo_fifo_out_payload_data;
assign soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_re = soc_hdmi_out1_resetinserter_cb_fifo_source_ready;
always @(*) begin
	soc_hdmi_out1_resetinserter_cb_fifo_wrport_adr <= 2'd0;
	if (soc_hdmi_out1_resetinserter_cb_fifo_replace) begin
		soc_hdmi_out1_resetinserter_cb_fifo_wrport_adr <= (soc_hdmi_out1_resetinserter_cb_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out1_resetinserter_cb_fifo_wrport_adr <= soc_hdmi_out1_resetinserter_cb_fifo_produce;
	end
end
assign soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_w = soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_din;
assign soc_hdmi_out1_resetinserter_cb_fifo_wrport_we = (soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_we & (soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_writable | soc_hdmi_out1_resetinserter_cb_fifo_replace));
assign soc_hdmi_out1_resetinserter_cb_fifo_do_read = (soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_readable & soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_re);
assign soc_hdmi_out1_resetinserter_cb_fifo_rdport_adr = soc_hdmi_out1_resetinserter_cb_fifo_consume;
assign soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout = soc_hdmi_out1_resetinserter_cb_fifo_rdport_dat_r;
assign soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_writable = (soc_hdmi_out1_resetinserter_cb_fifo_level != 3'd4);
assign soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_readable = (soc_hdmi_out1_resetinserter_cb_fifo_level != 1'd0);
assign soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_din = {soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_last, soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_first, soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_payload_data};
assign {soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_last, soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_first, soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_payload_data} = soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout;
assign soc_hdmi_out1_resetinserter_cr_fifo_sink_ready = soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_writable;
assign soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_we = soc_hdmi_out1_resetinserter_cr_fifo_sink_valid;
assign soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_first = soc_hdmi_out1_resetinserter_cr_fifo_sink_first;
assign soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_last = soc_hdmi_out1_resetinserter_cr_fifo_sink_last;
assign soc_hdmi_out1_resetinserter_cr_fifo_fifo_in_payload_data = soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data;
assign soc_hdmi_out1_resetinserter_cr_fifo_source_valid = soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_readable;
assign soc_hdmi_out1_resetinserter_cr_fifo_source_first = soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_first;
assign soc_hdmi_out1_resetinserter_cr_fifo_source_last = soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_last;
assign soc_hdmi_out1_resetinserter_cr_fifo_source_payload_data = soc_hdmi_out1_resetinserter_cr_fifo_fifo_out_payload_data;
assign soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_re = soc_hdmi_out1_resetinserter_cr_fifo_source_ready;
always @(*) begin
	soc_hdmi_out1_resetinserter_cr_fifo_wrport_adr <= 2'd0;
	if (soc_hdmi_out1_resetinserter_cr_fifo_replace) begin
		soc_hdmi_out1_resetinserter_cr_fifo_wrport_adr <= (soc_hdmi_out1_resetinserter_cr_fifo_produce - 1'd1);
	end else begin
		soc_hdmi_out1_resetinserter_cr_fifo_wrport_adr <= soc_hdmi_out1_resetinserter_cr_fifo_produce;
	end
end
assign soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_w = soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_din;
assign soc_hdmi_out1_resetinserter_cr_fifo_wrport_we = (soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_we & (soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_writable | soc_hdmi_out1_resetinserter_cr_fifo_replace));
assign soc_hdmi_out1_resetinserter_cr_fifo_do_read = (soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_readable & soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_re);
assign soc_hdmi_out1_resetinserter_cr_fifo_rdport_adr = soc_hdmi_out1_resetinserter_cr_fifo_consume;
assign soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout = soc_hdmi_out1_resetinserter_cr_fifo_rdport_dat_r;
assign soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_writable = (soc_hdmi_out1_resetinserter_cr_fifo_level != 3'd4);
assign soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_readable = (soc_hdmi_out1_resetinserter_cr_fifo_level != 1'd0);
assign soc_hdmi_out1_pipe_ce = (soc_hdmi_out1_source_ready | (~soc_hdmi_out1_valid_n3));
assign soc_hdmi_out1_sink_ready = soc_hdmi_out1_pipe_ce;
assign soc_hdmi_out1_source_valid = soc_hdmi_out1_valid_n3;
assign soc_hdmi_out1_busy = ((((1'd0 | soc_hdmi_out1_valid_n0) | soc_hdmi_out1_valid_n1) | soc_hdmi_out1_valid_n2) | soc_hdmi_out1_valid_n3);
assign soc_hdmi_out1_source_first = soc_hdmi_out1_first_n3;
assign soc_hdmi_out1_source_last = soc_hdmi_out1_last_n3;
assign soc_hdmi_out1_ce = soc_hdmi_out1_pipe_ce;
assign soc_hdmi_out1_sink_y = soc_hdmi_out1_sink_payload_y;
assign soc_hdmi_out1_sink_cb = soc_hdmi_out1_sink_payload_cb;
assign soc_hdmi_out1_sink_cr = soc_hdmi_out1_sink_payload_cr;
assign soc_hdmi_out1_source_payload_r = soc_hdmi_out1_source_r;
assign soc_hdmi_out1_source_payload_g = soc_hdmi_out1_source_g;
assign soc_hdmi_out1_source_payload_b = soc_hdmi_out1_source_b;
assign soc_hdmi_out1_source_payload_hsync = soc_hdmi_out1_next_s5;
assign soc_hdmi_out1_source_payload_vsync = soc_hdmi_out1_next_s11;
assign soc_hdmi_out1_source_payload_de = soc_hdmi_out1_next_s17;
assign soc_videosoc_interface0_wb_sdram_adr = vns_comb_rhs_array_muxed40;
assign soc_videosoc_interface0_wb_sdram_dat_w = vns_comb_rhs_array_muxed41;
assign soc_videosoc_interface0_wb_sdram_sel = vns_comb_rhs_array_muxed42;
assign soc_videosoc_interface0_wb_sdram_cyc = vns_comb_rhs_array_muxed43;
assign soc_videosoc_interface0_wb_sdram_stb = vns_comb_rhs_array_muxed44;
assign soc_videosoc_interface0_wb_sdram_we = vns_comb_rhs_array_muxed45;
assign soc_videosoc_interface0_wb_sdram_cti = vns_comb_rhs_array_muxed46;
assign soc_videosoc_interface0_wb_sdram_bte = vns_comb_rhs_array_muxed47;
assign soc_videosoc_interface1_wb_sdram_dat_r = soc_videosoc_interface0_wb_sdram_dat_r;
assign soc_videosoc_interface1_wb_sdram_ack = (soc_videosoc_interface0_wb_sdram_ack & (vns_wb_sdram_con_grant == 1'd0));
assign soc_videosoc_interface1_wb_sdram_err = (soc_videosoc_interface0_wb_sdram_err & (vns_wb_sdram_con_grant == 1'd0));
assign vns_wb_sdram_con_request = {soc_videosoc_interface1_wb_sdram_cyc};
assign vns_wb_sdram_con_grant = 1'd0;
assign vns_videosoc_shared_adr = vns_comb_rhs_array_muxed48;
assign vns_videosoc_shared_dat_w = vns_comb_rhs_array_muxed49;
assign vns_videosoc_shared_sel = vns_comb_rhs_array_muxed50;
assign vns_videosoc_shared_cyc = vns_comb_rhs_array_muxed51;
assign vns_videosoc_shared_stb = vns_comb_rhs_array_muxed52;
assign vns_videosoc_shared_we = vns_comb_rhs_array_muxed53;
assign vns_videosoc_shared_cti = vns_comb_rhs_array_muxed54;
assign vns_videosoc_shared_bte = vns_comb_rhs_array_muxed55;
assign soc_videosoc_lm32_ibus_dat_r = vns_videosoc_shared_dat_r;
assign soc_videosoc_lm32_dbus_dat_r = vns_videosoc_shared_dat_r;
assign soc_videosoc_lm32_ibus_ack = (vns_videosoc_shared_ack & (vns_videosoc_grant == 1'd0));
assign soc_videosoc_lm32_dbus_ack = (vns_videosoc_shared_ack & (vns_videosoc_grant == 1'd1));
assign soc_videosoc_lm32_ibus_err = (vns_videosoc_shared_err & (vns_videosoc_grant == 1'd0));
assign soc_videosoc_lm32_dbus_err = (vns_videosoc_shared_err & (vns_videosoc_grant == 1'd1));
assign vns_videosoc_request = {soc_videosoc_lm32_dbus_cyc, soc_videosoc_lm32_ibus_cyc};
always @(*) begin
	vns_videosoc_slave_sel <= 5'd0;
	vns_videosoc_slave_sel[0] <= (vns_videosoc_shared_adr[28:13] == 1'd0);
	vns_videosoc_slave_sel[1] <= (vns_videosoc_shared_adr[28:13] == 10'd512);
	vns_videosoc_slave_sel[2] <= (vns_videosoc_shared_adr[28:22] == 2'd2);
	vns_videosoc_slave_sel[3] <= (vns_videosoc_shared_adr[28:22] == 6'd32);
	vns_videosoc_slave_sel[4] <= (vns_videosoc_shared_adr[28:25] == 4'd8);
end
assign soc_videosoc_rom_bus_adr = vns_videosoc_shared_adr;
assign soc_videosoc_rom_bus_dat_w = vns_videosoc_shared_dat_w;
assign soc_videosoc_rom_bus_sel = vns_videosoc_shared_sel;
assign soc_videosoc_rom_bus_stb = vns_videosoc_shared_stb;
assign soc_videosoc_rom_bus_we = vns_videosoc_shared_we;
assign soc_videosoc_rom_bus_cti = vns_videosoc_shared_cti;
assign soc_videosoc_rom_bus_bte = vns_videosoc_shared_bte;
assign soc_videosoc_sram_bus_adr = vns_videosoc_shared_adr;
assign soc_videosoc_sram_bus_dat_w = vns_videosoc_shared_dat_w;
assign soc_videosoc_sram_bus_sel = vns_videosoc_shared_sel;
assign soc_videosoc_sram_bus_stb = vns_videosoc_shared_stb;
assign soc_videosoc_sram_bus_we = vns_videosoc_shared_we;
assign soc_videosoc_sram_bus_cti = vns_videosoc_shared_cti;
assign soc_videosoc_sram_bus_bte = vns_videosoc_shared_bte;
assign soc_videosoc_bus_wishbone_adr = vns_videosoc_shared_adr;
assign soc_videosoc_bus_wishbone_dat_w = vns_videosoc_shared_dat_w;
assign soc_videosoc_bus_wishbone_sel = vns_videosoc_shared_sel;
assign soc_videosoc_bus_wishbone_stb = vns_videosoc_shared_stb;
assign soc_videosoc_bus_wishbone_we = vns_videosoc_shared_we;
assign soc_videosoc_bus_wishbone_cti = vns_videosoc_shared_cti;
assign soc_videosoc_bus_wishbone_bte = vns_videosoc_shared_bte;
assign soc_spiflash_bus_adr = vns_videosoc_shared_adr;
assign soc_spiflash_bus_dat_w = vns_videosoc_shared_dat_w;
assign soc_spiflash_bus_sel = vns_videosoc_shared_sel;
assign soc_spiflash_bus_stb = vns_videosoc_shared_stb;
assign soc_spiflash_bus_we = vns_videosoc_shared_we;
assign soc_spiflash_bus_cti = vns_videosoc_shared_cti;
assign soc_spiflash_bus_bte = vns_videosoc_shared_bte;
assign soc_videosoc_interface1_wb_sdram_adr = vns_videosoc_shared_adr;
assign soc_videosoc_interface1_wb_sdram_dat_w = vns_videosoc_shared_dat_w;
assign soc_videosoc_interface1_wb_sdram_sel = vns_videosoc_shared_sel;
assign soc_videosoc_interface1_wb_sdram_stb = vns_videosoc_shared_stb;
assign soc_videosoc_interface1_wb_sdram_we = vns_videosoc_shared_we;
assign soc_videosoc_interface1_wb_sdram_cti = vns_videosoc_shared_cti;
assign soc_videosoc_interface1_wb_sdram_bte = vns_videosoc_shared_bte;
assign soc_videosoc_rom_bus_cyc = (vns_videosoc_shared_cyc & vns_videosoc_slave_sel[0]);
assign soc_videosoc_sram_bus_cyc = (vns_videosoc_shared_cyc & vns_videosoc_slave_sel[1]);
assign soc_videosoc_bus_wishbone_cyc = (vns_videosoc_shared_cyc & vns_videosoc_slave_sel[2]);
assign soc_spiflash_bus_cyc = (vns_videosoc_shared_cyc & vns_videosoc_slave_sel[3]);
assign soc_videosoc_interface1_wb_sdram_cyc = (vns_videosoc_shared_cyc & vns_videosoc_slave_sel[4]);
assign vns_videosoc_shared_err = ((((soc_videosoc_rom_bus_err | soc_videosoc_sram_bus_err) | soc_videosoc_bus_wishbone_err) | soc_spiflash_bus_err) | soc_videosoc_interface1_wb_sdram_err);
assign vns_videosoc_wait = ((vns_videosoc_shared_stb & vns_videosoc_shared_cyc) & (~vns_videosoc_shared_ack));
always @(*) begin
	vns_videosoc_shared_ack <= 1'd0;
	vns_videosoc_shared_dat_r <= 32'd0;
	vns_videosoc_error <= 1'd0;
	vns_videosoc_shared_ack <= ((((soc_videosoc_rom_bus_ack | soc_videosoc_sram_bus_ack) | soc_videosoc_bus_wishbone_ack) | soc_spiflash_bus_ack) | soc_videosoc_interface1_wb_sdram_ack);
	vns_videosoc_shared_dat_r <= ((((({32{vns_videosoc_slave_sel_r[0]}} & soc_videosoc_rom_bus_dat_r) | ({32{vns_videosoc_slave_sel_r[1]}} & soc_videosoc_sram_bus_dat_r)) | ({32{vns_videosoc_slave_sel_r[2]}} & soc_videosoc_bus_wishbone_dat_r)) | ({32{vns_videosoc_slave_sel_r[3]}} & soc_spiflash_bus_dat_r)) | ({32{vns_videosoc_slave_sel_r[4]}} & soc_videosoc_interface1_wb_sdram_dat_r));
	if (vns_videosoc_done) begin
		vns_videosoc_shared_dat_r <= 32'd4294967295;
		vns_videosoc_shared_ack <= 1'd1;
		vns_videosoc_error <= 1'd1;
	end
end
assign vns_videosoc_done = (vns_videosoc_count == 1'd0);
assign vns_videosoc_csrbank0_sel = (vns_videosoc_interface0_bank_bus_adr[13:9] == 1'd0);
assign soc_videosoc_ctrl_reset_reset_r = vns_videosoc_interface0_bank_bus_dat_w[0];
assign soc_videosoc_ctrl_reset_reset_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 1'd0));
assign vns_videosoc_csrbank0_scratch3_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_scratch3_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 1'd1));
assign vns_videosoc_csrbank0_scratch2_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_scratch2_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 2'd2));
assign vns_videosoc_csrbank0_scratch1_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_scratch1_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 2'd3));
assign vns_videosoc_csrbank0_scratch0_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_scratch0_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 3'd4));
assign vns_videosoc_csrbank0_bus_errors3_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_bus_errors3_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 3'd5));
assign vns_videosoc_csrbank0_bus_errors2_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_bus_errors2_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 3'd6));
assign vns_videosoc_csrbank0_bus_errors1_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_bus_errors1_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 3'd7));
assign vns_videosoc_csrbank0_bus_errors0_r = vns_videosoc_interface0_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank0_bus_errors0_re = ((vns_videosoc_csrbank0_sel & vns_videosoc_interface0_bank_bus_we) & (vns_videosoc_interface0_bank_bus_adr[3:0] == 4'd8));
assign soc_videosoc_ctrl_storage = soc_videosoc_ctrl_storage_full[31:0];
assign vns_videosoc_csrbank0_scratch3_w = soc_videosoc_ctrl_storage_full[31:24];
assign vns_videosoc_csrbank0_scratch2_w = soc_videosoc_ctrl_storage_full[23:16];
assign vns_videosoc_csrbank0_scratch1_w = soc_videosoc_ctrl_storage_full[15:8];
assign vns_videosoc_csrbank0_scratch0_w = soc_videosoc_ctrl_storage_full[7:0];
assign vns_videosoc_csrbank0_bus_errors3_w = soc_videosoc_ctrl_bus_errors_status[31:24];
assign vns_videosoc_csrbank0_bus_errors2_w = soc_videosoc_ctrl_bus_errors_status[23:16];
assign vns_videosoc_csrbank0_bus_errors1_w = soc_videosoc_ctrl_bus_errors_status[15:8];
assign vns_videosoc_csrbank0_bus_errors0_w = soc_videosoc_ctrl_bus_errors_status[7:0];
assign vns_videosoc_sram0_sel = (vns_videosoc_interface0_sram_bus_adr[13:9] == 5'd16);
always @(*) begin
	vns_videosoc_interface0_sram_bus_dat_r <= 8'd0;
	if (vns_videosoc_sram0_sel_r) begin
		vns_videosoc_interface0_sram_bus_dat_r <= vns_videosoc_sram0_dat_r;
	end
end
assign vns_videosoc_sram0_we = (vns_videosoc_sram0_sel & vns_videosoc_interface0_sram_bus_we);
assign vns_videosoc_sram0_dat_w = vns_videosoc_interface0_sram_bus_dat_w;
assign vns_videosoc_sram0_adr = vns_videosoc_interface0_sram_bus_adr[7:0];
assign vns_videosoc_csrbank1_sel = (vns_videosoc_interface1_bank_bus_adr[13:9] == 4'd15);
assign vns_videosoc_csrbank1_edid_hpd_notif_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_edid_hpd_notif_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 1'd0));
assign vns_videosoc_csrbank1_edid_hpd_en0_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_edid_hpd_en0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 1'd1));
assign vns_videosoc_csrbank1_clocking_pll_reset0_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_clocking_pll_reset0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 2'd2));
assign vns_videosoc_csrbank1_clocking_locked_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_clocking_locked_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 2'd3));
assign vns_videosoc_csrbank1_clocking_pll_adr0_r = vns_videosoc_interface1_bank_bus_dat_w[4:0];
assign vns_videosoc_csrbank1_clocking_pll_adr0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 3'd4));
assign vns_videosoc_csrbank1_clocking_pll_dat_r1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_clocking_pll_dat_r1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 3'd5));
assign vns_videosoc_csrbank1_clocking_pll_dat_r0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_clocking_pll_dat_r0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 3'd6));
assign vns_videosoc_csrbank1_clocking_pll_dat_w1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_clocking_pll_dat_w1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 3'd7));
assign vns_videosoc_csrbank1_clocking_pll_dat_w0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_clocking_pll_dat_w0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd8));
assign soc_hdmi_in0_pll_read_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_pll_read_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd9));
assign soc_hdmi_in0_pll_write_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_pll_write_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd10));
assign vns_videosoc_csrbank1_clocking_pll_drdy_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_clocking_pll_drdy_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd11));
assign soc_hdmi_in0_s6datacapture0_dly_ctl_r = vns_videosoc_interface1_bank_bus_dat_w[5:0];
assign soc_hdmi_in0_s6datacapture0_dly_ctl_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd12));
assign vns_videosoc_csrbank1_data0_cap_dly_busy_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_data0_cap_dly_busy_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd13));
assign vns_videosoc_csrbank1_data0_cap_phase_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_data0_cap_phase_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd14));
assign soc_hdmi_in0_s6datacapture0_phase_reset_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_s6datacapture0_phase_reset_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 4'd15));
assign vns_videosoc_csrbank1_data0_charsync_char_synced_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_data0_charsync_char_synced_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd16));
assign vns_videosoc_csrbank1_data0_charsync_ctl_pos_r = vns_videosoc_interface1_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank1_data0_charsync_ctl_pos_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd17));
assign soc_hdmi_in0_wer0_update_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_wer0_update_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd18));
assign vns_videosoc_csrbank1_data0_wer_value2_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data0_wer_value2_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd19));
assign vns_videosoc_csrbank1_data0_wer_value1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data0_wer_value1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd20));
assign vns_videosoc_csrbank1_data0_wer_value0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data0_wer_value0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd21));
assign soc_hdmi_in0_s6datacapture1_dly_ctl_r = vns_videosoc_interface1_bank_bus_dat_w[5:0];
assign soc_hdmi_in0_s6datacapture1_dly_ctl_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd22));
assign vns_videosoc_csrbank1_data1_cap_dly_busy_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_data1_cap_dly_busy_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd23));
assign vns_videosoc_csrbank1_data1_cap_phase_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_data1_cap_phase_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd24));
assign soc_hdmi_in0_s6datacapture1_phase_reset_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_s6datacapture1_phase_reset_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd25));
assign vns_videosoc_csrbank1_data1_charsync_char_synced_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_data1_charsync_char_synced_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd26));
assign vns_videosoc_csrbank1_data1_charsync_ctl_pos_r = vns_videosoc_interface1_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank1_data1_charsync_ctl_pos_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd27));
assign soc_hdmi_in0_wer1_update_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_wer1_update_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd28));
assign vns_videosoc_csrbank1_data1_wer_value2_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data1_wer_value2_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd29));
assign vns_videosoc_csrbank1_data1_wer_value1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data1_wer_value1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd30));
assign vns_videosoc_csrbank1_data1_wer_value0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data1_wer_value0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 5'd31));
assign soc_hdmi_in0_s6datacapture2_dly_ctl_r = vns_videosoc_interface1_bank_bus_dat_w[5:0];
assign soc_hdmi_in0_s6datacapture2_dly_ctl_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd32));
assign vns_videosoc_csrbank1_data2_cap_dly_busy_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_data2_cap_dly_busy_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd33));
assign vns_videosoc_csrbank1_data2_cap_phase_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_data2_cap_phase_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd34));
assign soc_hdmi_in0_s6datacapture2_phase_reset_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_s6datacapture2_phase_reset_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd35));
assign vns_videosoc_csrbank1_data2_charsync_char_synced_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_data2_charsync_char_synced_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd36));
assign vns_videosoc_csrbank1_data2_charsync_ctl_pos_r = vns_videosoc_interface1_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank1_data2_charsync_ctl_pos_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd37));
assign soc_hdmi_in0_wer2_update_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_wer2_update_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd38));
assign vns_videosoc_csrbank1_data2_wer_value2_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data2_wer_value2_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd39));
assign vns_videosoc_csrbank1_data2_wer_value1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data2_wer_value1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd40));
assign vns_videosoc_csrbank1_data2_wer_value0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_data2_wer_value0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd41));
assign vns_videosoc_csrbank1_chansync_channels_synced_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign vns_videosoc_csrbank1_chansync_channels_synced_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd42));
assign vns_videosoc_csrbank1_resdetection_hres1_r = vns_videosoc_interface1_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank1_resdetection_hres1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd43));
assign vns_videosoc_csrbank1_resdetection_hres0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_resdetection_hres0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd44));
assign vns_videosoc_csrbank1_resdetection_vres1_r = vns_videosoc_interface1_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank1_resdetection_vres1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd45));
assign vns_videosoc_csrbank1_resdetection_vres0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_resdetection_vres0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd46));
assign soc_hdmi_in0_frame_overflow_r = vns_videosoc_interface1_bank_bus_dat_w[0];
assign soc_hdmi_in0_frame_overflow_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd47));
assign vns_videosoc_csrbank1_dma_frame_size3_r = vns_videosoc_interface1_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank1_dma_frame_size3_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd48));
assign vns_videosoc_csrbank1_dma_frame_size2_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_frame_size2_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd49));
assign vns_videosoc_csrbank1_dma_frame_size1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_frame_size1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd50));
assign vns_videosoc_csrbank1_dma_frame_size0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_frame_size0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd51));
assign vns_videosoc_csrbank1_dma_slot0_status0_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_dma_slot0_status0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd52));
assign vns_videosoc_csrbank1_dma_slot0_address3_r = vns_videosoc_interface1_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank1_dma_slot0_address3_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd53));
assign vns_videosoc_csrbank1_dma_slot0_address2_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_slot0_address2_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd54));
assign vns_videosoc_csrbank1_dma_slot0_address1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_slot0_address1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd55));
assign vns_videosoc_csrbank1_dma_slot0_address0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_slot0_address0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd56));
assign vns_videosoc_csrbank1_dma_slot1_status0_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_dma_slot1_status0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd57));
assign vns_videosoc_csrbank1_dma_slot1_address3_r = vns_videosoc_interface1_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank1_dma_slot1_address3_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd58));
assign vns_videosoc_csrbank1_dma_slot1_address2_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_slot1_address2_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd59));
assign vns_videosoc_csrbank1_dma_slot1_address1_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_slot1_address1_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd60));
assign vns_videosoc_csrbank1_dma_slot1_address0_r = vns_videosoc_interface1_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank1_dma_slot1_address0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd61));
assign soc_hdmi_in0_dma_slot_array_status_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign soc_hdmi_in0_dma_slot_array_status_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd62));
assign soc_hdmi_in0_dma_slot_array_pending_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign soc_hdmi_in0_dma_slot_array_pending_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 6'd63));
assign vns_videosoc_csrbank1_dma_ev_enable0_r = vns_videosoc_interface1_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank1_dma_ev_enable0_re = ((vns_videosoc_csrbank1_sel & vns_videosoc_interface1_bank_bus_we) & (vns_videosoc_interface1_bank_bus_adr[6:0] == 7'd64));
assign vns_videosoc_csrbank1_edid_hpd_notif_w = soc_hdmi_in0_edid_status;
assign soc_hdmi_in0_edid_storage = soc_hdmi_in0_edid_storage_full;
assign vns_videosoc_csrbank1_edid_hpd_en0_w = soc_hdmi_in0_edid_storage_full;
assign soc_hdmi_in0_pll_reset_storage = soc_hdmi_in0_pll_reset_storage_full;
assign vns_videosoc_csrbank1_clocking_pll_reset0_w = soc_hdmi_in0_pll_reset_storage_full;
assign vns_videosoc_csrbank1_clocking_locked_w = soc_hdmi_in0_locked_status;
assign soc_hdmi_in0_pll_adr_storage = soc_hdmi_in0_pll_adr_storage_full[4:0];
assign vns_videosoc_csrbank1_clocking_pll_adr0_w = soc_hdmi_in0_pll_adr_storage_full[4:0];
assign vns_videosoc_csrbank1_clocking_pll_dat_r1_w = soc_hdmi_in0_pll_dat_r_status[15:8];
assign vns_videosoc_csrbank1_clocking_pll_dat_r0_w = soc_hdmi_in0_pll_dat_r_status[7:0];
assign soc_hdmi_in0_pll_dat_w_storage = soc_hdmi_in0_pll_dat_w_storage_full[15:0];
assign vns_videosoc_csrbank1_clocking_pll_dat_w1_w = soc_hdmi_in0_pll_dat_w_storage_full[15:8];
assign vns_videosoc_csrbank1_clocking_pll_dat_w0_w = soc_hdmi_in0_pll_dat_w_storage_full[7:0];
assign vns_videosoc_csrbank1_clocking_pll_drdy_w = soc_hdmi_in0_pll_drdy_status;
assign vns_videosoc_csrbank1_data0_cap_dly_busy_w = soc_hdmi_in0_s6datacapture0_dly_busy_status[1:0];
assign vns_videosoc_csrbank1_data0_cap_phase_w = soc_hdmi_in0_s6datacapture0_phase_status[1:0];
assign vns_videosoc_csrbank1_data0_charsync_char_synced_w = soc_hdmi_in0_charsync0_char_synced_status;
assign vns_videosoc_csrbank1_data0_charsync_ctl_pos_w = soc_hdmi_in0_charsync0_ctl_pos_status[3:0];
assign vns_videosoc_csrbank1_data0_wer_value2_w = soc_hdmi_in0_wer0_status[23:16];
assign vns_videosoc_csrbank1_data0_wer_value1_w = soc_hdmi_in0_wer0_status[15:8];
assign vns_videosoc_csrbank1_data0_wer_value0_w = soc_hdmi_in0_wer0_status[7:0];
assign vns_videosoc_csrbank1_data1_cap_dly_busy_w = soc_hdmi_in0_s6datacapture1_dly_busy_status[1:0];
assign vns_videosoc_csrbank1_data1_cap_phase_w = soc_hdmi_in0_s6datacapture1_phase_status[1:0];
assign vns_videosoc_csrbank1_data1_charsync_char_synced_w = soc_hdmi_in0_charsync1_char_synced_status;
assign vns_videosoc_csrbank1_data1_charsync_ctl_pos_w = soc_hdmi_in0_charsync1_ctl_pos_status[3:0];
assign vns_videosoc_csrbank1_data1_wer_value2_w = soc_hdmi_in0_wer1_status[23:16];
assign vns_videosoc_csrbank1_data1_wer_value1_w = soc_hdmi_in0_wer1_status[15:8];
assign vns_videosoc_csrbank1_data1_wer_value0_w = soc_hdmi_in0_wer1_status[7:0];
assign vns_videosoc_csrbank1_data2_cap_dly_busy_w = soc_hdmi_in0_s6datacapture2_dly_busy_status[1:0];
assign vns_videosoc_csrbank1_data2_cap_phase_w = soc_hdmi_in0_s6datacapture2_phase_status[1:0];
assign vns_videosoc_csrbank1_data2_charsync_char_synced_w = soc_hdmi_in0_charsync2_char_synced_status;
assign vns_videosoc_csrbank1_data2_charsync_ctl_pos_w = soc_hdmi_in0_charsync2_ctl_pos_status[3:0];
assign vns_videosoc_csrbank1_data2_wer_value2_w = soc_hdmi_in0_wer2_status[23:16];
assign vns_videosoc_csrbank1_data2_wer_value1_w = soc_hdmi_in0_wer2_status[15:8];
assign vns_videosoc_csrbank1_data2_wer_value0_w = soc_hdmi_in0_wer2_status[7:0];
assign vns_videosoc_csrbank1_chansync_channels_synced_w = soc_hdmi_in0_chansync_status;
assign vns_videosoc_csrbank1_resdetection_hres1_w = soc_hdmi_in0_resdetection_hres_status[10:8];
assign vns_videosoc_csrbank1_resdetection_hres0_w = soc_hdmi_in0_resdetection_hres_status[7:0];
assign vns_videosoc_csrbank1_resdetection_vres1_w = soc_hdmi_in0_resdetection_vres_status[10:8];
assign vns_videosoc_csrbank1_resdetection_vres0_w = soc_hdmi_in0_resdetection_vres_status[7:0];
assign soc_hdmi_in0_dma_frame_size_storage = soc_hdmi_in0_dma_frame_size_storage_full[26:3];
assign vns_videosoc_csrbank1_dma_frame_size3_w = soc_hdmi_in0_dma_frame_size_storage_full[26:24];
assign vns_videosoc_csrbank1_dma_frame_size2_w = soc_hdmi_in0_dma_frame_size_storage_full[23:16];
assign vns_videosoc_csrbank1_dma_frame_size1_w = soc_hdmi_in0_dma_frame_size_storage_full[15:8];
assign vns_videosoc_csrbank1_dma_frame_size0_w = {soc_hdmi_in0_dma_frame_size_storage_full[7:3], {5{1'd0}}};
assign soc_hdmi_in0_dma_slot_array_slot0_status_storage = soc_hdmi_in0_dma_slot_array_slot0_status_storage_full[1:0];
assign vns_videosoc_csrbank1_dma_slot0_status0_w = soc_hdmi_in0_dma_slot_array_slot0_status_storage_full[1:0];
assign soc_hdmi_in0_dma_slot_array_slot0_address_storage = soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[26:3];
assign vns_videosoc_csrbank1_dma_slot0_address3_w = soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[26:24];
assign vns_videosoc_csrbank1_dma_slot0_address2_w = soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[23:16];
assign vns_videosoc_csrbank1_dma_slot0_address1_w = soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[15:8];
assign vns_videosoc_csrbank1_dma_slot0_address0_w = {soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[7:3], {5{1'd0}}};
assign soc_hdmi_in0_dma_slot_array_slot1_status_storage = soc_hdmi_in0_dma_slot_array_slot1_status_storage_full[1:0];
assign vns_videosoc_csrbank1_dma_slot1_status0_w = soc_hdmi_in0_dma_slot_array_slot1_status_storage_full[1:0];
assign soc_hdmi_in0_dma_slot_array_slot1_address_storage = soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[26:3];
assign vns_videosoc_csrbank1_dma_slot1_address3_w = soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[26:24];
assign vns_videosoc_csrbank1_dma_slot1_address2_w = soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[23:16];
assign vns_videosoc_csrbank1_dma_slot1_address1_w = soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[15:8];
assign vns_videosoc_csrbank1_dma_slot1_address0_w = {soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[7:3], {5{1'd0}}};
assign soc_hdmi_in0_dma_slot_array_storage = soc_hdmi_in0_dma_slot_array_storage_full[1:0];
assign vns_videosoc_csrbank1_dma_ev_enable0_w = soc_hdmi_in0_dma_slot_array_storage_full[1:0];
assign vns_videosoc_sram1_sel = (vns_videosoc_interface1_sram_bus_adr[13:9] == 5'd18);
always @(*) begin
	vns_videosoc_interface1_sram_bus_dat_r <= 8'd0;
	if (vns_videosoc_sram1_sel_r) begin
		vns_videosoc_interface1_sram_bus_dat_r <= vns_videosoc_sram1_dat_r;
	end
end
assign vns_videosoc_sram1_we = (vns_videosoc_sram1_sel & vns_videosoc_interface1_sram_bus_we);
assign vns_videosoc_sram1_dat_w = vns_videosoc_interface1_sram_bus_dat_w;
assign vns_videosoc_sram1_adr = vns_videosoc_interface1_sram_bus_adr[7:0];
assign vns_videosoc_csrbank2_sel = (vns_videosoc_interface2_bank_bus_adr[13:9] == 5'd17);
assign vns_videosoc_csrbank2_edid_hpd_notif_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_edid_hpd_notif_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 1'd0));
assign vns_videosoc_csrbank2_edid_hpd_en0_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_edid_hpd_en0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 1'd1));
assign vns_videosoc_csrbank2_clocking_pll_reset0_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_clocking_pll_reset0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 2'd2));
assign vns_videosoc_csrbank2_clocking_locked_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_clocking_locked_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 2'd3));
assign vns_videosoc_csrbank2_clocking_pll_adr0_r = vns_videosoc_interface2_bank_bus_dat_w[4:0];
assign vns_videosoc_csrbank2_clocking_pll_adr0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 3'd4));
assign vns_videosoc_csrbank2_clocking_pll_dat_r1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_clocking_pll_dat_r1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 3'd5));
assign vns_videosoc_csrbank2_clocking_pll_dat_r0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_clocking_pll_dat_r0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 3'd6));
assign vns_videosoc_csrbank2_clocking_pll_dat_w1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_clocking_pll_dat_w1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 3'd7));
assign vns_videosoc_csrbank2_clocking_pll_dat_w0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_clocking_pll_dat_w0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd8));
assign soc_hdmi_in1_pll_read_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_pll_read_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd9));
assign soc_hdmi_in1_pll_write_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_pll_write_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd10));
assign vns_videosoc_csrbank2_clocking_pll_drdy_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_clocking_pll_drdy_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd11));
assign soc_hdmi_in1_s6datacapture0_dly_ctl_r = vns_videosoc_interface2_bank_bus_dat_w[5:0];
assign soc_hdmi_in1_s6datacapture0_dly_ctl_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd12));
assign vns_videosoc_csrbank2_data0_cap_dly_busy_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_data0_cap_dly_busy_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd13));
assign vns_videosoc_csrbank2_data0_cap_phase_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_data0_cap_phase_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd14));
assign soc_hdmi_in1_s6datacapture0_phase_reset_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_s6datacapture0_phase_reset_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 4'd15));
assign vns_videosoc_csrbank2_data0_charsync_char_synced_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_data0_charsync_char_synced_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd16));
assign vns_videosoc_csrbank2_data0_charsync_ctl_pos_r = vns_videosoc_interface2_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank2_data0_charsync_ctl_pos_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd17));
assign soc_hdmi_in1_wer0_update_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_wer0_update_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd18));
assign vns_videosoc_csrbank2_data0_wer_value2_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data0_wer_value2_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd19));
assign vns_videosoc_csrbank2_data0_wer_value1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data0_wer_value1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd20));
assign vns_videosoc_csrbank2_data0_wer_value0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data0_wer_value0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd21));
assign soc_hdmi_in1_s6datacapture1_dly_ctl_r = vns_videosoc_interface2_bank_bus_dat_w[5:0];
assign soc_hdmi_in1_s6datacapture1_dly_ctl_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd22));
assign vns_videosoc_csrbank2_data1_cap_dly_busy_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_data1_cap_dly_busy_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd23));
assign vns_videosoc_csrbank2_data1_cap_phase_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_data1_cap_phase_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd24));
assign soc_hdmi_in1_s6datacapture1_phase_reset_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_s6datacapture1_phase_reset_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd25));
assign vns_videosoc_csrbank2_data1_charsync_char_synced_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_data1_charsync_char_synced_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd26));
assign vns_videosoc_csrbank2_data1_charsync_ctl_pos_r = vns_videosoc_interface2_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank2_data1_charsync_ctl_pos_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd27));
assign soc_hdmi_in1_wer1_update_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_wer1_update_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd28));
assign vns_videosoc_csrbank2_data1_wer_value2_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data1_wer_value2_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd29));
assign vns_videosoc_csrbank2_data1_wer_value1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data1_wer_value1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd30));
assign vns_videosoc_csrbank2_data1_wer_value0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data1_wer_value0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 5'd31));
assign soc_hdmi_in1_s6datacapture2_dly_ctl_r = vns_videosoc_interface2_bank_bus_dat_w[5:0];
assign soc_hdmi_in1_s6datacapture2_dly_ctl_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd32));
assign vns_videosoc_csrbank2_data2_cap_dly_busy_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_data2_cap_dly_busy_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd33));
assign vns_videosoc_csrbank2_data2_cap_phase_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_data2_cap_phase_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd34));
assign soc_hdmi_in1_s6datacapture2_phase_reset_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_s6datacapture2_phase_reset_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd35));
assign vns_videosoc_csrbank2_data2_charsync_char_synced_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_data2_charsync_char_synced_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd36));
assign vns_videosoc_csrbank2_data2_charsync_ctl_pos_r = vns_videosoc_interface2_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank2_data2_charsync_ctl_pos_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd37));
assign soc_hdmi_in1_wer2_update_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_wer2_update_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd38));
assign vns_videosoc_csrbank2_data2_wer_value2_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data2_wer_value2_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd39));
assign vns_videosoc_csrbank2_data2_wer_value1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data2_wer_value1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd40));
assign vns_videosoc_csrbank2_data2_wer_value0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_data2_wer_value0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd41));
assign vns_videosoc_csrbank2_chansync_channels_synced_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign vns_videosoc_csrbank2_chansync_channels_synced_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd42));
assign vns_videosoc_csrbank2_resdetection_hres1_r = vns_videosoc_interface2_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank2_resdetection_hres1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd43));
assign vns_videosoc_csrbank2_resdetection_hres0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_resdetection_hres0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd44));
assign vns_videosoc_csrbank2_resdetection_vres1_r = vns_videosoc_interface2_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank2_resdetection_vres1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd45));
assign vns_videosoc_csrbank2_resdetection_vres0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_resdetection_vres0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd46));
assign soc_hdmi_in1_frame_overflow_r = vns_videosoc_interface2_bank_bus_dat_w[0];
assign soc_hdmi_in1_frame_overflow_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd47));
assign vns_videosoc_csrbank2_dma_frame_size3_r = vns_videosoc_interface2_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank2_dma_frame_size3_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd48));
assign vns_videosoc_csrbank2_dma_frame_size2_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_frame_size2_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd49));
assign vns_videosoc_csrbank2_dma_frame_size1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_frame_size1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd50));
assign vns_videosoc_csrbank2_dma_frame_size0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_frame_size0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd51));
assign vns_videosoc_csrbank2_dma_slot0_status0_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_dma_slot0_status0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd52));
assign vns_videosoc_csrbank2_dma_slot0_address3_r = vns_videosoc_interface2_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank2_dma_slot0_address3_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd53));
assign vns_videosoc_csrbank2_dma_slot0_address2_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_slot0_address2_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd54));
assign vns_videosoc_csrbank2_dma_slot0_address1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_slot0_address1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd55));
assign vns_videosoc_csrbank2_dma_slot0_address0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_slot0_address0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd56));
assign vns_videosoc_csrbank2_dma_slot1_status0_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_dma_slot1_status0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd57));
assign vns_videosoc_csrbank2_dma_slot1_address3_r = vns_videosoc_interface2_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank2_dma_slot1_address3_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd58));
assign vns_videosoc_csrbank2_dma_slot1_address2_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_slot1_address2_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd59));
assign vns_videosoc_csrbank2_dma_slot1_address1_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_slot1_address1_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd60));
assign vns_videosoc_csrbank2_dma_slot1_address0_r = vns_videosoc_interface2_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank2_dma_slot1_address0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd61));
assign soc_hdmi_in1_dma_slot_array_status_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign soc_hdmi_in1_dma_slot_array_status_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd62));
assign soc_hdmi_in1_dma_slot_array_pending_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign soc_hdmi_in1_dma_slot_array_pending_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 6'd63));
assign vns_videosoc_csrbank2_dma_ev_enable0_r = vns_videosoc_interface2_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank2_dma_ev_enable0_re = ((vns_videosoc_csrbank2_sel & vns_videosoc_interface2_bank_bus_we) & (vns_videosoc_interface2_bank_bus_adr[6:0] == 7'd64));
assign vns_videosoc_csrbank2_edid_hpd_notif_w = soc_hdmi_in1_edid_status;
assign soc_hdmi_in1_edid_storage = soc_hdmi_in1_edid_storage_full;
assign vns_videosoc_csrbank2_edid_hpd_en0_w = soc_hdmi_in1_edid_storage_full;
assign soc_hdmi_in1_pll_reset_storage = soc_hdmi_in1_pll_reset_storage_full;
assign vns_videosoc_csrbank2_clocking_pll_reset0_w = soc_hdmi_in1_pll_reset_storage_full;
assign vns_videosoc_csrbank2_clocking_locked_w = soc_hdmi_in1_locked_status;
assign soc_hdmi_in1_pll_adr_storage = soc_hdmi_in1_pll_adr_storage_full[4:0];
assign vns_videosoc_csrbank2_clocking_pll_adr0_w = soc_hdmi_in1_pll_adr_storage_full[4:0];
assign vns_videosoc_csrbank2_clocking_pll_dat_r1_w = soc_hdmi_in1_pll_dat_r_status[15:8];
assign vns_videosoc_csrbank2_clocking_pll_dat_r0_w = soc_hdmi_in1_pll_dat_r_status[7:0];
assign soc_hdmi_in1_pll_dat_w_storage = soc_hdmi_in1_pll_dat_w_storage_full[15:0];
assign vns_videosoc_csrbank2_clocking_pll_dat_w1_w = soc_hdmi_in1_pll_dat_w_storage_full[15:8];
assign vns_videosoc_csrbank2_clocking_pll_dat_w0_w = soc_hdmi_in1_pll_dat_w_storage_full[7:0];
assign vns_videosoc_csrbank2_clocking_pll_drdy_w = soc_hdmi_in1_pll_drdy_status;
assign vns_videosoc_csrbank2_data0_cap_dly_busy_w = soc_hdmi_in1_s6datacapture0_dly_busy_status[1:0];
assign vns_videosoc_csrbank2_data0_cap_phase_w = soc_hdmi_in1_s6datacapture0_phase_status[1:0];
assign vns_videosoc_csrbank2_data0_charsync_char_synced_w = soc_hdmi_in1_charsync0_char_synced_status;
assign vns_videosoc_csrbank2_data0_charsync_ctl_pos_w = soc_hdmi_in1_charsync0_ctl_pos_status[3:0];
assign vns_videosoc_csrbank2_data0_wer_value2_w = soc_hdmi_in1_wer0_status[23:16];
assign vns_videosoc_csrbank2_data0_wer_value1_w = soc_hdmi_in1_wer0_status[15:8];
assign vns_videosoc_csrbank2_data0_wer_value0_w = soc_hdmi_in1_wer0_status[7:0];
assign vns_videosoc_csrbank2_data1_cap_dly_busy_w = soc_hdmi_in1_s6datacapture1_dly_busy_status[1:0];
assign vns_videosoc_csrbank2_data1_cap_phase_w = soc_hdmi_in1_s6datacapture1_phase_status[1:0];
assign vns_videosoc_csrbank2_data1_charsync_char_synced_w = soc_hdmi_in1_charsync1_char_synced_status;
assign vns_videosoc_csrbank2_data1_charsync_ctl_pos_w = soc_hdmi_in1_charsync1_ctl_pos_status[3:0];
assign vns_videosoc_csrbank2_data1_wer_value2_w = soc_hdmi_in1_wer1_status[23:16];
assign vns_videosoc_csrbank2_data1_wer_value1_w = soc_hdmi_in1_wer1_status[15:8];
assign vns_videosoc_csrbank2_data1_wer_value0_w = soc_hdmi_in1_wer1_status[7:0];
assign vns_videosoc_csrbank2_data2_cap_dly_busy_w = soc_hdmi_in1_s6datacapture2_dly_busy_status[1:0];
assign vns_videosoc_csrbank2_data2_cap_phase_w = soc_hdmi_in1_s6datacapture2_phase_status[1:0];
assign vns_videosoc_csrbank2_data2_charsync_char_synced_w = soc_hdmi_in1_charsync2_char_synced_status;
assign vns_videosoc_csrbank2_data2_charsync_ctl_pos_w = soc_hdmi_in1_charsync2_ctl_pos_status[3:0];
assign vns_videosoc_csrbank2_data2_wer_value2_w = soc_hdmi_in1_wer2_status[23:16];
assign vns_videosoc_csrbank2_data2_wer_value1_w = soc_hdmi_in1_wer2_status[15:8];
assign vns_videosoc_csrbank2_data2_wer_value0_w = soc_hdmi_in1_wer2_status[7:0];
assign vns_videosoc_csrbank2_chansync_channels_synced_w = soc_hdmi_in1_chansync_status;
assign vns_videosoc_csrbank2_resdetection_hres1_w = soc_hdmi_in1_resdetection_hres_status[10:8];
assign vns_videosoc_csrbank2_resdetection_hres0_w = soc_hdmi_in1_resdetection_hres_status[7:0];
assign vns_videosoc_csrbank2_resdetection_vres1_w = soc_hdmi_in1_resdetection_vres_status[10:8];
assign vns_videosoc_csrbank2_resdetection_vres0_w = soc_hdmi_in1_resdetection_vres_status[7:0];
assign soc_hdmi_in1_dma_frame_size_storage = soc_hdmi_in1_dma_frame_size_storage_full[26:3];
assign vns_videosoc_csrbank2_dma_frame_size3_w = soc_hdmi_in1_dma_frame_size_storage_full[26:24];
assign vns_videosoc_csrbank2_dma_frame_size2_w = soc_hdmi_in1_dma_frame_size_storage_full[23:16];
assign vns_videosoc_csrbank2_dma_frame_size1_w = soc_hdmi_in1_dma_frame_size_storage_full[15:8];
assign vns_videosoc_csrbank2_dma_frame_size0_w = {soc_hdmi_in1_dma_frame_size_storage_full[7:3], {5{1'd0}}};
assign soc_hdmi_in1_dma_slot_array_slot0_status_storage = soc_hdmi_in1_dma_slot_array_slot0_status_storage_full[1:0];
assign vns_videosoc_csrbank2_dma_slot0_status0_w = soc_hdmi_in1_dma_slot_array_slot0_status_storage_full[1:0];
assign soc_hdmi_in1_dma_slot_array_slot0_address_storage = soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[26:3];
assign vns_videosoc_csrbank2_dma_slot0_address3_w = soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[26:24];
assign vns_videosoc_csrbank2_dma_slot0_address2_w = soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[23:16];
assign vns_videosoc_csrbank2_dma_slot0_address1_w = soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[15:8];
assign vns_videosoc_csrbank2_dma_slot0_address0_w = {soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[7:3], {5{1'd0}}};
assign soc_hdmi_in1_dma_slot_array_slot1_status_storage = soc_hdmi_in1_dma_slot_array_slot1_status_storage_full[1:0];
assign vns_videosoc_csrbank2_dma_slot1_status0_w = soc_hdmi_in1_dma_slot_array_slot1_status_storage_full[1:0];
assign soc_hdmi_in1_dma_slot_array_slot1_address_storage = soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[26:3];
assign vns_videosoc_csrbank2_dma_slot1_address3_w = soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[26:24];
assign vns_videosoc_csrbank2_dma_slot1_address2_w = soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[23:16];
assign vns_videosoc_csrbank2_dma_slot1_address1_w = soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[15:8];
assign vns_videosoc_csrbank2_dma_slot1_address0_w = {soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[7:3], {5{1'd0}}};
assign soc_hdmi_in1_dma_slot_array_storage = soc_hdmi_in1_dma_slot_array_storage_full[1:0];
assign vns_videosoc_csrbank2_dma_ev_enable0_w = soc_hdmi_in1_dma_slot_array_storage_full[1:0];
assign vns_videosoc_csrbank3_sel = (vns_videosoc_interface3_bank_bus_adr[13:9] == 4'd13);
assign vns_videosoc_csrbank3_core_underflow_enable0_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign vns_videosoc_csrbank3_core_underflow_enable0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 1'd0));
assign soc_hdmi_out0_core_underflow_update_underflow_update_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign soc_hdmi_out0_core_underflow_update_underflow_update_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 1'd1));
assign vns_videosoc_csrbank3_core_underflow_counter3_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_underflow_counter3_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 2'd2));
assign vns_videosoc_csrbank3_core_underflow_counter2_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_underflow_counter2_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 2'd3));
assign vns_videosoc_csrbank3_core_underflow_counter1_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_underflow_counter1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 3'd4));
assign vns_videosoc_csrbank3_core_underflow_counter0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_underflow_counter0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 3'd5));
assign vns_videosoc_csrbank3_core_initiator_enable0_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign vns_videosoc_csrbank3_core_initiator_enable0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 3'd6));
assign vns_videosoc_csrbank3_core_initiator_hres1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_hres1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 3'd7));
assign vns_videosoc_csrbank3_core_initiator_hres0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_hres0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd8));
assign vns_videosoc_csrbank3_core_initiator_hsync_start1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_hsync_start1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd9));
assign vns_videosoc_csrbank3_core_initiator_hsync_start0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_hsync_start0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd10));
assign vns_videosoc_csrbank3_core_initiator_hsync_end1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_hsync_end1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd11));
assign vns_videosoc_csrbank3_core_initiator_hsync_end0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_hsync_end0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd12));
assign vns_videosoc_csrbank3_core_initiator_hscan1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_hscan1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd13));
assign vns_videosoc_csrbank3_core_initiator_hscan0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_hscan0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd14));
assign vns_videosoc_csrbank3_core_initiator_vres1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_vres1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 4'd15));
assign vns_videosoc_csrbank3_core_initiator_vres0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_vres0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd16));
assign vns_videosoc_csrbank3_core_initiator_vsync_start1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_vsync_start1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd17));
assign vns_videosoc_csrbank3_core_initiator_vsync_start0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_vsync_start0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd18));
assign vns_videosoc_csrbank3_core_initiator_vsync_end1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_vsync_end1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd19));
assign vns_videosoc_csrbank3_core_initiator_vsync_end0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_vsync_end0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd20));
assign vns_videosoc_csrbank3_core_initiator_vscan1_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_core_initiator_vscan1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd21));
assign vns_videosoc_csrbank3_core_initiator_vscan0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_vscan0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd22));
assign vns_videosoc_csrbank3_core_initiator_base3_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_base3_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd23));
assign vns_videosoc_csrbank3_core_initiator_base2_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_base2_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd24));
assign vns_videosoc_csrbank3_core_initiator_base1_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_base1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd25));
assign vns_videosoc_csrbank3_core_initiator_base0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_base0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd26));
assign vns_videosoc_csrbank3_core_initiator_length3_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_length3_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd27));
assign vns_videosoc_csrbank3_core_initiator_length2_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_length2_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd28));
assign vns_videosoc_csrbank3_core_initiator_length1_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_length1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd29));
assign vns_videosoc_csrbank3_core_initiator_length0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_initiator_length0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd30));
assign vns_videosoc_csrbank3_core_dma_delay_base3_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_dma_delay_base3_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 5'd31));
assign vns_videosoc_csrbank3_core_dma_delay_base2_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_dma_delay_base2_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd32));
assign vns_videosoc_csrbank3_core_dma_delay_base1_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_dma_delay_base1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd33));
assign vns_videosoc_csrbank3_core_dma_delay_base0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_core_dma_delay_base0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd34));
assign vns_videosoc_csrbank3_driver_clocking_cmd_data1_r = vns_videosoc_interface3_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank3_driver_clocking_cmd_data1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd35));
assign vns_videosoc_csrbank3_driver_clocking_cmd_data0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_driver_clocking_cmd_data0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd36));
assign soc_hdmi_out0_driver_clocking_send_cmd_data_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign soc_hdmi_out0_driver_clocking_send_cmd_data_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd37));
assign soc_hdmi_out0_driver_clocking_send_go_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign soc_hdmi_out0_driver_clocking_send_go_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd38));
assign vns_videosoc_csrbank3_driver_clocking_status_r = vns_videosoc_interface3_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank3_driver_clocking_status_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd39));
assign vns_videosoc_csrbank3_driver_clocking_pll_reset0_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign vns_videosoc_csrbank3_driver_clocking_pll_reset0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd40));
assign vns_videosoc_csrbank3_driver_clocking_pll_adr0_r = vns_videosoc_interface3_bank_bus_dat_w[4:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_adr0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd41));
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd42));
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd43));
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd44));
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_r = vns_videosoc_interface3_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd45));
assign soc_hdmi_out0_driver_clocking_pll_read_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign soc_hdmi_out0_driver_clocking_pll_read_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd46));
assign soc_hdmi_out0_driver_clocking_pll_write_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign soc_hdmi_out0_driver_clocking_pll_write_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd47));
assign vns_videosoc_csrbank3_driver_clocking_pll_drdy_r = vns_videosoc_interface3_bank_bus_dat_w[0];
assign vns_videosoc_csrbank3_driver_clocking_pll_drdy_re = ((vns_videosoc_csrbank3_sel & vns_videosoc_interface3_bank_bus_we) & (vns_videosoc_interface3_bank_bus_adr[5:0] == 6'd48));
assign soc_hdmi_out0_core_underflow_enable_storage = soc_hdmi_out0_core_underflow_enable_storage_full;
assign vns_videosoc_csrbank3_core_underflow_enable0_w = soc_hdmi_out0_core_underflow_enable_storage_full;
assign vns_videosoc_csrbank3_core_underflow_counter3_w = soc_hdmi_out0_core_underflow_counter_status[31:24];
assign vns_videosoc_csrbank3_core_underflow_counter2_w = soc_hdmi_out0_core_underflow_counter_status[23:16];
assign vns_videosoc_csrbank3_core_underflow_counter1_w = soc_hdmi_out0_core_underflow_counter_status[15:8];
assign vns_videosoc_csrbank3_core_underflow_counter0_w = soc_hdmi_out0_core_underflow_counter_status[7:0];
assign soc_hdmi_out0_core_initiator_enable_storage = soc_hdmi_out0_core_initiator_enable_storage_full;
assign vns_videosoc_csrbank3_core_initiator_enable0_w = soc_hdmi_out0_core_initiator_enable_storage_full;
assign soc_hdmi_out0_core_initiator_csrstorage0_storage = soc_hdmi_out0_core_initiator_csrstorage0_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_hres1_w = soc_hdmi_out0_core_initiator_csrstorage0_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_hres0_w = soc_hdmi_out0_core_initiator_csrstorage0_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage1_storage = soc_hdmi_out0_core_initiator_csrstorage1_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_hsync_start1_w = soc_hdmi_out0_core_initiator_csrstorage1_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_hsync_start0_w = soc_hdmi_out0_core_initiator_csrstorage1_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage2_storage = soc_hdmi_out0_core_initiator_csrstorage2_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_hsync_end1_w = soc_hdmi_out0_core_initiator_csrstorage2_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_hsync_end0_w = soc_hdmi_out0_core_initiator_csrstorage2_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage3_storage = soc_hdmi_out0_core_initiator_csrstorage3_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_hscan1_w = soc_hdmi_out0_core_initiator_csrstorage3_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_hscan0_w = soc_hdmi_out0_core_initiator_csrstorage3_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage4_storage = soc_hdmi_out0_core_initiator_csrstorage4_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_vres1_w = soc_hdmi_out0_core_initiator_csrstorage4_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_vres0_w = soc_hdmi_out0_core_initiator_csrstorage4_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage5_storage = soc_hdmi_out0_core_initiator_csrstorage5_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_vsync_start1_w = soc_hdmi_out0_core_initiator_csrstorage5_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_vsync_start0_w = soc_hdmi_out0_core_initiator_csrstorage5_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage6_storage = soc_hdmi_out0_core_initiator_csrstorage6_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_vsync_end1_w = soc_hdmi_out0_core_initiator_csrstorage6_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_vsync_end0_w = soc_hdmi_out0_core_initiator_csrstorage6_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage7_storage = soc_hdmi_out0_core_initiator_csrstorage7_storage_full[11:0];
assign vns_videosoc_csrbank3_core_initiator_vscan1_w = soc_hdmi_out0_core_initiator_csrstorage7_storage_full[11:8];
assign vns_videosoc_csrbank3_core_initiator_vscan0_w = soc_hdmi_out0_core_initiator_csrstorage7_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage8_storage = soc_hdmi_out0_core_initiator_csrstorage8_storage_full[31:0];
assign vns_videosoc_csrbank3_core_initiator_base3_w = soc_hdmi_out0_core_initiator_csrstorage8_storage_full[31:24];
assign vns_videosoc_csrbank3_core_initiator_base2_w = soc_hdmi_out0_core_initiator_csrstorage8_storage_full[23:16];
assign vns_videosoc_csrbank3_core_initiator_base1_w = soc_hdmi_out0_core_initiator_csrstorage8_storage_full[15:8];
assign vns_videosoc_csrbank3_core_initiator_base0_w = soc_hdmi_out0_core_initiator_csrstorage8_storage_full[7:0];
assign soc_hdmi_out0_core_initiator_csrstorage9_storage = soc_hdmi_out0_core_initiator_csrstorage9_storage_full[31:0];
assign vns_videosoc_csrbank3_core_initiator_length3_w = soc_hdmi_out0_core_initiator_csrstorage9_storage_full[31:24];
assign vns_videosoc_csrbank3_core_initiator_length2_w = soc_hdmi_out0_core_initiator_csrstorage9_storage_full[23:16];
assign vns_videosoc_csrbank3_core_initiator_length1_w = soc_hdmi_out0_core_initiator_csrstorage9_storage_full[15:8];
assign vns_videosoc_csrbank3_core_initiator_length0_w = soc_hdmi_out0_core_initiator_csrstorage9_storage_full[7:0];
assign soc_hdmi_out0_core_dmareader_storage = soc_hdmi_out0_core_dmareader_storage_full[31:0];
assign vns_videosoc_csrbank3_core_dma_delay_base3_w = soc_hdmi_out0_core_dmareader_storage_full[31:24];
assign vns_videosoc_csrbank3_core_dma_delay_base2_w = soc_hdmi_out0_core_dmareader_storage_full[23:16];
assign vns_videosoc_csrbank3_core_dma_delay_base1_w = soc_hdmi_out0_core_dmareader_storage_full[15:8];
assign vns_videosoc_csrbank3_core_dma_delay_base0_w = soc_hdmi_out0_core_dmareader_storage_full[7:0];
assign soc_hdmi_out0_driver_clocking_cmd_data_storage = soc_hdmi_out0_driver_clocking_cmd_data_storage_full[9:0];
assign vns_videosoc_csrbank3_driver_clocking_cmd_data1_w = soc_hdmi_out0_driver_clocking_cmd_data_storage_full[9:8];
assign vns_videosoc_csrbank3_driver_clocking_cmd_data0_w = soc_hdmi_out0_driver_clocking_cmd_data_storage_full[7:0];
assign vns_videosoc_csrbank3_driver_clocking_status_w = soc_hdmi_out0_driver_clocking_status_status[3:0];
assign soc_hdmi_out0_driver_clocking_pll_reset_storage = soc_hdmi_out0_driver_clocking_pll_reset_storage_full;
assign vns_videosoc_csrbank3_driver_clocking_pll_reset0_w = soc_hdmi_out0_driver_clocking_pll_reset_storage_full;
assign soc_hdmi_out0_driver_clocking_pll_adr_storage = soc_hdmi_out0_driver_clocking_pll_adr_storage_full[4:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_adr0_w = soc_hdmi_out0_driver_clocking_pll_adr_storage_full[4:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_w = soc_hdmi_out0_driver_clocking_pll_dat_r_status[15:8];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_w = soc_hdmi_out0_driver_clocking_pll_dat_r_status[7:0];
assign soc_hdmi_out0_driver_clocking_pll_dat_w_storage = soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full[15:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_w = soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full[15:8];
assign vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_w = soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full[7:0];
assign vns_videosoc_csrbank3_driver_clocking_pll_drdy_w = soc_hdmi_out0_driver_clocking_pll_drdy_status;
assign vns_videosoc_csrbank4_sel = (vns_videosoc_interface4_bank_bus_adr[13:9] == 4'd14);
assign vns_videosoc_csrbank4_core_underflow_enable0_r = vns_videosoc_interface4_bank_bus_dat_w[0];
assign vns_videosoc_csrbank4_core_underflow_enable0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 1'd0));
assign soc_hdmi_out1_core_underflow_update_underflow_update_r = vns_videosoc_interface4_bank_bus_dat_w[0];
assign soc_hdmi_out1_core_underflow_update_underflow_update_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 1'd1));
assign vns_videosoc_csrbank4_core_underflow_counter3_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_underflow_counter3_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 2'd2));
assign vns_videosoc_csrbank4_core_underflow_counter2_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_underflow_counter2_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 2'd3));
assign vns_videosoc_csrbank4_core_underflow_counter1_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_underflow_counter1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 3'd4));
assign vns_videosoc_csrbank4_core_underflow_counter0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_underflow_counter0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 3'd5));
assign vns_videosoc_csrbank4_core_initiator_enable0_r = vns_videosoc_interface4_bank_bus_dat_w[0];
assign vns_videosoc_csrbank4_core_initiator_enable0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 3'd6));
assign vns_videosoc_csrbank4_core_initiator_hres1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_hres1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 3'd7));
assign vns_videosoc_csrbank4_core_initiator_hres0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_hres0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd8));
assign vns_videosoc_csrbank4_core_initiator_hsync_start1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_hsync_start1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd9));
assign vns_videosoc_csrbank4_core_initiator_hsync_start0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_hsync_start0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd10));
assign vns_videosoc_csrbank4_core_initiator_hsync_end1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_hsync_end1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd11));
assign vns_videosoc_csrbank4_core_initiator_hsync_end0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_hsync_end0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd12));
assign vns_videosoc_csrbank4_core_initiator_hscan1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_hscan1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd13));
assign vns_videosoc_csrbank4_core_initiator_hscan0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_hscan0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd14));
assign vns_videosoc_csrbank4_core_initiator_vres1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_vres1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 4'd15));
assign vns_videosoc_csrbank4_core_initiator_vres0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_vres0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd16));
assign vns_videosoc_csrbank4_core_initiator_vsync_start1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_vsync_start1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd17));
assign vns_videosoc_csrbank4_core_initiator_vsync_start0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_vsync_start0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd18));
assign vns_videosoc_csrbank4_core_initiator_vsync_end1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_vsync_end1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd19));
assign vns_videosoc_csrbank4_core_initiator_vsync_end0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_vsync_end0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd20));
assign vns_videosoc_csrbank4_core_initiator_vscan1_r = vns_videosoc_interface4_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank4_core_initiator_vscan1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd21));
assign vns_videosoc_csrbank4_core_initiator_vscan0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_vscan0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd22));
assign vns_videosoc_csrbank4_core_initiator_base3_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_base3_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd23));
assign vns_videosoc_csrbank4_core_initiator_base2_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_base2_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd24));
assign vns_videosoc_csrbank4_core_initiator_base1_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_base1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd25));
assign vns_videosoc_csrbank4_core_initiator_base0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_base0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd26));
assign vns_videosoc_csrbank4_core_initiator_length3_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_length3_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd27));
assign vns_videosoc_csrbank4_core_initiator_length2_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_length2_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd28));
assign vns_videosoc_csrbank4_core_initiator_length1_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_length1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd29));
assign vns_videosoc_csrbank4_core_initiator_length0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_initiator_length0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd30));
assign vns_videosoc_csrbank4_core_dma_delay_base3_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_dma_delay_base3_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 5'd31));
assign vns_videosoc_csrbank4_core_dma_delay_base2_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_dma_delay_base2_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 6'd32));
assign vns_videosoc_csrbank4_core_dma_delay_base1_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_dma_delay_base1_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 6'd33));
assign vns_videosoc_csrbank4_core_dma_delay_base0_r = vns_videosoc_interface4_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank4_core_dma_delay_base0_re = ((vns_videosoc_csrbank4_sel & vns_videosoc_interface4_bank_bus_we) & (vns_videosoc_interface4_bank_bus_adr[5:0] == 6'd34));
assign soc_hdmi_out1_core_underflow_enable_storage = soc_hdmi_out1_core_underflow_enable_storage_full;
assign vns_videosoc_csrbank4_core_underflow_enable0_w = soc_hdmi_out1_core_underflow_enable_storage_full;
assign vns_videosoc_csrbank4_core_underflow_counter3_w = soc_hdmi_out1_core_underflow_counter_status[31:24];
assign vns_videosoc_csrbank4_core_underflow_counter2_w = soc_hdmi_out1_core_underflow_counter_status[23:16];
assign vns_videosoc_csrbank4_core_underflow_counter1_w = soc_hdmi_out1_core_underflow_counter_status[15:8];
assign vns_videosoc_csrbank4_core_underflow_counter0_w = soc_hdmi_out1_core_underflow_counter_status[7:0];
assign soc_hdmi_out1_core_initiator_enable_storage = soc_hdmi_out1_core_initiator_enable_storage_full;
assign vns_videosoc_csrbank4_core_initiator_enable0_w = soc_hdmi_out1_core_initiator_enable_storage_full;
assign soc_hdmi_out1_core_initiator_csrstorage0_storage = soc_hdmi_out1_core_initiator_csrstorage0_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_hres1_w = soc_hdmi_out1_core_initiator_csrstorage0_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_hres0_w = soc_hdmi_out1_core_initiator_csrstorage0_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage1_storage = soc_hdmi_out1_core_initiator_csrstorage1_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_hsync_start1_w = soc_hdmi_out1_core_initiator_csrstorage1_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_hsync_start0_w = soc_hdmi_out1_core_initiator_csrstorage1_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage2_storage = soc_hdmi_out1_core_initiator_csrstorage2_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_hsync_end1_w = soc_hdmi_out1_core_initiator_csrstorage2_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_hsync_end0_w = soc_hdmi_out1_core_initiator_csrstorage2_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage3_storage = soc_hdmi_out1_core_initiator_csrstorage3_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_hscan1_w = soc_hdmi_out1_core_initiator_csrstorage3_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_hscan0_w = soc_hdmi_out1_core_initiator_csrstorage3_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage4_storage = soc_hdmi_out1_core_initiator_csrstorage4_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_vres1_w = soc_hdmi_out1_core_initiator_csrstorage4_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_vres0_w = soc_hdmi_out1_core_initiator_csrstorage4_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage5_storage = soc_hdmi_out1_core_initiator_csrstorage5_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_vsync_start1_w = soc_hdmi_out1_core_initiator_csrstorage5_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_vsync_start0_w = soc_hdmi_out1_core_initiator_csrstorage5_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage6_storage = soc_hdmi_out1_core_initiator_csrstorage6_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_vsync_end1_w = soc_hdmi_out1_core_initiator_csrstorage6_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_vsync_end0_w = soc_hdmi_out1_core_initiator_csrstorage6_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage7_storage = soc_hdmi_out1_core_initiator_csrstorage7_storage_full[11:0];
assign vns_videosoc_csrbank4_core_initiator_vscan1_w = soc_hdmi_out1_core_initiator_csrstorage7_storage_full[11:8];
assign vns_videosoc_csrbank4_core_initiator_vscan0_w = soc_hdmi_out1_core_initiator_csrstorage7_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage8_storage = soc_hdmi_out1_core_initiator_csrstorage8_storage_full[31:0];
assign vns_videosoc_csrbank4_core_initiator_base3_w = soc_hdmi_out1_core_initiator_csrstorage8_storage_full[31:24];
assign vns_videosoc_csrbank4_core_initiator_base2_w = soc_hdmi_out1_core_initiator_csrstorage8_storage_full[23:16];
assign vns_videosoc_csrbank4_core_initiator_base1_w = soc_hdmi_out1_core_initiator_csrstorage8_storage_full[15:8];
assign vns_videosoc_csrbank4_core_initiator_base0_w = soc_hdmi_out1_core_initiator_csrstorage8_storage_full[7:0];
assign soc_hdmi_out1_core_initiator_csrstorage9_storage = soc_hdmi_out1_core_initiator_csrstorage9_storage_full[31:0];
assign vns_videosoc_csrbank4_core_initiator_length3_w = soc_hdmi_out1_core_initiator_csrstorage9_storage_full[31:24];
assign vns_videosoc_csrbank4_core_initiator_length2_w = soc_hdmi_out1_core_initiator_csrstorage9_storage_full[23:16];
assign vns_videosoc_csrbank4_core_initiator_length1_w = soc_hdmi_out1_core_initiator_csrstorage9_storage_full[15:8];
assign vns_videosoc_csrbank4_core_initiator_length0_w = soc_hdmi_out1_core_initiator_csrstorage9_storage_full[7:0];
assign soc_hdmi_out1_core_dmareader_storage = soc_hdmi_out1_core_dmareader_storage_full[31:0];
assign vns_videosoc_csrbank4_core_dma_delay_base3_w = soc_hdmi_out1_core_dmareader_storage_full[31:24];
assign vns_videosoc_csrbank4_core_dma_delay_base2_w = soc_hdmi_out1_core_dmareader_storage_full[23:16];
assign vns_videosoc_csrbank4_core_dma_delay_base1_w = soc_hdmi_out1_core_dmareader_storage_full[15:8];
assign vns_videosoc_csrbank4_core_dma_delay_base0_w = soc_hdmi_out1_core_dmareader_storage_full[7:0];
assign vns_videosoc_sram2_sel = (vns_videosoc_interface2_sram_bus_adr[13:9] == 3'd4);
always @(*) begin
	vns_videosoc_interface2_sram_bus_dat_r <= 8'd0;
	if (vns_videosoc_sram2_sel_r) begin
		vns_videosoc_interface2_sram_bus_dat_r <= vns_videosoc_sram2_dat_r;
	end
end
assign vns_videosoc_sram2_adr = vns_videosoc_interface2_sram_bus_adr[3:0];
assign vns_videosoc_csrbank5_sel = (vns_videosoc_interface5_bank_bus_adr[13:9] == 4'd12);
assign vns_videosoc_csrbank5_dna_id7_r = vns_videosoc_interface5_bank_bus_dat_w[0];
assign vns_videosoc_csrbank5_dna_id7_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 1'd0));
assign vns_videosoc_csrbank5_dna_id6_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_dna_id6_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 1'd1));
assign vns_videosoc_csrbank5_dna_id5_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_dna_id5_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 2'd2));
assign vns_videosoc_csrbank5_dna_id4_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_dna_id4_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 2'd3));
assign vns_videosoc_csrbank5_dna_id3_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_dna_id3_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 3'd4));
assign vns_videosoc_csrbank5_dna_id2_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_dna_id2_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 3'd5));
assign vns_videosoc_csrbank5_dna_id1_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_dna_id1_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 3'd6));
assign vns_videosoc_csrbank5_dna_id0_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_dna_id0_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 3'd7));
assign vns_videosoc_csrbank5_git_commit19_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit19_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd8));
assign vns_videosoc_csrbank5_git_commit18_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit18_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd9));
assign vns_videosoc_csrbank5_git_commit17_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit17_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd10));
assign vns_videosoc_csrbank5_git_commit16_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit16_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd11));
assign vns_videosoc_csrbank5_git_commit15_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit15_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd12));
assign vns_videosoc_csrbank5_git_commit14_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit14_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd13));
assign vns_videosoc_csrbank5_git_commit13_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit13_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd14));
assign vns_videosoc_csrbank5_git_commit12_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit12_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 4'd15));
assign vns_videosoc_csrbank5_git_commit11_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit11_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd16));
assign vns_videosoc_csrbank5_git_commit10_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit10_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd17));
assign vns_videosoc_csrbank5_git_commit9_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit9_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd18));
assign vns_videosoc_csrbank5_git_commit8_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit8_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd19));
assign vns_videosoc_csrbank5_git_commit7_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit7_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd20));
assign vns_videosoc_csrbank5_git_commit6_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit6_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd21));
assign vns_videosoc_csrbank5_git_commit5_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit5_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd22));
assign vns_videosoc_csrbank5_git_commit4_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit4_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd23));
assign vns_videosoc_csrbank5_git_commit3_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit3_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd24));
assign vns_videosoc_csrbank5_git_commit2_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit2_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd25));
assign vns_videosoc_csrbank5_git_commit1_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit1_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd26));
assign vns_videosoc_csrbank5_git_commit0_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_git_commit0_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd27));
assign vns_videosoc_csrbank5_platform_platform7_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform7_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd28));
assign vns_videosoc_csrbank5_platform_platform6_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform6_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd29));
assign vns_videosoc_csrbank5_platform_platform5_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform5_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd30));
assign vns_videosoc_csrbank5_platform_platform4_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform4_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 5'd31));
assign vns_videosoc_csrbank5_platform_platform3_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform3_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd32));
assign vns_videosoc_csrbank5_platform_platform2_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform2_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd33));
assign vns_videosoc_csrbank5_platform_platform1_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform1_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd34));
assign vns_videosoc_csrbank5_platform_platform0_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_platform0_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd35));
assign vns_videosoc_csrbank5_platform_target7_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target7_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd36));
assign vns_videosoc_csrbank5_platform_target6_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target6_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd37));
assign vns_videosoc_csrbank5_platform_target5_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target5_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd38));
assign vns_videosoc_csrbank5_platform_target4_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target4_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd39));
assign vns_videosoc_csrbank5_platform_target3_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target3_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd40));
assign vns_videosoc_csrbank5_platform_target2_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target2_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd41));
assign vns_videosoc_csrbank5_platform_target1_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target1_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd42));
assign vns_videosoc_csrbank5_platform_target0_r = vns_videosoc_interface5_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank5_platform_target0_re = ((vns_videosoc_csrbank5_sel & vns_videosoc_interface5_bank_bus_we) & (vns_videosoc_interface5_bank_bus_adr[5:0] == 6'd43));
assign vns_videosoc_csrbank5_dna_id7_w = soc_dna_status[56];
assign vns_videosoc_csrbank5_dna_id6_w = soc_dna_status[55:48];
assign vns_videosoc_csrbank5_dna_id5_w = soc_dna_status[47:40];
assign vns_videosoc_csrbank5_dna_id4_w = soc_dna_status[39:32];
assign vns_videosoc_csrbank5_dna_id3_w = soc_dna_status[31:24];
assign vns_videosoc_csrbank5_dna_id2_w = soc_dna_status[23:16];
assign vns_videosoc_csrbank5_dna_id1_w = soc_dna_status[15:8];
assign vns_videosoc_csrbank5_dna_id0_w = soc_dna_status[7:0];
assign vns_videosoc_csrbank5_git_commit19_w = soc_git_status[159:152];
assign vns_videosoc_csrbank5_git_commit18_w = soc_git_status[151:144];
assign vns_videosoc_csrbank5_git_commit17_w = soc_git_status[143:136];
assign vns_videosoc_csrbank5_git_commit16_w = soc_git_status[135:128];
assign vns_videosoc_csrbank5_git_commit15_w = soc_git_status[127:120];
assign vns_videosoc_csrbank5_git_commit14_w = soc_git_status[119:112];
assign vns_videosoc_csrbank5_git_commit13_w = soc_git_status[111:104];
assign vns_videosoc_csrbank5_git_commit12_w = soc_git_status[103:96];
assign vns_videosoc_csrbank5_git_commit11_w = soc_git_status[95:88];
assign vns_videosoc_csrbank5_git_commit10_w = soc_git_status[87:80];
assign vns_videosoc_csrbank5_git_commit9_w = soc_git_status[79:72];
assign vns_videosoc_csrbank5_git_commit8_w = soc_git_status[71:64];
assign vns_videosoc_csrbank5_git_commit7_w = soc_git_status[63:56];
assign vns_videosoc_csrbank5_git_commit6_w = soc_git_status[55:48];
assign vns_videosoc_csrbank5_git_commit5_w = soc_git_status[47:40];
assign vns_videosoc_csrbank5_git_commit4_w = soc_git_status[39:32];
assign vns_videosoc_csrbank5_git_commit3_w = soc_git_status[31:24];
assign vns_videosoc_csrbank5_git_commit2_w = soc_git_status[23:16];
assign vns_videosoc_csrbank5_git_commit1_w = soc_git_status[15:8];
assign vns_videosoc_csrbank5_git_commit0_w = soc_git_status[7:0];
assign vns_videosoc_csrbank5_platform_platform7_w = soc_platform_status[63:56];
assign vns_videosoc_csrbank5_platform_platform6_w = soc_platform_status[55:48];
assign vns_videosoc_csrbank5_platform_platform5_w = soc_platform_status[47:40];
assign vns_videosoc_csrbank5_platform_platform4_w = soc_platform_status[39:32];
assign vns_videosoc_csrbank5_platform_platform3_w = soc_platform_status[31:24];
assign vns_videosoc_csrbank5_platform_platform2_w = soc_platform_status[23:16];
assign vns_videosoc_csrbank5_platform_platform1_w = soc_platform_status[15:8];
assign vns_videosoc_csrbank5_platform_platform0_w = soc_platform_status[7:0];
assign vns_videosoc_csrbank5_platform_target7_w = soc_target_status[63:56];
assign vns_videosoc_csrbank5_platform_target6_w = soc_target_status[55:48];
assign vns_videosoc_csrbank5_platform_target5_w = soc_target_status[47:40];
assign vns_videosoc_csrbank5_platform_target4_w = soc_target_status[39:32];
assign vns_videosoc_csrbank5_platform_target3_w = soc_target_status[31:24];
assign vns_videosoc_csrbank5_platform_target2_w = soc_target_status[23:16];
assign vns_videosoc_csrbank5_platform_target1_w = soc_target_status[15:8];
assign vns_videosoc_csrbank5_platform_target0_w = soc_target_status[7:0];
assign vns_videosoc_csrbank6_sel = (vns_videosoc_interface6_bank_bus_adr[13:9] == 4'd8);
assign vns_videosoc_csrbank6_dfii_control0_r = vns_videosoc_interface6_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank6_dfii_control0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 1'd0));
assign vns_videosoc_csrbank6_dfii_pi0_command0_r = vns_videosoc_interface6_bank_bus_dat_w[5:0];
assign vns_videosoc_csrbank6_dfii_pi0_command0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 1'd1));
assign soc_videosoc_sdram_phaseinjector0_command_issue_r = vns_videosoc_interface6_bank_bus_dat_w[0];
assign soc_videosoc_sdram_phaseinjector0_command_issue_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 2'd2));
assign vns_videosoc_csrbank6_dfii_pi0_address1_r = vns_videosoc_interface6_bank_bus_dat_w[4:0];
assign vns_videosoc_csrbank6_dfii_pi0_address1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 2'd3));
assign vns_videosoc_csrbank6_dfii_pi0_address0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_address0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 3'd4));
assign vns_videosoc_csrbank6_dfii_pi0_baddress0_r = vns_videosoc_interface6_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank6_dfii_pi0_baddress0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 3'd5));
assign vns_videosoc_csrbank6_dfii_pi0_wrdata3_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata3_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 3'd6));
assign vns_videosoc_csrbank6_dfii_pi0_wrdata2_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata2_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 3'd7));
assign vns_videosoc_csrbank6_dfii_pi0_wrdata1_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd8));
assign vns_videosoc_csrbank6_dfii_pi0_wrdata0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd9));
assign vns_videosoc_csrbank6_dfii_pi0_rddata3_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_rddata3_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd10));
assign vns_videosoc_csrbank6_dfii_pi0_rddata2_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_rddata2_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd11));
assign vns_videosoc_csrbank6_dfii_pi0_rddata1_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_rddata1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd12));
assign vns_videosoc_csrbank6_dfii_pi0_rddata0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_rddata0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd13));
assign vns_videosoc_csrbank6_dfii_pi1_command0_r = vns_videosoc_interface6_bank_bus_dat_w[5:0];
assign vns_videosoc_csrbank6_dfii_pi1_command0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd14));
assign soc_videosoc_sdram_phaseinjector1_command_issue_r = vns_videosoc_interface6_bank_bus_dat_w[0];
assign soc_videosoc_sdram_phaseinjector1_command_issue_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 4'd15));
assign vns_videosoc_csrbank6_dfii_pi1_address1_r = vns_videosoc_interface6_bank_bus_dat_w[4:0];
assign vns_videosoc_csrbank6_dfii_pi1_address1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd16));
assign vns_videosoc_csrbank6_dfii_pi1_address0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_address0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd17));
assign vns_videosoc_csrbank6_dfii_pi1_baddress0_r = vns_videosoc_interface6_bank_bus_dat_w[2:0];
assign vns_videosoc_csrbank6_dfii_pi1_baddress0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd18));
assign vns_videosoc_csrbank6_dfii_pi1_wrdata3_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata3_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd19));
assign vns_videosoc_csrbank6_dfii_pi1_wrdata2_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata2_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd20));
assign vns_videosoc_csrbank6_dfii_pi1_wrdata1_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd21));
assign vns_videosoc_csrbank6_dfii_pi1_wrdata0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd22));
assign vns_videosoc_csrbank6_dfii_pi1_rddata3_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_rddata3_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd23));
assign vns_videosoc_csrbank6_dfii_pi1_rddata2_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_rddata2_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd24));
assign vns_videosoc_csrbank6_dfii_pi1_rddata1_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_rddata1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd25));
assign vns_videosoc_csrbank6_dfii_pi1_rddata0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_rddata0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd26));
assign soc_videosoc_sdram_bandwidth_update_r = vns_videosoc_interface6_bank_bus_dat_w[0];
assign soc_videosoc_sdram_bandwidth_update_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd27));
assign vns_videosoc_csrbank6_controller_bandwidth_nreads2_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nreads2_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd28));
assign vns_videosoc_csrbank6_controller_bandwidth_nreads1_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nreads1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd29));
assign vns_videosoc_csrbank6_controller_bandwidth_nreads0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nreads0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd30));
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites2_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites2_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 5'd31));
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites1_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites1_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 6'd32));
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites0_r = vns_videosoc_interface6_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites0_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 6'd33));
assign vns_videosoc_csrbank6_controller_bandwidth_data_width_r = vns_videosoc_interface6_bank_bus_dat_w[6:0];
assign vns_videosoc_csrbank6_controller_bandwidth_data_width_re = ((vns_videosoc_csrbank6_sel & vns_videosoc_interface6_bank_bus_we) & (vns_videosoc_interface6_bank_bus_adr[5:0] == 6'd34));
assign soc_videosoc_sdram_storage = soc_videosoc_sdram_storage_full[3:0];
assign vns_videosoc_csrbank6_dfii_control0_w = soc_videosoc_sdram_storage_full[3:0];
assign soc_videosoc_sdram_phaseinjector0_command_storage = soc_videosoc_sdram_phaseinjector0_command_storage_full[5:0];
assign vns_videosoc_csrbank6_dfii_pi0_command0_w = soc_videosoc_sdram_phaseinjector0_command_storage_full[5:0];
assign soc_videosoc_sdram_phaseinjector0_address_storage = soc_videosoc_sdram_phaseinjector0_address_storage_full[12:0];
assign vns_videosoc_csrbank6_dfii_pi0_address1_w = soc_videosoc_sdram_phaseinjector0_address_storage_full[12:8];
assign vns_videosoc_csrbank6_dfii_pi0_address0_w = soc_videosoc_sdram_phaseinjector0_address_storage_full[7:0];
assign soc_videosoc_sdram_phaseinjector0_baddress_storage = soc_videosoc_sdram_phaseinjector0_baddress_storage_full[2:0];
assign vns_videosoc_csrbank6_dfii_pi0_baddress0_w = soc_videosoc_sdram_phaseinjector0_baddress_storage_full[2:0];
assign soc_videosoc_sdram_phaseinjector0_wrdata_storage = soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[31:0];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata3_w = soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[31:24];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata2_w = soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[23:16];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata1_w = soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[15:8];
assign vns_videosoc_csrbank6_dfii_pi0_wrdata0_w = soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[7:0];
assign vns_videosoc_csrbank6_dfii_pi0_rddata3_w = soc_videosoc_sdram_phaseinjector0_status[31:24];
assign vns_videosoc_csrbank6_dfii_pi0_rddata2_w = soc_videosoc_sdram_phaseinjector0_status[23:16];
assign vns_videosoc_csrbank6_dfii_pi0_rddata1_w = soc_videosoc_sdram_phaseinjector0_status[15:8];
assign vns_videosoc_csrbank6_dfii_pi0_rddata0_w = soc_videosoc_sdram_phaseinjector0_status[7:0];
assign soc_videosoc_sdram_phaseinjector1_command_storage = soc_videosoc_sdram_phaseinjector1_command_storage_full[5:0];
assign vns_videosoc_csrbank6_dfii_pi1_command0_w = soc_videosoc_sdram_phaseinjector1_command_storage_full[5:0];
assign soc_videosoc_sdram_phaseinjector1_address_storage = soc_videosoc_sdram_phaseinjector1_address_storage_full[12:0];
assign vns_videosoc_csrbank6_dfii_pi1_address1_w = soc_videosoc_sdram_phaseinjector1_address_storage_full[12:8];
assign vns_videosoc_csrbank6_dfii_pi1_address0_w = soc_videosoc_sdram_phaseinjector1_address_storage_full[7:0];
assign soc_videosoc_sdram_phaseinjector1_baddress_storage = soc_videosoc_sdram_phaseinjector1_baddress_storage_full[2:0];
assign vns_videosoc_csrbank6_dfii_pi1_baddress0_w = soc_videosoc_sdram_phaseinjector1_baddress_storage_full[2:0];
assign soc_videosoc_sdram_phaseinjector1_wrdata_storage = soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[31:0];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata3_w = soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[31:24];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata2_w = soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[23:16];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata1_w = soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[15:8];
assign vns_videosoc_csrbank6_dfii_pi1_wrdata0_w = soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[7:0];
assign vns_videosoc_csrbank6_dfii_pi1_rddata3_w = soc_videosoc_sdram_phaseinjector1_status[31:24];
assign vns_videosoc_csrbank6_dfii_pi1_rddata2_w = soc_videosoc_sdram_phaseinjector1_status[23:16];
assign vns_videosoc_csrbank6_dfii_pi1_rddata1_w = soc_videosoc_sdram_phaseinjector1_status[15:8];
assign vns_videosoc_csrbank6_dfii_pi1_rddata0_w = soc_videosoc_sdram_phaseinjector1_status[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nreads2_w = soc_videosoc_sdram_bandwidth_nreads_status[23:16];
assign vns_videosoc_csrbank6_controller_bandwidth_nreads1_w = soc_videosoc_sdram_bandwidth_nreads_status[15:8];
assign vns_videosoc_csrbank6_controller_bandwidth_nreads0_w = soc_videosoc_sdram_bandwidth_nreads_status[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites2_w = soc_videosoc_sdram_bandwidth_nwrites_status[23:16];
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites1_w = soc_videosoc_sdram_bandwidth_nwrites_status[15:8];
assign vns_videosoc_csrbank6_controller_bandwidth_nwrites0_w = soc_videosoc_sdram_bandwidth_nwrites_status[7:0];
assign vns_videosoc_csrbank6_controller_bandwidth_data_width_w = soc_videosoc_sdram_bandwidth_data_width_status[6:0];
assign vns_videosoc_csrbank7_sel = (vns_videosoc_interface7_bank_bus_adr[13:9] == 4'd10);
assign vns_videosoc_csrbank7_bitbang0_r = vns_videosoc_interface7_bank_bus_dat_w[3:0];
assign vns_videosoc_csrbank7_bitbang0_re = ((vns_videosoc_csrbank7_sel & vns_videosoc_interface7_bank_bus_we) & (vns_videosoc_interface7_bank_bus_adr[1:0] == 1'd0));
assign vns_videosoc_csrbank7_miso_r = vns_videosoc_interface7_bank_bus_dat_w[0];
assign vns_videosoc_csrbank7_miso_re = ((vns_videosoc_csrbank7_sel & vns_videosoc_interface7_bank_bus_we) & (vns_videosoc_interface7_bank_bus_adr[1:0] == 1'd1));
assign vns_videosoc_csrbank7_bitbang_en0_r = vns_videosoc_interface7_bank_bus_dat_w[0];
assign vns_videosoc_csrbank7_bitbang_en0_re = ((vns_videosoc_csrbank7_sel & vns_videosoc_interface7_bank_bus_we) & (vns_videosoc_interface7_bank_bus_adr[1:0] == 2'd2));
assign soc_spiflash_bitbang_storage = soc_spiflash_bitbang_storage_full[3:0];
assign vns_videosoc_csrbank7_bitbang0_w = soc_spiflash_bitbang_storage_full[3:0];
assign vns_videosoc_csrbank7_miso_w = soc_spiflash_status;
assign soc_spiflash_bitbang_en_storage = soc_spiflash_bitbang_en_storage_full;
assign vns_videosoc_csrbank7_bitbang_en0_w = soc_spiflash_bitbang_en_storage_full;
assign vns_videosoc_csrbank8_sel = (vns_videosoc_interface8_bank_bus_adr[13:9] == 3'd5);
assign vns_videosoc_csrbank8_load3_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_load3_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 1'd0));
assign vns_videosoc_csrbank8_load2_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_load2_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 1'd1));
assign vns_videosoc_csrbank8_load1_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_load1_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 2'd2));
assign vns_videosoc_csrbank8_load0_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_load0_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 2'd3));
assign vns_videosoc_csrbank8_reload3_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_reload3_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 3'd4));
assign vns_videosoc_csrbank8_reload2_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_reload2_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 3'd5));
assign vns_videosoc_csrbank8_reload1_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_reload1_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 3'd6));
assign vns_videosoc_csrbank8_reload0_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_reload0_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 3'd7));
assign vns_videosoc_csrbank8_en0_r = vns_videosoc_interface8_bank_bus_dat_w[0];
assign vns_videosoc_csrbank8_en0_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd8));
assign soc_videosoc_timer0_update_value_r = vns_videosoc_interface8_bank_bus_dat_w[0];
assign soc_videosoc_timer0_update_value_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd9));
assign vns_videosoc_csrbank8_value3_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_value3_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd10));
assign vns_videosoc_csrbank8_value2_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_value2_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd11));
assign vns_videosoc_csrbank8_value1_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_value1_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd12));
assign vns_videosoc_csrbank8_value0_r = vns_videosoc_interface8_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank8_value0_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd13));
assign soc_videosoc_timer0_eventmanager_status_r = vns_videosoc_interface8_bank_bus_dat_w[0];
assign soc_videosoc_timer0_eventmanager_status_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd14));
assign soc_videosoc_timer0_eventmanager_pending_r = vns_videosoc_interface8_bank_bus_dat_w[0];
assign soc_videosoc_timer0_eventmanager_pending_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 4'd15));
assign vns_videosoc_csrbank8_ev_enable0_r = vns_videosoc_interface8_bank_bus_dat_w[0];
assign vns_videosoc_csrbank8_ev_enable0_re = ((vns_videosoc_csrbank8_sel & vns_videosoc_interface8_bank_bus_we) & (vns_videosoc_interface8_bank_bus_adr[4:0] == 5'd16));
assign soc_videosoc_timer0_load_storage = soc_videosoc_timer0_load_storage_full[31:0];
assign vns_videosoc_csrbank8_load3_w = soc_videosoc_timer0_load_storage_full[31:24];
assign vns_videosoc_csrbank8_load2_w = soc_videosoc_timer0_load_storage_full[23:16];
assign vns_videosoc_csrbank8_load1_w = soc_videosoc_timer0_load_storage_full[15:8];
assign vns_videosoc_csrbank8_load0_w = soc_videosoc_timer0_load_storage_full[7:0];
assign soc_videosoc_timer0_reload_storage = soc_videosoc_timer0_reload_storage_full[31:0];
assign vns_videosoc_csrbank8_reload3_w = soc_videosoc_timer0_reload_storage_full[31:24];
assign vns_videosoc_csrbank8_reload2_w = soc_videosoc_timer0_reload_storage_full[23:16];
assign vns_videosoc_csrbank8_reload1_w = soc_videosoc_timer0_reload_storage_full[15:8];
assign vns_videosoc_csrbank8_reload0_w = soc_videosoc_timer0_reload_storage_full[7:0];
assign soc_videosoc_timer0_en_storage = soc_videosoc_timer0_en_storage_full;
assign vns_videosoc_csrbank8_en0_w = soc_videosoc_timer0_en_storage_full;
assign vns_videosoc_csrbank8_value3_w = soc_videosoc_timer0_value_status[31:24];
assign vns_videosoc_csrbank8_value2_w = soc_videosoc_timer0_value_status[23:16];
assign vns_videosoc_csrbank8_value1_w = soc_videosoc_timer0_value_status[15:8];
assign vns_videosoc_csrbank8_value0_w = soc_videosoc_timer0_value_status[7:0];
assign soc_videosoc_timer0_eventmanager_storage = soc_videosoc_timer0_eventmanager_storage_full;
assign vns_videosoc_csrbank8_ev_enable0_w = soc_videosoc_timer0_eventmanager_storage_full;
assign vns_videosoc_csrbank9_sel = (vns_videosoc_interface9_bank_bus_adr[13:9] == 2'd3);
assign soc_videosoc_uart_rxtx_r = vns_videosoc_interface9_bank_bus_dat_w[7:0];
assign soc_videosoc_uart_rxtx_re = ((vns_videosoc_csrbank9_sel & vns_videosoc_interface9_bank_bus_we) & (vns_videosoc_interface9_bank_bus_adr[2:0] == 1'd0));
assign vns_videosoc_csrbank9_txfull_r = vns_videosoc_interface9_bank_bus_dat_w[0];
assign vns_videosoc_csrbank9_txfull_re = ((vns_videosoc_csrbank9_sel & vns_videosoc_interface9_bank_bus_we) & (vns_videosoc_interface9_bank_bus_adr[2:0] == 1'd1));
assign vns_videosoc_csrbank9_rxempty_r = vns_videosoc_interface9_bank_bus_dat_w[0];
assign vns_videosoc_csrbank9_rxempty_re = ((vns_videosoc_csrbank9_sel & vns_videosoc_interface9_bank_bus_we) & (vns_videosoc_interface9_bank_bus_adr[2:0] == 2'd2));
assign soc_videosoc_uart_eventmanager_status_r = vns_videosoc_interface9_bank_bus_dat_w[1:0];
assign soc_videosoc_uart_eventmanager_status_re = ((vns_videosoc_csrbank9_sel & vns_videosoc_interface9_bank_bus_we) & (vns_videosoc_interface9_bank_bus_adr[2:0] == 2'd3));
assign soc_videosoc_uart_eventmanager_pending_r = vns_videosoc_interface9_bank_bus_dat_w[1:0];
assign soc_videosoc_uart_eventmanager_pending_re = ((vns_videosoc_csrbank9_sel & vns_videosoc_interface9_bank_bus_we) & (vns_videosoc_interface9_bank_bus_adr[2:0] == 3'd4));
assign vns_videosoc_csrbank9_ev_enable0_r = vns_videosoc_interface9_bank_bus_dat_w[1:0];
assign vns_videosoc_csrbank9_ev_enable0_re = ((vns_videosoc_csrbank9_sel & vns_videosoc_interface9_bank_bus_we) & (vns_videosoc_interface9_bank_bus_adr[2:0] == 3'd5));
assign vns_videosoc_csrbank9_txfull_w = soc_videosoc_uart_txfull_status;
assign vns_videosoc_csrbank9_rxempty_w = soc_videosoc_uart_rxempty_status;
assign soc_videosoc_uart_eventmanager_storage = soc_videosoc_uart_eventmanager_storage_full[1:0];
assign vns_videosoc_csrbank9_ev_enable0_w = soc_videosoc_uart_eventmanager_storage_full[1:0];
assign vns_videosoc_csrbank10_sel = (vns_videosoc_interface10_bank_bus_adr[13:9] == 2'd2);
assign vns_videosoc_csrbank10_tuning_word3_r = vns_videosoc_interface10_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank10_tuning_word3_re = ((vns_videosoc_csrbank10_sel & vns_videosoc_interface10_bank_bus_we) & (vns_videosoc_interface10_bank_bus_adr[1:0] == 1'd0));
assign vns_videosoc_csrbank10_tuning_word2_r = vns_videosoc_interface10_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank10_tuning_word2_re = ((vns_videosoc_csrbank10_sel & vns_videosoc_interface10_bank_bus_we) & (vns_videosoc_interface10_bank_bus_adr[1:0] == 1'd1));
assign vns_videosoc_csrbank10_tuning_word1_r = vns_videosoc_interface10_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank10_tuning_word1_re = ((vns_videosoc_csrbank10_sel & vns_videosoc_interface10_bank_bus_we) & (vns_videosoc_interface10_bank_bus_adr[1:0] == 2'd2));
assign vns_videosoc_csrbank10_tuning_word0_r = vns_videosoc_interface10_bank_bus_dat_w[7:0];
assign vns_videosoc_csrbank10_tuning_word0_re = ((vns_videosoc_csrbank10_sel & vns_videosoc_interface10_bank_bus_we) & (vns_videosoc_interface10_bank_bus_adr[1:0] == 2'd3));
assign soc_videosoc_uart_phy_storage = soc_videosoc_uart_phy_storage_full[31:0];
assign vns_videosoc_csrbank10_tuning_word3_w = soc_videosoc_uart_phy_storage_full[31:24];
assign vns_videosoc_csrbank10_tuning_word2_w = soc_videosoc_uart_phy_storage_full[23:16];
assign vns_videosoc_csrbank10_tuning_word1_w = soc_videosoc_uart_phy_storage_full[15:8];
assign vns_videosoc_csrbank10_tuning_word0_w = soc_videosoc_uart_phy_storage_full[7:0];
assign vns_videosoc_adr = soc_videosoc_interface_adr;
assign vns_videosoc_we = soc_videosoc_interface_we;
assign vns_videosoc_dat_w = soc_videosoc_interface_dat_w;
assign soc_videosoc_interface_dat_r = vns_videosoc_dat_r;
assign vns_videosoc_interface0_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface1_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface2_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface3_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface4_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface5_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface6_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface7_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface8_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface9_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface10_bank_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface0_sram_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface1_sram_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface2_sram_bus_adr = vns_videosoc_adr;
assign vns_videosoc_interface0_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface1_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface2_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface3_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface4_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface5_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface6_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface7_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface8_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface9_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface10_bank_bus_we = vns_videosoc_we;
assign vns_videosoc_interface0_sram_bus_we = vns_videosoc_we;
assign vns_videosoc_interface1_sram_bus_we = vns_videosoc_we;
assign vns_videosoc_interface2_sram_bus_we = vns_videosoc_we;
assign vns_videosoc_interface0_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface1_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface2_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface3_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface4_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface5_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface6_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface7_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface8_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface9_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface10_bank_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface0_sram_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface1_sram_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_interface2_sram_bus_dat_w = vns_videosoc_dat_w;
assign vns_videosoc_dat_r = (((((((((((((vns_videosoc_interface0_bank_bus_dat_r | vns_videosoc_interface1_bank_bus_dat_r) | vns_videosoc_interface2_bank_bus_dat_r) | vns_videosoc_interface3_bank_bus_dat_r) | vns_videosoc_interface4_bank_bus_dat_r) | vns_videosoc_interface5_bank_bus_dat_r) | vns_videosoc_interface6_bank_bus_dat_r) | vns_videosoc_interface7_bank_bus_dat_r) | vns_videosoc_interface8_bank_bus_dat_r) | vns_videosoc_interface9_bank_bus_dat_r) | vns_videosoc_interface10_bank_bus_dat_r) | vns_videosoc_interface0_sram_bus_dat_r) | vns_videosoc_interface1_sram_bus_dat_r) | vns_videosoc_interface2_sram_bus_dat_r);
assign vns_slice_proxy0 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy1 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy2 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy3 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy4 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy5 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy6 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy7 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy8 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy9 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy10 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy11 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy12 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy13 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy14 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy15 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy16 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy17 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy18 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy19 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy20 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy21 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy22 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy23 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy24 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy25 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy26 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy27 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy28 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy29 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy30 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy31 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy32 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy33 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy34 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy35 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy36 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy37 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy38 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy39 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy40 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy41 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy42 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy43 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy44 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy45 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy46 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy47 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy48 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy49 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy50 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy51 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy52 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy53 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy54 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy55 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy56 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy57 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy58 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy59 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy60 = soc_ddrphy_record2_wrdata[31:16];
assign vns_slice_proxy61 = soc_ddrphy_record2_wrdata[15:0];
assign vns_slice_proxy62 = soc_ddrphy_record3_wrdata[31:16];
assign vns_slice_proxy63 = soc_ddrphy_record3_wrdata[15:0];
assign vns_slice_proxy64 = soc_ddrphy_record2_wrdata_mask[3:2];
assign vns_slice_proxy65 = soc_ddrphy_record2_wrdata_mask[1:0];
assign vns_slice_proxy66 = soc_ddrphy_record3_wrdata_mask[3:2];
assign vns_slice_proxy67 = soc_ddrphy_record3_wrdata_mask[1:0];
assign vns_slice_proxy68 = soc_ddrphy_record2_wrdata_mask[3:2];
assign vns_slice_proxy69 = soc_ddrphy_record2_wrdata_mask[1:0];
assign vns_slice_proxy70 = soc_ddrphy_record3_wrdata_mask[3:2];
assign vns_slice_proxy71 = soc_ddrphy_record3_wrdata_mask[1:0];
always @(*) begin
	vns_comb_rhs_array_muxed0 <= 1'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[2];
		end
		2'd3: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[3];
		end
		3'd4: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[4];
		end
		3'd5: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[5];
		end
		3'd6: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[6];
		end
		default: begin
			vns_comb_rhs_array_muxed0 <= soc_videosoc_sdram_choose_cmd_valids[7];
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed1 <= 13'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			vns_comb_rhs_array_muxed1 <= soc_videosoc_sdram_bankmachine7_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed2 <= 3'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			vns_comb_rhs_array_muxed2 <= soc_videosoc_sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed3 <= 1'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			vns_comb_rhs_array_muxed3 <= soc_videosoc_sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed4 <= 1'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			vns_comb_rhs_array_muxed4 <= soc_videosoc_sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed5 <= 1'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			vns_comb_rhs_array_muxed5 <= soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	vns_comb_t_array_muxed0 <= 1'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			vns_comb_t_array_muxed0 <= soc_videosoc_sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	vns_comb_t_array_muxed1 <= 1'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			vns_comb_t_array_muxed1 <= soc_videosoc_sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	vns_comb_t_array_muxed2 <= 1'd0;
	case (soc_videosoc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			vns_comb_t_array_muxed2 <= soc_videosoc_sdram_bankmachine7_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed6 <= 1'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[0];
		end
		1'd1: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[1];
		end
		2'd2: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[2];
		end
		2'd3: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[3];
		end
		3'd4: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[4];
		end
		3'd5: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[5];
		end
		3'd6: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[6];
		end
		default: begin
			vns_comb_rhs_array_muxed6 <= soc_videosoc_sdram_choose_req_valids[7];
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed7 <= 13'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine2_cmd_payload_a;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine3_cmd_payload_a;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine4_cmd_payload_a;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine5_cmd_payload_a;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine6_cmd_payload_a;
		end
		default: begin
			vns_comb_rhs_array_muxed7 <= soc_videosoc_sdram_bankmachine7_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed8 <= 3'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine2_cmd_payload_ba;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine3_cmd_payload_ba;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine4_cmd_payload_ba;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine5_cmd_payload_ba;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine6_cmd_payload_ba;
		end
		default: begin
			vns_comb_rhs_array_muxed8 <= soc_videosoc_sdram_bankmachine7_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed9 <= 1'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine2_cmd_payload_is_read;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine3_cmd_payload_is_read;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine4_cmd_payload_is_read;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine5_cmd_payload_is_read;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine6_cmd_payload_is_read;
		end
		default: begin
			vns_comb_rhs_array_muxed9 <= soc_videosoc_sdram_bankmachine7_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed10 <= 1'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine2_cmd_payload_is_write;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine3_cmd_payload_is_write;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine4_cmd_payload_is_write;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine5_cmd_payload_is_write;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine6_cmd_payload_is_write;
		end
		default: begin
			vns_comb_rhs_array_muxed10 <= soc_videosoc_sdram_bankmachine7_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed11 <= 1'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
		3'd4: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine4_cmd_payload_is_cmd;
		end
		3'd5: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine5_cmd_payload_is_cmd;
		end
		3'd6: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine6_cmd_payload_is_cmd;
		end
		default: begin
			vns_comb_rhs_array_muxed11 <= soc_videosoc_sdram_bankmachine7_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	vns_comb_t_array_muxed3 <= 1'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine2_cmd_payload_cas;
		end
		2'd3: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine3_cmd_payload_cas;
		end
		3'd4: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine4_cmd_payload_cas;
		end
		3'd5: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine5_cmd_payload_cas;
		end
		3'd6: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine6_cmd_payload_cas;
		end
		default: begin
			vns_comb_t_array_muxed3 <= soc_videosoc_sdram_bankmachine7_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	vns_comb_t_array_muxed4 <= 1'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine2_cmd_payload_ras;
		end
		2'd3: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine3_cmd_payload_ras;
		end
		3'd4: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine4_cmd_payload_ras;
		end
		3'd5: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine5_cmd_payload_ras;
		end
		3'd6: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine6_cmd_payload_ras;
		end
		default: begin
			vns_comb_t_array_muxed4 <= soc_videosoc_sdram_bankmachine7_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	vns_comb_t_array_muxed5 <= 1'd0;
	case (soc_videosoc_sdram_choose_req_grant)
		1'd0: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine2_cmd_payload_we;
		end
		2'd3: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine3_cmd_payload_we;
		end
		3'd4: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine4_cmd_payload_we;
		end
		3'd5: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine5_cmd_payload_we;
		end
		3'd6: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine6_cmd_payload_we;
		end
		default: begin
			vns_comb_t_array_muxed5 <= soc_videosoc_sdram_bankmachine7_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed12 <= 21'd0;
	case (vns_roundrobin0_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed12 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed12 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed12 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed12 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed12 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed13 <= 1'd0;
	case (vns_roundrobin0_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed13 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed13 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed13 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed13 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed13 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed14 <= 1'd0;
	case (vns_roundrobin0_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed14 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((vns_locked0 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed14 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked1 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed14 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked2 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed14 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked3 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed14 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 1'd0) & (~(((((((vns_locked4 | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed15 <= 21'd0;
	case (vns_roundrobin1_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed15 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed15 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed15 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed15 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed15 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed16 <= 1'd0;
	case (vns_roundrobin1_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed16 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed16 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed16 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed16 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed16 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed17 <= 1'd0;
	case (vns_roundrobin1_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed17 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((vns_locked5 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed17 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked6 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed17 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked7 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed17 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked8 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed17 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 1'd1) & (~(((((((vns_locked9 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed18 <= 21'd0;
	case (vns_roundrobin2_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed18 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed18 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed18 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed18 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed18 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed19 <= 1'd0;
	case (vns_roundrobin2_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed19 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed19 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed19 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed19 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed19 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed20 <= 1'd0;
	case (vns_roundrobin2_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed20 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((vns_locked10 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed20 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked11 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed20 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked12 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed20 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked13 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed20 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 2'd2) & (~(((((((vns_locked14 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed21 <= 21'd0;
	case (vns_roundrobin3_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed21 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed21 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed21 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed21 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed21 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed22 <= 1'd0;
	case (vns_roundrobin3_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed22 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed22 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed22 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed22 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed22 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed23 <= 1'd0;
	case (vns_roundrobin3_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed23 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((vns_locked15 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed23 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked16 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed23 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked17 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed23 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked18 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed23 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 2'd3) & (~(((((((vns_locked19 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed24 <= 21'd0;
	case (vns_roundrobin4_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed24 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed24 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed24 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed24 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed24 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed25 <= 1'd0;
	case (vns_roundrobin4_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed25 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed25 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed25 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed25 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed25 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed26 <= 1'd0;
	case (vns_roundrobin4_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed26 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((vns_locked20 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed26 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked21 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed26 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked22 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed26 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked23 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed26 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd4) & (~(((((((vns_locked24 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed27 <= 21'd0;
	case (vns_roundrobin5_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed27 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed27 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed27 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed27 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed27 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed28 <= 1'd0;
	case (vns_roundrobin5_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed28 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed28 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed28 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed28 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed28 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed29 <= 1'd0;
	case (vns_roundrobin5_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed29 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((vns_locked25 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed29 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked26 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed29 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked27 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed29 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked28 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed29 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd5) & (~(((((((vns_locked29 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed30 <= 21'd0;
	case (vns_roundrobin6_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed30 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed30 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed30 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed30 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed30 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed31 <= 1'd0;
	case (vns_roundrobin6_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed31 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed31 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed31 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed31 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed31 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed32 <= 1'd0;
	case (vns_roundrobin6_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed32 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((vns_locked30 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed32 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked31 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed32 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked32 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed32 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked33 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed32 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd6) & (~(((((((vns_locked34 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank7_lock & (vns_roundrobin7_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed33 <= 21'd0;
	case (vns_roundrobin7_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed33 <= {soc_videosoc_port_cmd_payload_addr[23:11], soc_videosoc_port_cmd_payload_addr[7:0]};
		end
		1'd1: begin
			vns_comb_rhs_array_muxed33 <= {soc_litedramnativeport0_cmd_payload_addr0[23:11], soc_litedramnativeport0_cmd_payload_addr0[7:0]};
		end
		2'd2: begin
			vns_comb_rhs_array_muxed33 <= {soc_litedramnativeport1_cmd_payload_addr0[23:11], soc_litedramnativeport1_cmd_payload_addr0[7:0]};
		end
		2'd3: begin
			vns_comb_rhs_array_muxed33 <= {soc_litedramnativeport2_cmd_payload_addr0[23:11], soc_litedramnativeport2_cmd_payload_addr0[7:0]};
		end
		default: begin
			vns_comb_rhs_array_muxed33 <= {soc_litedramnativeport3_cmd_payload_addr0[23:11], soc_litedramnativeport3_cmd_payload_addr0[7:0]};
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed34 <= 1'd0;
	case (vns_roundrobin7_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed34 <= soc_videosoc_port_cmd_payload_we;
		end
		1'd1: begin
			vns_comb_rhs_array_muxed34 <= soc_litedramnativeport0_cmd_payload_we0;
		end
		2'd2: begin
			vns_comb_rhs_array_muxed34 <= soc_litedramnativeport1_cmd_payload_we0;
		end
		2'd3: begin
			vns_comb_rhs_array_muxed34 <= soc_litedramnativeport2_cmd_payload_we0;
		end
		default: begin
			vns_comb_rhs_array_muxed34 <= soc_litedramnativeport3_cmd_payload_we0;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed35 <= 1'd0;
	case (vns_roundrobin7_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed35 <= (((soc_videosoc_port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((vns_locked35 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd0))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd0))))) & soc_videosoc_port_cmd_valid);
		end
		1'd1: begin
			vns_comb_rhs_array_muxed35 <= (((soc_litedramnativeport0_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked36 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 1'd1))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 1'd1))))) & soc_litedramnativeport0_cmd_valid0);
		end
		2'd2: begin
			vns_comb_rhs_array_muxed35 <= (((soc_litedramnativeport1_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked37 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd2))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd2))))) & soc_litedramnativeport1_cmd_valid0);
		end
		2'd3: begin
			vns_comb_rhs_array_muxed35 <= (((soc_litedramnativeport2_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked38 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 2'd3))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 2'd3))))) & soc_litedramnativeport2_cmd_valid0);
		end
		default: begin
			vns_comb_rhs_array_muxed35 <= (((soc_litedramnativeport3_cmd_payload_addr0[10:8] == 3'd7) & (~(((((((vns_locked39 | (soc_videosoc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank4_lock & (vns_roundrobin4_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank5_lock & (vns_roundrobin5_grant == 3'd4))) | (soc_videosoc_sdram_interface_bank6_lock & (vns_roundrobin6_grant == 3'd4))))) & soc_litedramnativeport3_cmd_valid0);
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed36 <= 24'd0;
	case (soc_hdmi_in0_dma_slot_array_current_slot)
		1'd0: begin
			vns_comb_rhs_array_muxed36 <= soc_hdmi_in0_dma_slot_array_slot0_address;
		end
		default: begin
			vns_comb_rhs_array_muxed36 <= soc_hdmi_in0_dma_slot_array_slot1_address;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed37 <= 1'd0;
	case (soc_hdmi_in0_dma_slot_array_current_slot)
		1'd0: begin
			vns_comb_rhs_array_muxed37 <= soc_hdmi_in0_dma_slot_array_slot0_address_valid;
		end
		default: begin
			vns_comb_rhs_array_muxed37 <= soc_hdmi_in0_dma_slot_array_slot1_address_valid;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed38 <= 24'd0;
	case (soc_hdmi_in1_dma_slot_array_current_slot)
		1'd0: begin
			vns_comb_rhs_array_muxed38 <= soc_hdmi_in1_dma_slot_array_slot0_address;
		end
		default: begin
			vns_comb_rhs_array_muxed38 <= soc_hdmi_in1_dma_slot_array_slot1_address;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed39 <= 1'd0;
	case (soc_hdmi_in1_dma_slot_array_current_slot)
		1'd0: begin
			vns_comb_rhs_array_muxed39 <= soc_hdmi_in1_dma_slot_array_slot0_address_valid;
		end
		default: begin
			vns_comb_rhs_array_muxed39 <= soc_hdmi_in1_dma_slot_array_slot1_address_valid;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed40 <= 30'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed40 <= soc_videosoc_interface1_wb_sdram_adr;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed41 <= 32'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed41 <= soc_videosoc_interface1_wb_sdram_dat_w;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed42 <= 4'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed42 <= soc_videosoc_interface1_wb_sdram_sel;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed43 <= 1'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed43 <= soc_videosoc_interface1_wb_sdram_cyc;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed44 <= 1'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed44 <= soc_videosoc_interface1_wb_sdram_stb;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed45 <= 1'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed45 <= soc_videosoc_interface1_wb_sdram_we;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed46 <= 3'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed46 <= soc_videosoc_interface1_wb_sdram_cti;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed47 <= 2'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_comb_rhs_array_muxed47 <= soc_videosoc_interface1_wb_sdram_bte;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed48 <= 30'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed48 <= soc_videosoc_lm32_ibus_adr;
		end
		default: begin
			vns_comb_rhs_array_muxed48 <= soc_videosoc_lm32_dbus_adr;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed49 <= 32'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed49 <= soc_videosoc_lm32_ibus_dat_w;
		end
		default: begin
			vns_comb_rhs_array_muxed49 <= soc_videosoc_lm32_dbus_dat_w;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed50 <= 4'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed50 <= soc_videosoc_lm32_ibus_sel;
		end
		default: begin
			vns_comb_rhs_array_muxed50 <= soc_videosoc_lm32_dbus_sel;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed51 <= 1'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed51 <= soc_videosoc_lm32_ibus_cyc;
		end
		default: begin
			vns_comb_rhs_array_muxed51 <= soc_videosoc_lm32_dbus_cyc;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed52 <= 1'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed52 <= soc_videosoc_lm32_ibus_stb;
		end
		default: begin
			vns_comb_rhs_array_muxed52 <= soc_videosoc_lm32_dbus_stb;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed53 <= 1'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed53 <= soc_videosoc_lm32_ibus_we;
		end
		default: begin
			vns_comb_rhs_array_muxed53 <= soc_videosoc_lm32_dbus_we;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed54 <= 3'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed54 <= soc_videosoc_lm32_ibus_cti;
		end
		default: begin
			vns_comb_rhs_array_muxed54 <= soc_videosoc_lm32_dbus_cti;
		end
	endcase
end
always @(*) begin
	vns_comb_rhs_array_muxed55 <= 2'd0;
	case (vns_videosoc_grant)
		1'd0: begin
			vns_comb_rhs_array_muxed55 <= soc_videosoc_lm32_ibus_bte;
		end
		default: begin
			vns_comb_rhs_array_muxed55 <= soc_videosoc_lm32_dbus_bte;
		end
	endcase
end
always @(*) begin
	vns_sync_f_array_muxed0 <= 10'd0;
	case (soc_hdmi_out0_driver_hdmi_phy_es0_new_c2)
		1'd0: begin
			vns_sync_f_array_muxed0 <= 10'd852;
		end
		1'd1: begin
			vns_sync_f_array_muxed0 <= 8'd171;
		end
		2'd2: begin
			vns_sync_f_array_muxed0 <= 9'd340;
		end
		default: begin
			vns_sync_f_array_muxed0 <= 10'd683;
		end
	endcase
end
always @(*) begin
	vns_sync_f_array_muxed1 <= 10'd0;
	case (soc_hdmi_out0_driver_hdmi_phy_es1_new_c2)
		1'd0: begin
			vns_sync_f_array_muxed1 <= 10'd852;
		end
		1'd1: begin
			vns_sync_f_array_muxed1 <= 8'd171;
		end
		2'd2: begin
			vns_sync_f_array_muxed1 <= 9'd340;
		end
		default: begin
			vns_sync_f_array_muxed1 <= 10'd683;
		end
	endcase
end
always @(*) begin
	vns_sync_f_array_muxed2 <= 10'd0;
	case (soc_hdmi_out0_driver_hdmi_phy_es2_new_c2)
		1'd0: begin
			vns_sync_f_array_muxed2 <= 10'd852;
		end
		1'd1: begin
			vns_sync_f_array_muxed2 <= 8'd171;
		end
		2'd2: begin
			vns_sync_f_array_muxed2 <= 9'd340;
		end
		default: begin
			vns_sync_f_array_muxed2 <= 10'd683;
		end
	endcase
end
always @(*) begin
	vns_sync_f_array_muxed3 <= 10'd0;
	case (soc_hdmi_out1_driver_hdmi_phy_es0_new_c2)
		1'd0: begin
			vns_sync_f_array_muxed3 <= 10'd852;
		end
		1'd1: begin
			vns_sync_f_array_muxed3 <= 8'd171;
		end
		2'd2: begin
			vns_sync_f_array_muxed3 <= 9'd340;
		end
		default: begin
			vns_sync_f_array_muxed3 <= 10'd683;
		end
	endcase
end
always @(*) begin
	vns_sync_f_array_muxed4 <= 10'd0;
	case (soc_hdmi_out1_driver_hdmi_phy_es1_new_c2)
		1'd0: begin
			vns_sync_f_array_muxed4 <= 10'd852;
		end
		1'd1: begin
			vns_sync_f_array_muxed4 <= 8'd171;
		end
		2'd2: begin
			vns_sync_f_array_muxed4 <= 9'd340;
		end
		default: begin
			vns_sync_f_array_muxed4 <= 10'd683;
		end
	endcase
end
always @(*) begin
	vns_sync_f_array_muxed5 <= 10'd0;
	case (soc_hdmi_out1_driver_hdmi_phy_es2_new_c2)
		1'd0: begin
			vns_sync_f_array_muxed5 <= 10'd852;
		end
		1'd1: begin
			vns_sync_f_array_muxed5 <= 8'd171;
		end
		2'd2: begin
			vns_sync_f_array_muxed5 <= 9'd340;
		end
		default: begin
			vns_sync_f_array_muxed5 <= 10'd683;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed0 <= 13'd0;
	case (soc_ddrphy_phase_sel)
		1'd0: begin
			vns_sync_rhs_array_muxed0 <= soc_ddrphy_record0_address;
		end
		default: begin
			vns_sync_rhs_array_muxed0 <= soc_ddrphy_record1_address;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed1 <= 3'd0;
	case (soc_ddrphy_phase_sel)
		1'd0: begin
			vns_sync_rhs_array_muxed1 <= soc_ddrphy_record0_bank;
		end
		default: begin
			vns_sync_rhs_array_muxed1 <= soc_ddrphy_record1_bank;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed2 <= 1'd0;
	case (soc_ddrphy_phase_sel)
		1'd0: begin
			vns_sync_rhs_array_muxed2 <= soc_ddrphy_record0_cke;
		end
		default: begin
			vns_sync_rhs_array_muxed2 <= soc_ddrphy_record1_cke;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed3 <= 1'd0;
	case (soc_ddrphy_phase_sel)
		1'd0: begin
			vns_sync_rhs_array_muxed3 <= soc_ddrphy_record0_ras_n;
		end
		default: begin
			vns_sync_rhs_array_muxed3 <= soc_ddrphy_record1_ras_n;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed4 <= 1'd0;
	case (soc_ddrphy_phase_sel)
		1'd0: begin
			vns_sync_rhs_array_muxed4 <= soc_ddrphy_record0_cas_n;
		end
		default: begin
			vns_sync_rhs_array_muxed4 <= soc_ddrphy_record1_cas_n;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed5 <= 1'd0;
	case (soc_ddrphy_phase_sel)
		1'd0: begin
			vns_sync_rhs_array_muxed5 <= soc_ddrphy_record0_we_n;
		end
		default: begin
			vns_sync_rhs_array_muxed5 <= soc_ddrphy_record1_we_n;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed6 <= 1'd0;
	case (soc_ddrphy_phase_sel)
		1'd0: begin
			vns_sync_rhs_array_muxed6 <= soc_ddrphy_record0_odt;
		end
		default: begin
			vns_sync_rhs_array_muxed6 <= soc_ddrphy_record1_odt;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed7 <= 3'd0;
	case (soc_videosoc_sdram_steerer_sel0)
		1'd0: begin
			vns_sync_rhs_array_muxed7 <= soc_videosoc_sdram_nop_ba[2:0];
		end
		1'd1: begin
			vns_sync_rhs_array_muxed7 <= soc_videosoc_sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			vns_sync_rhs_array_muxed7 <= soc_videosoc_sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			vns_sync_rhs_array_muxed7 <= soc_videosoc_sdram_cmd_payload_ba[2:0];
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed8 <= 13'd0;
	case (soc_videosoc_sdram_steerer_sel0)
		1'd0: begin
			vns_sync_rhs_array_muxed8 <= soc_videosoc_sdram_nop_a;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed8 <= soc_videosoc_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			vns_sync_rhs_array_muxed8 <= soc_videosoc_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			vns_sync_rhs_array_muxed8 <= soc_videosoc_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed9 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel0)
		1'd0: begin
			vns_sync_rhs_array_muxed9 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed9 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed9 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			vns_sync_rhs_array_muxed9 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed10 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel0)
		1'd0: begin
			vns_sync_rhs_array_muxed10 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed10 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed10 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			vns_sync_rhs_array_muxed10 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed11 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel0)
		1'd0: begin
			vns_sync_rhs_array_muxed11 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed11 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed11 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			vns_sync_rhs_array_muxed11 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed12 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel0)
		1'd0: begin
			vns_sync_rhs_array_muxed12 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed12 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed12 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			vns_sync_rhs_array_muxed12 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed13 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel0)
		1'd0: begin
			vns_sync_rhs_array_muxed13 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed13 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed13 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			vns_sync_rhs_array_muxed13 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_is_write);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed14 <= 3'd0;
	case (soc_videosoc_sdram_steerer_sel1)
		1'd0: begin
			vns_sync_rhs_array_muxed14 <= soc_videosoc_sdram_nop_ba[2:0];
		end
		1'd1: begin
			vns_sync_rhs_array_muxed14 <= soc_videosoc_sdram_choose_cmd_cmd_payload_ba[2:0];
		end
		2'd2: begin
			vns_sync_rhs_array_muxed14 <= soc_videosoc_sdram_choose_req_cmd_payload_ba[2:0];
		end
		default: begin
			vns_sync_rhs_array_muxed14 <= soc_videosoc_sdram_cmd_payload_ba[2:0];
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed15 <= 13'd0;
	case (soc_videosoc_sdram_steerer_sel1)
		1'd0: begin
			vns_sync_rhs_array_muxed15 <= soc_videosoc_sdram_nop_a;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed15 <= soc_videosoc_sdram_choose_cmd_cmd_payload_a;
		end
		2'd2: begin
			vns_sync_rhs_array_muxed15 <= soc_videosoc_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			vns_sync_rhs_array_muxed15 <= soc_videosoc_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed16 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel1)
		1'd0: begin
			vns_sync_rhs_array_muxed16 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed16 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_cas);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed16 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			vns_sync_rhs_array_muxed16 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed17 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel1)
		1'd0: begin
			vns_sync_rhs_array_muxed17 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed17 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_ras);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed17 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			vns_sync_rhs_array_muxed17 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed18 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel1)
		1'd0: begin
			vns_sync_rhs_array_muxed18 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed18 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_we);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed18 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			vns_sync_rhs_array_muxed18 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed19 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel1)
		1'd0: begin
			vns_sync_rhs_array_muxed19 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed19 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_is_read);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed19 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			vns_sync_rhs_array_muxed19 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	vns_sync_rhs_array_muxed20 <= 1'd0;
	case (soc_videosoc_sdram_steerer_sel1)
		1'd0: begin
			vns_sync_rhs_array_muxed20 <= 1'd0;
		end
		1'd1: begin
			vns_sync_rhs_array_muxed20 <= ((soc_videosoc_sdram_choose_cmd_cmd_valid & soc_videosoc_sdram_choose_cmd_cmd_ready) & soc_videosoc_sdram_choose_cmd_cmd_payload_is_write);
		end
		2'd2: begin
			vns_sync_rhs_array_muxed20 <= ((soc_videosoc_sdram_choose_req_cmd_valid & soc_videosoc_sdram_choose_req_cmd_ready) & soc_videosoc_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			vns_sync_rhs_array_muxed20 <= ((soc_videosoc_sdram_cmd_valid & soc_videosoc_sdram_cmd_ready) & soc_videosoc_sdram_cmd_payload_is_write);
		end
	endcase
end
assign soc_videosoc_uart_phy_rx = vns_xilinxmultiregimpl0_regs1;
assign vns_xilinxasyncresetsynchronizerimpl0 = ((~cpu_reset) | soc_crg_reset);
assign vns_xilinxasyncresetsynchronizerimpl1 = ((~soc_crg_pll_lckd) | (soc_crg_por > 1'd0));
assign vns_xilinxasyncresetsynchronizerimpl2 = (sys_rst | (~soc_crg_dcm_base50_locked));
assign soc_hdmi_in0_edid_scl_raw = vns_xilinxmultiregimpl1_regs1;
assign soc_hdmi_in0_edid_sda_raw = vns_xilinxmultiregimpl2_regs1;
assign soc_hdmi_in0_locked = vns_xilinxmultiregimpl3_regs1;
assign vns_xilinxasyncresetsynchronizerimpl4 = (~soc_hdmi_in0_locked_async);
assign vns_xilinxasyncresetsynchronizerimpl5 = (~soc_hdmi_in0_locked_async);
assign soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o = vns_xilinxmultiregimpl4_regs1;
assign soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o = vns_xilinxmultiregimpl5_regs1;
assign soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o = vns_xilinxmultiregimpl6_regs1;
assign soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o = vns_xilinxmultiregimpl7_regs1;
assign soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o = vns_xilinxmultiregimpl8_regs1;
assign soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o = vns_xilinxmultiregimpl9_regs1;
assign soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o = vns_xilinxmultiregimpl10_regs1;
assign soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o = vns_xilinxmultiregimpl11_regs1;
assign soc_hdmi_in0_s6datacapture0_phase_status = vns_xilinxmultiregimpl12_regs1;
assign vns_xilinxmultiregimpl12 = {soc_hdmi_in0_s6datacapture0_too_early, soc_hdmi_in0_s6datacapture0_too_late};
assign soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o = vns_xilinxmultiregimpl13_regs1;
assign soc_hdmi_in0_charsync0_char_synced_status = vns_xilinxmultiregimpl14_regs1;
assign soc_hdmi_in0_charsync0_ctl_pos_status = vns_xilinxmultiregimpl15_regs1;
assign soc_hdmi_in0_wer0_toggle_o = vns_xilinxmultiregimpl16_regs1;
assign soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o = vns_xilinxmultiregimpl17_regs1;
assign soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o = vns_xilinxmultiregimpl18_regs1;
assign soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o = vns_xilinxmultiregimpl19_regs1;
assign soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o = vns_xilinxmultiregimpl20_regs1;
assign soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o = vns_xilinxmultiregimpl21_regs1;
assign soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o = vns_xilinxmultiregimpl22_regs1;
assign soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o = vns_xilinxmultiregimpl23_regs1;
assign soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o = vns_xilinxmultiregimpl24_regs1;
assign soc_hdmi_in0_s6datacapture1_phase_status = vns_xilinxmultiregimpl25_regs1;
assign vns_xilinxmultiregimpl25 = {soc_hdmi_in0_s6datacapture1_too_early, soc_hdmi_in0_s6datacapture1_too_late};
assign soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o = vns_xilinxmultiregimpl26_regs1;
assign soc_hdmi_in0_charsync1_char_synced_status = vns_xilinxmultiregimpl27_regs1;
assign soc_hdmi_in0_charsync1_ctl_pos_status = vns_xilinxmultiregimpl28_regs1;
assign soc_hdmi_in0_wer1_toggle_o = vns_xilinxmultiregimpl29_regs1;
assign soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o = vns_xilinxmultiregimpl30_regs1;
assign soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o = vns_xilinxmultiregimpl31_regs1;
assign soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o = vns_xilinxmultiregimpl32_regs1;
assign soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o = vns_xilinxmultiregimpl33_regs1;
assign soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o = vns_xilinxmultiregimpl34_regs1;
assign soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o = vns_xilinxmultiregimpl35_regs1;
assign soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o = vns_xilinxmultiregimpl36_regs1;
assign soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o = vns_xilinxmultiregimpl37_regs1;
assign soc_hdmi_in0_s6datacapture2_phase_status = vns_xilinxmultiregimpl38_regs1;
assign vns_xilinxmultiregimpl38 = {soc_hdmi_in0_s6datacapture2_too_early, soc_hdmi_in0_s6datacapture2_too_late};
assign soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o = vns_xilinxmultiregimpl39_regs1;
assign soc_hdmi_in0_charsync2_char_synced_status = vns_xilinxmultiregimpl40_regs1;
assign soc_hdmi_in0_charsync2_ctl_pos_status = vns_xilinxmultiregimpl41_regs1;
assign soc_hdmi_in0_wer2_toggle_o = vns_xilinxmultiregimpl42_regs1;
assign soc_hdmi_in0_chansync_status = vns_xilinxmultiregimpl43_regs1;
assign soc_hdmi_in0_resdetection_hres_status = vns_xilinxmultiregimpl44_regs1;
assign soc_hdmi_in0_resdetection_vres_status = vns_xilinxmultiregimpl45_regs1;
assign soc_hdmi_in0_frame_fifo_produce_rdomain = vns_xilinxmultiregimpl46_regs1;
assign soc_hdmi_in0_frame_fifo_consume_wdomain = vns_xilinxmultiregimpl47_regs1;
assign soc_hdmi_in0_frame_sys_overflow = vns_xilinxmultiregimpl48_regs1;
assign soc_hdmi_in0_frame_overflow_reset_toggle_o = vns_xilinxmultiregimpl49_regs1;
assign soc_hdmi_in0_frame_overflow_reset_ack_toggle_o = vns_xilinxmultiregimpl50_regs1;
assign soc_hdmi_in1_edid_scl_raw = vns_xilinxmultiregimpl51_regs1;
assign soc_hdmi_in1_edid_sda_raw = vns_xilinxmultiregimpl52_regs1;
assign soc_hdmi_in1_locked = vns_xilinxmultiregimpl53_regs1;
assign vns_xilinxasyncresetsynchronizerimpl6 = (~soc_hdmi_in1_locked_async);
assign vns_xilinxasyncresetsynchronizerimpl7 = (~soc_hdmi_in1_locked_async);
assign soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o = vns_xilinxmultiregimpl54_regs1;
assign soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o = vns_xilinxmultiregimpl55_regs1;
assign soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o = vns_xilinxmultiregimpl56_regs1;
assign soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o = vns_xilinxmultiregimpl57_regs1;
assign soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o = vns_xilinxmultiregimpl58_regs1;
assign soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o = vns_xilinxmultiregimpl59_regs1;
assign soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o = vns_xilinxmultiregimpl60_regs1;
assign soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o = vns_xilinxmultiregimpl61_regs1;
assign soc_hdmi_in1_s6datacapture0_phase_status = vns_xilinxmultiregimpl62_regs1;
assign vns_xilinxmultiregimpl62 = {soc_hdmi_in1_s6datacapture0_too_early, soc_hdmi_in1_s6datacapture0_too_late};
assign soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o = vns_xilinxmultiregimpl63_regs1;
assign soc_hdmi_in1_charsync0_char_synced_status = vns_xilinxmultiregimpl64_regs1;
assign soc_hdmi_in1_charsync0_ctl_pos_status = vns_xilinxmultiregimpl65_regs1;
assign soc_hdmi_in1_wer0_toggle_o = vns_xilinxmultiregimpl66_regs1;
assign soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o = vns_xilinxmultiregimpl67_regs1;
assign soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o = vns_xilinxmultiregimpl68_regs1;
assign soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o = vns_xilinxmultiregimpl69_regs1;
assign soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o = vns_xilinxmultiregimpl70_regs1;
assign soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o = vns_xilinxmultiregimpl71_regs1;
assign soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o = vns_xilinxmultiregimpl72_regs1;
assign soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o = vns_xilinxmultiregimpl73_regs1;
assign soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o = vns_xilinxmultiregimpl74_regs1;
assign soc_hdmi_in1_s6datacapture1_phase_status = vns_xilinxmultiregimpl75_regs1;
assign vns_xilinxmultiregimpl75 = {soc_hdmi_in1_s6datacapture1_too_early, soc_hdmi_in1_s6datacapture1_too_late};
assign soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o = vns_xilinxmultiregimpl76_regs1;
assign soc_hdmi_in1_charsync1_char_synced_status = vns_xilinxmultiregimpl77_regs1;
assign soc_hdmi_in1_charsync1_ctl_pos_status = vns_xilinxmultiregimpl78_regs1;
assign soc_hdmi_in1_wer1_toggle_o = vns_xilinxmultiregimpl79_regs1;
assign soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o = vns_xilinxmultiregimpl80_regs1;
assign soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o = vns_xilinxmultiregimpl81_regs1;
assign soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o = vns_xilinxmultiregimpl82_regs1;
assign soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o = vns_xilinxmultiregimpl83_regs1;
assign soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o = vns_xilinxmultiregimpl84_regs1;
assign soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o = vns_xilinxmultiregimpl85_regs1;
assign soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o = vns_xilinxmultiregimpl86_regs1;
assign soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o = vns_xilinxmultiregimpl87_regs1;
assign soc_hdmi_in1_s6datacapture2_phase_status = vns_xilinxmultiregimpl88_regs1;
assign vns_xilinxmultiregimpl88 = {soc_hdmi_in1_s6datacapture2_too_early, soc_hdmi_in1_s6datacapture2_too_late};
assign soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o = vns_xilinxmultiregimpl89_regs1;
assign soc_hdmi_in1_charsync2_char_synced_status = vns_xilinxmultiregimpl90_regs1;
assign soc_hdmi_in1_charsync2_ctl_pos_status = vns_xilinxmultiregimpl91_regs1;
assign soc_hdmi_in1_wer2_toggle_o = vns_xilinxmultiregimpl92_regs1;
assign soc_hdmi_in1_chansync_status = vns_xilinxmultiregimpl93_regs1;
assign soc_hdmi_in1_resdetection_hres_status = vns_xilinxmultiregimpl94_regs1;
assign soc_hdmi_in1_resdetection_vres_status = vns_xilinxmultiregimpl95_regs1;
assign soc_hdmi_in1_frame_fifo_produce_rdomain = vns_xilinxmultiregimpl96_regs1;
assign soc_hdmi_in1_frame_fifo_consume_wdomain = vns_xilinxmultiregimpl97_regs1;
assign soc_hdmi_in1_frame_sys_overflow = vns_xilinxmultiregimpl98_regs1;
assign soc_hdmi_in1_frame_overflow_reset_toggle_o = vns_xilinxmultiregimpl99_regs1;
assign soc_hdmi_in1_frame_overflow_reset_ack_toggle_o = vns_xilinxmultiregimpl100_regs1;
assign soc_litedramnativeportcdc0_cmd_fifo_produce_rdomain = vns_xilinxmultiregimpl101_regs1;
assign soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain = vns_xilinxmultiregimpl102_regs1;
assign soc_litedramnativeportcdc0_rdata_fifo_produce_rdomain = vns_xilinxmultiregimpl103_regs1;
assign soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain = vns_xilinxmultiregimpl104_regs1;
assign soc_hdmi_out0_core_initiator_cdc_produce_rdomain = vns_xilinxmultiregimpl105_regs1;
assign soc_hdmi_out0_core_initiator_cdc_consume_wdomain = vns_xilinxmultiregimpl106_regs1;
assign soc_hdmi_out0_core_underflow_enable = vns_xilinxmultiregimpl107_regs1;
assign soc_hdmi_out0_core_toggle_o = vns_xilinxmultiregimpl108_regs1;
assign soc_hdmi_out0_driver_clocking_mult_locked = vns_xilinxmultiregimpl109_regs1;
assign soc_litedramnativeportcdc1_cmd_fifo_produce_rdomain = vns_xilinxmultiregimpl110_regs1;
assign soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain = vns_xilinxmultiregimpl111_regs1;
assign soc_litedramnativeportcdc1_rdata_fifo_produce_rdomain = vns_xilinxmultiregimpl112_regs1;
assign soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain = vns_xilinxmultiregimpl113_regs1;
assign soc_hdmi_out1_core_initiator_cdc_produce_rdomain = vns_xilinxmultiregimpl114_regs1;
assign soc_hdmi_out1_core_initiator_cdc_consume_wdomain = vns_xilinxmultiregimpl115_regs1;
assign soc_hdmi_out1_core_underflow_enable = vns_xilinxmultiregimpl116_regs1;
assign soc_hdmi_out1_core_toggle_o = vns_xilinxmultiregimpl117_regs1;

always @(posedge hdmi_in0_pix_clk) begin
	soc_hdmi_in0_s6datacapture0_d <= soc_hdmi_in0_s6datacapture0_dsr;
	soc_hdmi_in0_charsync0_raw_data1 <= soc_hdmi_in0_charsync0_raw_data;
	soc_hdmi_in0_charsync0_found_control <= 1'd0;
	if (((((soc_hdmi_in0_charsync0_raw[9:0] == 10'd852) | (soc_hdmi_in0_charsync0_raw[9:0] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[9:0] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[9:0] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 1'd0;
	end
	if (((((soc_hdmi_in0_charsync0_raw[10:1] == 10'd852) | (soc_hdmi_in0_charsync0_raw[10:1] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[10:1] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[10:1] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 1'd1;
	end
	if (((((soc_hdmi_in0_charsync0_raw[11:2] == 10'd852) | (soc_hdmi_in0_charsync0_raw[11:2] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[11:2] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[11:2] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 2'd2;
	end
	if (((((soc_hdmi_in0_charsync0_raw[12:3] == 10'd852) | (soc_hdmi_in0_charsync0_raw[12:3] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[12:3] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[12:3] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 2'd3;
	end
	if (((((soc_hdmi_in0_charsync0_raw[13:4] == 10'd852) | (soc_hdmi_in0_charsync0_raw[13:4] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[13:4] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[13:4] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 3'd4;
	end
	if (((((soc_hdmi_in0_charsync0_raw[14:5] == 10'd852) | (soc_hdmi_in0_charsync0_raw[14:5] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[14:5] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[14:5] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 3'd5;
	end
	if (((((soc_hdmi_in0_charsync0_raw[15:6] == 10'd852) | (soc_hdmi_in0_charsync0_raw[15:6] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[15:6] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[15:6] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 3'd6;
	end
	if (((((soc_hdmi_in0_charsync0_raw[16:7] == 10'd852) | (soc_hdmi_in0_charsync0_raw[16:7] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[16:7] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[16:7] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 3'd7;
	end
	if (((((soc_hdmi_in0_charsync0_raw[17:8] == 10'd852) | (soc_hdmi_in0_charsync0_raw[17:8] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[17:8] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[17:8] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 4'd8;
	end
	if (((((soc_hdmi_in0_charsync0_raw[18:9] == 10'd852) | (soc_hdmi_in0_charsync0_raw[18:9] == 8'd171)) | (soc_hdmi_in0_charsync0_raw[18:9] == 9'd340)) | (soc_hdmi_in0_charsync0_raw[18:9] == 10'd683))) begin
		soc_hdmi_in0_charsync0_found_control <= 1'd1;
		soc_hdmi_in0_charsync0_control_position <= 4'd9;
	end
	if ((soc_hdmi_in0_charsync0_found_control & (soc_hdmi_in0_charsync0_control_position == soc_hdmi_in0_charsync0_previous_control_position))) begin
		if ((soc_hdmi_in0_charsync0_control_counter == 3'd7)) begin
			soc_hdmi_in0_charsync0_control_counter <= 1'd0;
			soc_hdmi_in0_charsync0_synced <= 1'd1;
			soc_hdmi_in0_charsync0_word_sel <= soc_hdmi_in0_charsync0_control_position;
		end else begin
			soc_hdmi_in0_charsync0_control_counter <= (soc_hdmi_in0_charsync0_control_counter + 1'd1);
		end
	end else begin
		soc_hdmi_in0_charsync0_control_counter <= 1'd0;
	end
	soc_hdmi_in0_charsync0_previous_control_position <= soc_hdmi_in0_charsync0_control_position;
	soc_hdmi_in0_charsync0_data <= (soc_hdmi_in0_charsync0_raw >>> soc_hdmi_in0_charsync0_word_sel);
	soc_hdmi_in0_wer0_data_r <= soc_hdmi_in0_wer0_data[8:0];
	soc_hdmi_in0_wer0_transition_count <= (((((((soc_hdmi_in0_wer0_transitions[0] + soc_hdmi_in0_wer0_transitions[1]) + soc_hdmi_in0_wer0_transitions[2]) + soc_hdmi_in0_wer0_transitions[3]) + soc_hdmi_in0_wer0_transitions[4]) + soc_hdmi_in0_wer0_transitions[5]) + soc_hdmi_in0_wer0_transitions[6]) + soc_hdmi_in0_wer0_transitions[7]);
	soc_hdmi_in0_wer0_is_control <= ((((soc_hdmi_in0_wer0_data_r == 10'd852) | (soc_hdmi_in0_wer0_data_r == 8'd171)) | (soc_hdmi_in0_wer0_data_r == 9'd340)) | (soc_hdmi_in0_wer0_data_r == 10'd683));
	soc_hdmi_in0_wer0_is_error <= ((soc_hdmi_in0_wer0_transition_count > 3'd4) & (~soc_hdmi_in0_wer0_is_control));
	{soc_hdmi_in0_wer0_period_done, soc_hdmi_in0_wer0_period_counter} <= (soc_hdmi_in0_wer0_period_counter + 1'd1);
	soc_hdmi_in0_wer0_wer_counter_r_updated <= soc_hdmi_in0_wer0_period_done;
	if (soc_hdmi_in0_wer0_period_done) begin
		soc_hdmi_in0_wer0_wer_counter_r <= soc_hdmi_in0_wer0_wer_counter;
		soc_hdmi_in0_wer0_wer_counter <= 1'd0;
	end else begin
		if (soc_hdmi_in0_wer0_is_error) begin
			soc_hdmi_in0_wer0_wer_counter <= (soc_hdmi_in0_wer0_wer_counter + 1'd1);
		end
	end
	if (soc_hdmi_in0_wer0_i) begin
		soc_hdmi_in0_wer0_toggle_i <= (~soc_hdmi_in0_wer0_toggle_i);
	end
	soc_hdmi_in0_decoding0_output_de <= 1'd1;
	if ((soc_hdmi_in0_decoding0_input == 10'd852)) begin
		soc_hdmi_in0_decoding0_output_de <= 1'd0;
		soc_hdmi_in0_decoding0_output_c <= 1'd0;
	end
	if ((soc_hdmi_in0_decoding0_input == 8'd171)) begin
		soc_hdmi_in0_decoding0_output_de <= 1'd0;
		soc_hdmi_in0_decoding0_output_c <= 1'd1;
	end
	if ((soc_hdmi_in0_decoding0_input == 9'd340)) begin
		soc_hdmi_in0_decoding0_output_de <= 1'd0;
		soc_hdmi_in0_decoding0_output_c <= 2'd2;
	end
	if ((soc_hdmi_in0_decoding0_input == 10'd683)) begin
		soc_hdmi_in0_decoding0_output_de <= 1'd0;
		soc_hdmi_in0_decoding0_output_c <= 2'd3;
	end
	soc_hdmi_in0_decoding0_output_raw <= soc_hdmi_in0_decoding0_input;
	soc_hdmi_in0_decoding0_output_d[0] <= (soc_hdmi_in0_decoding0_input[0] ^ soc_hdmi_in0_decoding0_input[9]);
	soc_hdmi_in0_decoding0_output_d[1] <= ((soc_hdmi_in0_decoding0_input[1] ^ soc_hdmi_in0_decoding0_input[0]) ^ (~soc_hdmi_in0_decoding0_input[8]));
	soc_hdmi_in0_decoding0_output_d[2] <= ((soc_hdmi_in0_decoding0_input[2] ^ soc_hdmi_in0_decoding0_input[1]) ^ (~soc_hdmi_in0_decoding0_input[8]));
	soc_hdmi_in0_decoding0_output_d[3] <= ((soc_hdmi_in0_decoding0_input[3] ^ soc_hdmi_in0_decoding0_input[2]) ^ (~soc_hdmi_in0_decoding0_input[8]));
	soc_hdmi_in0_decoding0_output_d[4] <= ((soc_hdmi_in0_decoding0_input[4] ^ soc_hdmi_in0_decoding0_input[3]) ^ (~soc_hdmi_in0_decoding0_input[8]));
	soc_hdmi_in0_decoding0_output_d[5] <= ((soc_hdmi_in0_decoding0_input[5] ^ soc_hdmi_in0_decoding0_input[4]) ^ (~soc_hdmi_in0_decoding0_input[8]));
	soc_hdmi_in0_decoding0_output_d[6] <= ((soc_hdmi_in0_decoding0_input[6] ^ soc_hdmi_in0_decoding0_input[5]) ^ (~soc_hdmi_in0_decoding0_input[8]));
	soc_hdmi_in0_decoding0_output_d[7] <= ((soc_hdmi_in0_decoding0_input[7] ^ soc_hdmi_in0_decoding0_input[6]) ^ (~soc_hdmi_in0_decoding0_input[8]));
	soc_hdmi_in0_decoding0_valid_o <= soc_hdmi_in0_decoding0_valid_i;
	soc_hdmi_in0_s6datacapture1_d <= soc_hdmi_in0_s6datacapture1_dsr;
	soc_hdmi_in0_charsync1_raw_data1 <= soc_hdmi_in0_charsync1_raw_data;
	soc_hdmi_in0_charsync1_found_control <= 1'd0;
	if (((((soc_hdmi_in0_charsync1_raw[9:0] == 10'd852) | (soc_hdmi_in0_charsync1_raw[9:0] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[9:0] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[9:0] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 1'd0;
	end
	if (((((soc_hdmi_in0_charsync1_raw[10:1] == 10'd852) | (soc_hdmi_in0_charsync1_raw[10:1] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[10:1] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[10:1] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 1'd1;
	end
	if (((((soc_hdmi_in0_charsync1_raw[11:2] == 10'd852) | (soc_hdmi_in0_charsync1_raw[11:2] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[11:2] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[11:2] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 2'd2;
	end
	if (((((soc_hdmi_in0_charsync1_raw[12:3] == 10'd852) | (soc_hdmi_in0_charsync1_raw[12:3] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[12:3] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[12:3] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 2'd3;
	end
	if (((((soc_hdmi_in0_charsync1_raw[13:4] == 10'd852) | (soc_hdmi_in0_charsync1_raw[13:4] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[13:4] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[13:4] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 3'd4;
	end
	if (((((soc_hdmi_in0_charsync1_raw[14:5] == 10'd852) | (soc_hdmi_in0_charsync1_raw[14:5] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[14:5] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[14:5] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 3'd5;
	end
	if (((((soc_hdmi_in0_charsync1_raw[15:6] == 10'd852) | (soc_hdmi_in0_charsync1_raw[15:6] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[15:6] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[15:6] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 3'd6;
	end
	if (((((soc_hdmi_in0_charsync1_raw[16:7] == 10'd852) | (soc_hdmi_in0_charsync1_raw[16:7] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[16:7] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[16:7] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 3'd7;
	end
	if (((((soc_hdmi_in0_charsync1_raw[17:8] == 10'd852) | (soc_hdmi_in0_charsync1_raw[17:8] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[17:8] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[17:8] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 4'd8;
	end
	if (((((soc_hdmi_in0_charsync1_raw[18:9] == 10'd852) | (soc_hdmi_in0_charsync1_raw[18:9] == 8'd171)) | (soc_hdmi_in0_charsync1_raw[18:9] == 9'd340)) | (soc_hdmi_in0_charsync1_raw[18:9] == 10'd683))) begin
		soc_hdmi_in0_charsync1_found_control <= 1'd1;
		soc_hdmi_in0_charsync1_control_position <= 4'd9;
	end
	if ((soc_hdmi_in0_charsync1_found_control & (soc_hdmi_in0_charsync1_control_position == soc_hdmi_in0_charsync1_previous_control_position))) begin
		if ((soc_hdmi_in0_charsync1_control_counter == 3'd7)) begin
			soc_hdmi_in0_charsync1_control_counter <= 1'd0;
			soc_hdmi_in0_charsync1_synced <= 1'd1;
			soc_hdmi_in0_charsync1_word_sel <= soc_hdmi_in0_charsync1_control_position;
		end else begin
			soc_hdmi_in0_charsync1_control_counter <= (soc_hdmi_in0_charsync1_control_counter + 1'd1);
		end
	end else begin
		soc_hdmi_in0_charsync1_control_counter <= 1'd0;
	end
	soc_hdmi_in0_charsync1_previous_control_position <= soc_hdmi_in0_charsync1_control_position;
	soc_hdmi_in0_charsync1_data <= (soc_hdmi_in0_charsync1_raw >>> soc_hdmi_in0_charsync1_word_sel);
	soc_hdmi_in0_wer1_data_r <= soc_hdmi_in0_wer1_data[8:0];
	soc_hdmi_in0_wer1_transition_count <= (((((((soc_hdmi_in0_wer1_transitions[0] + soc_hdmi_in0_wer1_transitions[1]) + soc_hdmi_in0_wer1_transitions[2]) + soc_hdmi_in0_wer1_transitions[3]) + soc_hdmi_in0_wer1_transitions[4]) + soc_hdmi_in0_wer1_transitions[5]) + soc_hdmi_in0_wer1_transitions[6]) + soc_hdmi_in0_wer1_transitions[7]);
	soc_hdmi_in0_wer1_is_control <= ((((soc_hdmi_in0_wer1_data_r == 10'd852) | (soc_hdmi_in0_wer1_data_r == 8'd171)) | (soc_hdmi_in0_wer1_data_r == 9'd340)) | (soc_hdmi_in0_wer1_data_r == 10'd683));
	soc_hdmi_in0_wer1_is_error <= ((soc_hdmi_in0_wer1_transition_count > 3'd4) & (~soc_hdmi_in0_wer1_is_control));
	{soc_hdmi_in0_wer1_period_done, soc_hdmi_in0_wer1_period_counter} <= (soc_hdmi_in0_wer1_period_counter + 1'd1);
	soc_hdmi_in0_wer1_wer_counter_r_updated <= soc_hdmi_in0_wer1_period_done;
	if (soc_hdmi_in0_wer1_period_done) begin
		soc_hdmi_in0_wer1_wer_counter_r <= soc_hdmi_in0_wer1_wer_counter;
		soc_hdmi_in0_wer1_wer_counter <= 1'd0;
	end else begin
		if (soc_hdmi_in0_wer1_is_error) begin
			soc_hdmi_in0_wer1_wer_counter <= (soc_hdmi_in0_wer1_wer_counter + 1'd1);
		end
	end
	if (soc_hdmi_in0_wer1_i) begin
		soc_hdmi_in0_wer1_toggle_i <= (~soc_hdmi_in0_wer1_toggle_i);
	end
	soc_hdmi_in0_decoding1_output_de <= 1'd1;
	if ((soc_hdmi_in0_decoding1_input == 10'd852)) begin
		soc_hdmi_in0_decoding1_output_de <= 1'd0;
		soc_hdmi_in0_decoding1_output_c <= 1'd0;
	end
	if ((soc_hdmi_in0_decoding1_input == 8'd171)) begin
		soc_hdmi_in0_decoding1_output_de <= 1'd0;
		soc_hdmi_in0_decoding1_output_c <= 1'd1;
	end
	if ((soc_hdmi_in0_decoding1_input == 9'd340)) begin
		soc_hdmi_in0_decoding1_output_de <= 1'd0;
		soc_hdmi_in0_decoding1_output_c <= 2'd2;
	end
	if ((soc_hdmi_in0_decoding1_input == 10'd683)) begin
		soc_hdmi_in0_decoding1_output_de <= 1'd0;
		soc_hdmi_in0_decoding1_output_c <= 2'd3;
	end
	soc_hdmi_in0_decoding1_output_raw <= soc_hdmi_in0_decoding1_input;
	soc_hdmi_in0_decoding1_output_d[0] <= (soc_hdmi_in0_decoding1_input[0] ^ soc_hdmi_in0_decoding1_input[9]);
	soc_hdmi_in0_decoding1_output_d[1] <= ((soc_hdmi_in0_decoding1_input[1] ^ soc_hdmi_in0_decoding1_input[0]) ^ (~soc_hdmi_in0_decoding1_input[8]));
	soc_hdmi_in0_decoding1_output_d[2] <= ((soc_hdmi_in0_decoding1_input[2] ^ soc_hdmi_in0_decoding1_input[1]) ^ (~soc_hdmi_in0_decoding1_input[8]));
	soc_hdmi_in0_decoding1_output_d[3] <= ((soc_hdmi_in0_decoding1_input[3] ^ soc_hdmi_in0_decoding1_input[2]) ^ (~soc_hdmi_in0_decoding1_input[8]));
	soc_hdmi_in0_decoding1_output_d[4] <= ((soc_hdmi_in0_decoding1_input[4] ^ soc_hdmi_in0_decoding1_input[3]) ^ (~soc_hdmi_in0_decoding1_input[8]));
	soc_hdmi_in0_decoding1_output_d[5] <= ((soc_hdmi_in0_decoding1_input[5] ^ soc_hdmi_in0_decoding1_input[4]) ^ (~soc_hdmi_in0_decoding1_input[8]));
	soc_hdmi_in0_decoding1_output_d[6] <= ((soc_hdmi_in0_decoding1_input[6] ^ soc_hdmi_in0_decoding1_input[5]) ^ (~soc_hdmi_in0_decoding1_input[8]));
	soc_hdmi_in0_decoding1_output_d[7] <= ((soc_hdmi_in0_decoding1_input[7] ^ soc_hdmi_in0_decoding1_input[6]) ^ (~soc_hdmi_in0_decoding1_input[8]));
	soc_hdmi_in0_decoding1_valid_o <= soc_hdmi_in0_decoding1_valid_i;
	soc_hdmi_in0_s6datacapture2_d <= soc_hdmi_in0_s6datacapture2_dsr;
	soc_hdmi_in0_charsync2_raw_data1 <= soc_hdmi_in0_charsync2_raw_data;
	soc_hdmi_in0_charsync2_found_control <= 1'd0;
	if (((((soc_hdmi_in0_charsync2_raw[9:0] == 10'd852) | (soc_hdmi_in0_charsync2_raw[9:0] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[9:0] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[9:0] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 1'd0;
	end
	if (((((soc_hdmi_in0_charsync2_raw[10:1] == 10'd852) | (soc_hdmi_in0_charsync2_raw[10:1] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[10:1] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[10:1] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 1'd1;
	end
	if (((((soc_hdmi_in0_charsync2_raw[11:2] == 10'd852) | (soc_hdmi_in0_charsync2_raw[11:2] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[11:2] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[11:2] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 2'd2;
	end
	if (((((soc_hdmi_in0_charsync2_raw[12:3] == 10'd852) | (soc_hdmi_in0_charsync2_raw[12:3] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[12:3] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[12:3] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 2'd3;
	end
	if (((((soc_hdmi_in0_charsync2_raw[13:4] == 10'd852) | (soc_hdmi_in0_charsync2_raw[13:4] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[13:4] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[13:4] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 3'd4;
	end
	if (((((soc_hdmi_in0_charsync2_raw[14:5] == 10'd852) | (soc_hdmi_in0_charsync2_raw[14:5] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[14:5] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[14:5] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 3'd5;
	end
	if (((((soc_hdmi_in0_charsync2_raw[15:6] == 10'd852) | (soc_hdmi_in0_charsync2_raw[15:6] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[15:6] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[15:6] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 3'd6;
	end
	if (((((soc_hdmi_in0_charsync2_raw[16:7] == 10'd852) | (soc_hdmi_in0_charsync2_raw[16:7] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[16:7] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[16:7] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 3'd7;
	end
	if (((((soc_hdmi_in0_charsync2_raw[17:8] == 10'd852) | (soc_hdmi_in0_charsync2_raw[17:8] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[17:8] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[17:8] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 4'd8;
	end
	if (((((soc_hdmi_in0_charsync2_raw[18:9] == 10'd852) | (soc_hdmi_in0_charsync2_raw[18:9] == 8'd171)) | (soc_hdmi_in0_charsync2_raw[18:9] == 9'd340)) | (soc_hdmi_in0_charsync2_raw[18:9] == 10'd683))) begin
		soc_hdmi_in0_charsync2_found_control <= 1'd1;
		soc_hdmi_in0_charsync2_control_position <= 4'd9;
	end
	if ((soc_hdmi_in0_charsync2_found_control & (soc_hdmi_in0_charsync2_control_position == soc_hdmi_in0_charsync2_previous_control_position))) begin
		if ((soc_hdmi_in0_charsync2_control_counter == 3'd7)) begin
			soc_hdmi_in0_charsync2_control_counter <= 1'd0;
			soc_hdmi_in0_charsync2_synced <= 1'd1;
			soc_hdmi_in0_charsync2_word_sel <= soc_hdmi_in0_charsync2_control_position;
		end else begin
			soc_hdmi_in0_charsync2_control_counter <= (soc_hdmi_in0_charsync2_control_counter + 1'd1);
		end
	end else begin
		soc_hdmi_in0_charsync2_control_counter <= 1'd0;
	end
	soc_hdmi_in0_charsync2_previous_control_position <= soc_hdmi_in0_charsync2_control_position;
	soc_hdmi_in0_charsync2_data <= (soc_hdmi_in0_charsync2_raw >>> soc_hdmi_in0_charsync2_word_sel);
	soc_hdmi_in0_wer2_data_r <= soc_hdmi_in0_wer2_data[8:0];
	soc_hdmi_in0_wer2_transition_count <= (((((((soc_hdmi_in0_wer2_transitions[0] + soc_hdmi_in0_wer2_transitions[1]) + soc_hdmi_in0_wer2_transitions[2]) + soc_hdmi_in0_wer2_transitions[3]) + soc_hdmi_in0_wer2_transitions[4]) + soc_hdmi_in0_wer2_transitions[5]) + soc_hdmi_in0_wer2_transitions[6]) + soc_hdmi_in0_wer2_transitions[7]);
	soc_hdmi_in0_wer2_is_control <= ((((soc_hdmi_in0_wer2_data_r == 10'd852) | (soc_hdmi_in0_wer2_data_r == 8'd171)) | (soc_hdmi_in0_wer2_data_r == 9'd340)) | (soc_hdmi_in0_wer2_data_r == 10'd683));
	soc_hdmi_in0_wer2_is_error <= ((soc_hdmi_in0_wer2_transition_count > 3'd4) & (~soc_hdmi_in0_wer2_is_control));
	{soc_hdmi_in0_wer2_period_done, soc_hdmi_in0_wer2_period_counter} <= (soc_hdmi_in0_wer2_period_counter + 1'd1);
	soc_hdmi_in0_wer2_wer_counter_r_updated <= soc_hdmi_in0_wer2_period_done;
	if (soc_hdmi_in0_wer2_period_done) begin
		soc_hdmi_in0_wer2_wer_counter_r <= soc_hdmi_in0_wer2_wer_counter;
		soc_hdmi_in0_wer2_wer_counter <= 1'd0;
	end else begin
		if (soc_hdmi_in0_wer2_is_error) begin
			soc_hdmi_in0_wer2_wer_counter <= (soc_hdmi_in0_wer2_wer_counter + 1'd1);
		end
	end
	if (soc_hdmi_in0_wer2_i) begin
		soc_hdmi_in0_wer2_toggle_i <= (~soc_hdmi_in0_wer2_toggle_i);
	end
	soc_hdmi_in0_decoding2_output_de <= 1'd1;
	if ((soc_hdmi_in0_decoding2_input == 10'd852)) begin
		soc_hdmi_in0_decoding2_output_de <= 1'd0;
		soc_hdmi_in0_decoding2_output_c <= 1'd0;
	end
	if ((soc_hdmi_in0_decoding2_input == 8'd171)) begin
		soc_hdmi_in0_decoding2_output_de <= 1'd0;
		soc_hdmi_in0_decoding2_output_c <= 1'd1;
	end
	if ((soc_hdmi_in0_decoding2_input == 9'd340)) begin
		soc_hdmi_in0_decoding2_output_de <= 1'd0;
		soc_hdmi_in0_decoding2_output_c <= 2'd2;
	end
	if ((soc_hdmi_in0_decoding2_input == 10'd683)) begin
		soc_hdmi_in0_decoding2_output_de <= 1'd0;
		soc_hdmi_in0_decoding2_output_c <= 2'd3;
	end
	soc_hdmi_in0_decoding2_output_raw <= soc_hdmi_in0_decoding2_input;
	soc_hdmi_in0_decoding2_output_d[0] <= (soc_hdmi_in0_decoding2_input[0] ^ soc_hdmi_in0_decoding2_input[9]);
	soc_hdmi_in0_decoding2_output_d[1] <= ((soc_hdmi_in0_decoding2_input[1] ^ soc_hdmi_in0_decoding2_input[0]) ^ (~soc_hdmi_in0_decoding2_input[8]));
	soc_hdmi_in0_decoding2_output_d[2] <= ((soc_hdmi_in0_decoding2_input[2] ^ soc_hdmi_in0_decoding2_input[1]) ^ (~soc_hdmi_in0_decoding2_input[8]));
	soc_hdmi_in0_decoding2_output_d[3] <= ((soc_hdmi_in0_decoding2_input[3] ^ soc_hdmi_in0_decoding2_input[2]) ^ (~soc_hdmi_in0_decoding2_input[8]));
	soc_hdmi_in0_decoding2_output_d[4] <= ((soc_hdmi_in0_decoding2_input[4] ^ soc_hdmi_in0_decoding2_input[3]) ^ (~soc_hdmi_in0_decoding2_input[8]));
	soc_hdmi_in0_decoding2_output_d[5] <= ((soc_hdmi_in0_decoding2_input[5] ^ soc_hdmi_in0_decoding2_input[4]) ^ (~soc_hdmi_in0_decoding2_input[8]));
	soc_hdmi_in0_decoding2_output_d[6] <= ((soc_hdmi_in0_decoding2_input[6] ^ soc_hdmi_in0_decoding2_input[5]) ^ (~soc_hdmi_in0_decoding2_input[8]));
	soc_hdmi_in0_decoding2_output_d[7] <= ((soc_hdmi_in0_decoding2_input[7] ^ soc_hdmi_in0_decoding2_input[6]) ^ (~soc_hdmi_in0_decoding2_input[8]));
	soc_hdmi_in0_decoding2_valid_o <= soc_hdmi_in0_decoding2_valid_i;
	if ((~soc_hdmi_in0_chansync_valid_i)) begin
		soc_hdmi_in0_chansync_chan_synced <= 1'd0;
	end else begin
		if (soc_hdmi_in0_chansync_some_control) begin
			if (soc_hdmi_in0_chansync_all_control) begin
				soc_hdmi_in0_chansync_chan_synced <= 1'd1;
			end else begin
				soc_hdmi_in0_chansync_chan_synced <= 1'd0;
			end
		end
	end
	soc_hdmi_in0_chansync_syncbuffer0_produce <= (soc_hdmi_in0_chansync_syncbuffer0_produce + 1'd1);
	if (soc_hdmi_in0_chansync_syncbuffer0_re) begin
		soc_hdmi_in0_chansync_syncbuffer0_consume <= (soc_hdmi_in0_chansync_syncbuffer0_consume + 1'd1);
	end
	soc_hdmi_in0_chansync_syncbuffer1_produce <= (soc_hdmi_in0_chansync_syncbuffer1_produce + 1'd1);
	if (soc_hdmi_in0_chansync_syncbuffer1_re) begin
		soc_hdmi_in0_chansync_syncbuffer1_consume <= (soc_hdmi_in0_chansync_syncbuffer1_consume + 1'd1);
	end
	soc_hdmi_in0_chansync_syncbuffer2_produce <= (soc_hdmi_in0_chansync_syncbuffer2_produce + 1'd1);
	if (soc_hdmi_in0_chansync_syncbuffer2_re) begin
		soc_hdmi_in0_chansync_syncbuffer2_consume <= (soc_hdmi_in0_chansync_syncbuffer2_consume + 1'd1);
	end
	soc_hdmi_in0_syncpol_valid_o <= soc_hdmi_in0_syncpol_valid_i;
	soc_hdmi_in0_syncpol_r <= soc_hdmi_in0_syncpol_data_in2_d;
	soc_hdmi_in0_syncpol_g <= soc_hdmi_in0_syncpol_data_in1_d;
	soc_hdmi_in0_syncpol_b <= soc_hdmi_in0_syncpol_data_in0_d;
	soc_hdmi_in0_syncpol_de_r <= soc_hdmi_in0_syncpol_data_in0_de;
	if (soc_hdmi_in0_syncpol_de_rising) begin
		soc_hdmi_in0_syncpol_c_polarity <= soc_hdmi_in0_syncpol_data_in0_c;
		soc_hdmi_in0_syncpol_c_out <= 1'd0;
	end else begin
		soc_hdmi_in0_syncpol_c_out <= (soc_hdmi_in0_syncpol_data_in0_c ^ soc_hdmi_in0_syncpol_c_polarity);
	end
	soc_hdmi_in0_resdetection_de_r <= soc_hdmi_in0_resdetection_de;
	if ((soc_hdmi_in0_resdetection_valid_i & soc_hdmi_in0_resdetection_de)) begin
		soc_hdmi_in0_resdetection_hcounter <= (soc_hdmi_in0_resdetection_hcounter + 1'd1);
	end else begin
		soc_hdmi_in0_resdetection_hcounter <= 1'd0;
	end
	if (soc_hdmi_in0_resdetection_valid_i) begin
		if (soc_hdmi_in0_resdetection_pn_de) begin
			soc_hdmi_in0_resdetection_hcounter_st <= soc_hdmi_in0_resdetection_hcounter;
		end
	end else begin
		soc_hdmi_in0_resdetection_hcounter_st <= 1'd0;
	end
	soc_hdmi_in0_resdetection_vsync_r <= soc_hdmi_in0_resdetection_vsync;
	if ((soc_hdmi_in0_resdetection_valid_i & soc_hdmi_in0_resdetection_p_vsync)) begin
		soc_hdmi_in0_resdetection_vcounter <= 1'd0;
	end else begin
		if (soc_hdmi_in0_resdetection_pn_de) begin
			soc_hdmi_in0_resdetection_vcounter <= (soc_hdmi_in0_resdetection_vcounter + 1'd1);
		end
	end
	if (soc_hdmi_in0_resdetection_valid_i) begin
		if (soc_hdmi_in0_resdetection_p_vsync) begin
			soc_hdmi_in0_resdetection_vcounter_st <= soc_hdmi_in0_resdetection_vcounter;
		end
	end else begin
		soc_hdmi_in0_resdetection_vcounter_st <= 1'd0;
	end
	soc_hdmi_in0_frame_vsync_r <= soc_hdmi_in0_frame_vsync;
	soc_hdmi_in0_frame_de_r <= soc_hdmi_in0_frame_de;
	soc_hdmi_in0_frame_next_de0 <= soc_hdmi_in0_frame_de;
	soc_hdmi_in0_frame_next_vsync0 <= soc_hdmi_in0_frame_vsync;
	soc_hdmi_in0_frame_next_de1 <= soc_hdmi_in0_frame_next_de0;
	soc_hdmi_in0_frame_next_vsync1 <= soc_hdmi_in0_frame_next_vsync0;
	soc_hdmi_in0_frame_next_de2 <= soc_hdmi_in0_frame_next_de1;
	soc_hdmi_in0_frame_next_vsync2 <= soc_hdmi_in0_frame_next_vsync1;
	soc_hdmi_in0_frame_next_de3 <= soc_hdmi_in0_frame_next_de2;
	soc_hdmi_in0_frame_next_vsync3 <= soc_hdmi_in0_frame_next_vsync2;
	soc_hdmi_in0_frame_next_de4 <= soc_hdmi_in0_frame_next_de3;
	soc_hdmi_in0_frame_next_vsync4 <= soc_hdmi_in0_frame_next_vsync3;
	soc_hdmi_in0_frame_next_de5 <= soc_hdmi_in0_frame_next_de4;
	soc_hdmi_in0_frame_next_vsync5 <= soc_hdmi_in0_frame_next_vsync4;
	soc_hdmi_in0_frame_next_de6 <= soc_hdmi_in0_frame_next_de5;
	soc_hdmi_in0_frame_next_vsync6 <= soc_hdmi_in0_frame_next_vsync5;
	soc_hdmi_in0_frame_next_de7 <= soc_hdmi_in0_frame_next_de6;
	soc_hdmi_in0_frame_next_vsync7 <= soc_hdmi_in0_frame_next_vsync6;
	soc_hdmi_in0_frame_next_de8 <= soc_hdmi_in0_frame_next_de7;
	soc_hdmi_in0_frame_next_vsync8 <= soc_hdmi_in0_frame_next_vsync7;
	soc_hdmi_in0_frame_next_de9 <= soc_hdmi_in0_frame_next_de8;
	soc_hdmi_in0_frame_next_vsync9 <= soc_hdmi_in0_frame_next_vsync8;
	soc_hdmi_in0_frame_next_de10 <= soc_hdmi_in0_frame_next_de9;
	soc_hdmi_in0_frame_next_vsync10 <= soc_hdmi_in0_frame_next_vsync9;
	soc_hdmi_in0_frame_cur_word_valid <= 1'd0;
	if (soc_hdmi_in0_frame_new_frame) begin
		soc_hdmi_in0_frame_cur_word_valid <= (soc_hdmi_in0_frame_pack_counter == 2'd3);
		soc_hdmi_in0_frame_pack_counter <= 1'd0;
	end else begin
		if ((soc_hdmi_in0_frame_chroma_downsampler_source_valid & soc_hdmi_in0_frame_next_de10)) begin
			if ((soc_hdmi_in0_frame_pack_counter == 2'd3)) begin
				soc_hdmi_in0_frame_cur_word[15:0] <= soc_hdmi_in0_frame_encoded_pixel;
			end
			if ((soc_hdmi_in0_frame_pack_counter == 2'd2)) begin
				soc_hdmi_in0_frame_cur_word[31:16] <= soc_hdmi_in0_frame_encoded_pixel;
			end
			if ((soc_hdmi_in0_frame_pack_counter == 1'd1)) begin
				soc_hdmi_in0_frame_cur_word[47:32] <= soc_hdmi_in0_frame_encoded_pixel;
			end
			if ((soc_hdmi_in0_frame_pack_counter == 1'd0)) begin
				soc_hdmi_in0_frame_cur_word[63:48] <= soc_hdmi_in0_frame_encoded_pixel;
			end
			soc_hdmi_in0_frame_cur_word_valid <= (soc_hdmi_in0_frame_pack_counter == 2'd3);
			soc_hdmi_in0_frame_pack_counter <= (soc_hdmi_in0_frame_pack_counter + 1'd1);
		end
	end
	if (soc_hdmi_in0_frame_new_frame) begin
		soc_hdmi_in0_frame_fifo_sink_payload_sof <= 1'd1;
	end else begin
		if (soc_hdmi_in0_frame_cur_word_valid) begin
			soc_hdmi_in0_frame_fifo_sink_payload_sof <= 1'd0;
		end
	end
	if ((soc_hdmi_in0_frame_fifo_sink_valid & (~soc_hdmi_in0_frame_fifo_sink_ready))) begin
		soc_hdmi_in0_frame_pix_overflow <= 1'd1;
	end else begin
		if (soc_hdmi_in0_frame_pix_overflow_reset) begin
			soc_hdmi_in0_frame_pix_overflow <= 1'd0;
		end
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n0 <= soc_hdmi_in0_frame_rgb2ycbcr_sink_valid;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n1 <= soc_hdmi_in0_frame_rgb2ycbcr_valid_n0;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n2 <= soc_hdmi_in0_frame_rgb2ycbcr_valid_n1;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n3 <= soc_hdmi_in0_frame_rgb2ycbcr_valid_n2;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n4 <= soc_hdmi_in0_frame_rgb2ycbcr_valid_n3;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n5 <= soc_hdmi_in0_frame_rgb2ycbcr_valid_n4;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n6 <= soc_hdmi_in0_frame_rgb2ycbcr_valid_n5;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n7 <= soc_hdmi_in0_frame_rgb2ycbcr_valid_n6;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n0 <= (soc_hdmi_in0_frame_rgb2ycbcr_sink_valid & soc_hdmi_in0_frame_rgb2ycbcr_sink_first);
		soc_hdmi_in0_frame_rgb2ycbcr_last_n0 <= (soc_hdmi_in0_frame_rgb2ycbcr_sink_valid & soc_hdmi_in0_frame_rgb2ycbcr_sink_last);
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n1 <= soc_hdmi_in0_frame_rgb2ycbcr_first_n0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n1 <= soc_hdmi_in0_frame_rgb2ycbcr_last_n0;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n2 <= soc_hdmi_in0_frame_rgb2ycbcr_first_n1;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n2 <= soc_hdmi_in0_frame_rgb2ycbcr_last_n1;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n3 <= soc_hdmi_in0_frame_rgb2ycbcr_first_n2;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n3 <= soc_hdmi_in0_frame_rgb2ycbcr_last_n2;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n4 <= soc_hdmi_in0_frame_rgb2ycbcr_first_n3;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n4 <= soc_hdmi_in0_frame_rgb2ycbcr_last_n3;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n5 <= soc_hdmi_in0_frame_rgb2ycbcr_first_n4;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n5 <= soc_hdmi_in0_frame_rgb2ycbcr_last_n4;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n6 <= soc_hdmi_in0_frame_rgb2ycbcr_first_n5;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n6 <= soc_hdmi_in0_frame_rgb2ycbcr_last_n5;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_first_n7 <= soc_hdmi_in0_frame_rgb2ycbcr_first_n6;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n7 <= soc_hdmi_in0_frame_rgb2ycbcr_last_n6;
	end
	if (soc_hdmi_in0_frame_rgb2ycbcr_ce) begin
		soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_sink_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_sink_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_sink_b;
		soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b;
		soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b;
		soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b;
		soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b;
		soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_b;
		soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_b;
		soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r <= soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_r;
		soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_g <= soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_g;
		soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_b <= soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_b;
		soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g <= (soc_hdmi_in0_frame_rgb2ycbcr_sink_r - soc_hdmi_in0_frame_rgb2ycbcr_sink_g);
		soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g <= (soc_hdmi_in0_frame_rgb2ycbcr_sink_b - soc_hdmi_in0_frame_rgb2ycbcr_sink_g);
		soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg <= (soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g * $signed({1'd0, 6'd46}));
		soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg <= (soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g * $signed({1'd0, 4'd15}));
		soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg <= (soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg + soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg);
		soc_hdmi_in0_frame_rgb2ycbcr_yraw <= (soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg[24:8] + $signed({1'd0, soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g}));
		soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw <= ($signed({1'd0, soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b}) - soc_hdmi_in0_frame_rgb2ycbcr_yraw);
		soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw <= ($signed({1'd0, soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r}) - soc_hdmi_in0_frame_rgb2ycbcr_yraw);
		soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0 <= soc_hdmi_in0_frame_rgb2ycbcr_yraw;
		soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw <= (soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw * $signed({1'd0, 8'd141}));
		soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw <= (soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw * $signed({1'd0, 8'd166}));
		soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1 <= soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0;
		soc_hdmi_in0_frame_rgb2ycbcr_y <= (soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1 + $signed({1'd0, 5'd16}));
		soc_hdmi_in0_frame_rgb2ycbcr_cb <= (soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19:8] + $signed({1'd0, 8'd128}));
		soc_hdmi_in0_frame_rgb2ycbcr_cr <= (soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19:8] + $signed({1'd0, 8'd128}));
		if ((soc_hdmi_in0_frame_rgb2ycbcr_y > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_in0_frame_rgb2ycbcr_source_y <= 8'd255;
		end else begin
			if ((soc_hdmi_in0_frame_rgb2ycbcr_y < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_in0_frame_rgb2ycbcr_source_y <= 1'd0;
			end else begin
				soc_hdmi_in0_frame_rgb2ycbcr_source_y <= soc_hdmi_in0_frame_rgb2ycbcr_y;
			end
		end
		if ((soc_hdmi_in0_frame_rgb2ycbcr_cb > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_in0_frame_rgb2ycbcr_source_cb <= 8'd255;
		end else begin
			if ((soc_hdmi_in0_frame_rgb2ycbcr_cb < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_in0_frame_rgb2ycbcr_source_cb <= 1'd0;
			end else begin
				soc_hdmi_in0_frame_rgb2ycbcr_source_cb <= soc_hdmi_in0_frame_rgb2ycbcr_cb;
			end
		end
		if ((soc_hdmi_in0_frame_rgb2ycbcr_cr > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_in0_frame_rgb2ycbcr_source_cr <= 8'd255;
		end else begin
			if ((soc_hdmi_in0_frame_rgb2ycbcr_cr < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_in0_frame_rgb2ycbcr_source_cr <= 1'd0;
			end else begin
				soc_hdmi_in0_frame_rgb2ycbcr_source_cr <= soc_hdmi_in0_frame_rgb2ycbcr_cr;
			end
		end
	end
	if (soc_hdmi_in0_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in0_frame_chroma_downsampler_valid_n0 <= soc_hdmi_in0_frame_chroma_downsampler_sink_valid;
	end
	if (soc_hdmi_in0_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in0_frame_chroma_downsampler_valid_n1 <= soc_hdmi_in0_frame_chroma_downsampler_valid_n0;
	end
	if (soc_hdmi_in0_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in0_frame_chroma_downsampler_valid_n2 <= soc_hdmi_in0_frame_chroma_downsampler_valid_n1;
	end
	if (soc_hdmi_in0_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in0_frame_chroma_downsampler_first_n0 <= (soc_hdmi_in0_frame_chroma_downsampler_sink_valid & soc_hdmi_in0_frame_chroma_downsampler_sink_first);
		soc_hdmi_in0_frame_chroma_downsampler_last_n0 <= (soc_hdmi_in0_frame_chroma_downsampler_sink_valid & soc_hdmi_in0_frame_chroma_downsampler_sink_last);
	end
	if (soc_hdmi_in0_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in0_frame_chroma_downsampler_first_n1 <= soc_hdmi_in0_frame_chroma_downsampler_first_n0;
		soc_hdmi_in0_frame_chroma_downsampler_last_n1 <= soc_hdmi_in0_frame_chroma_downsampler_last_n0;
	end
	if (soc_hdmi_in0_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in0_frame_chroma_downsampler_first_n2 <= soc_hdmi_in0_frame_chroma_downsampler_first_n1;
		soc_hdmi_in0_frame_chroma_downsampler_last_n2 <= soc_hdmi_in0_frame_chroma_downsampler_last_n1;
	end
	if (soc_hdmi_in0_frame_chroma_downsampler_ce) begin
		soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y <= soc_hdmi_in0_frame_chroma_downsampler_sink_y;
		soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb <= soc_hdmi_in0_frame_chroma_downsampler_sink_cb;
		soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr <= soc_hdmi_in0_frame_chroma_downsampler_sink_cr;
		soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y <= soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y;
		soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cb <= soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb;
		soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cr <= soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr;
		soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_y <= soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y;
		soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_cb <= soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cb;
		soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_cr <= soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cr;
		if ((soc_hdmi_in0_frame_chroma_downsampler_first | (~soc_hdmi_in0_frame_chroma_downsampler_parity))) begin
			soc_hdmi_in0_frame_chroma_downsampler_parity <= 1'd1;
		end else begin
			soc_hdmi_in0_frame_chroma_downsampler_parity <= 1'd0;
		end
		if (soc_hdmi_in0_frame_chroma_downsampler_parity) begin
			soc_hdmi_in0_frame_chroma_downsampler_cb_sum <= (soc_hdmi_in0_frame_chroma_downsampler_sink_cb + soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb);
			soc_hdmi_in0_frame_chroma_downsampler_cr_sum <= (soc_hdmi_in0_frame_chroma_downsampler_sink_cr + soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr);
		end
		if (soc_hdmi_in0_frame_chroma_downsampler_parity) begin
			soc_hdmi_in0_frame_chroma_downsampler_source_y <= soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y;
			soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr <= soc_hdmi_in0_frame_chroma_downsampler_cr_mean;
		end else begin
			soc_hdmi_in0_frame_chroma_downsampler_source_y <= soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y;
			soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr <= soc_hdmi_in0_frame_chroma_downsampler_cb_mean;
		end
	end
	soc_hdmi_in0_frame_fifo_graycounter0_q_binary <= soc_hdmi_in0_frame_fifo_graycounter0_q_next_binary;
	soc_hdmi_in0_frame_fifo_graycounter0_q <= soc_hdmi_in0_frame_fifo_graycounter0_q_next;
	soc_hdmi_in0_frame_overflow_reset_toggle_o_r <= soc_hdmi_in0_frame_overflow_reset_toggle_o;
	if (soc_hdmi_in0_frame_overflow_reset_ack_i) begin
		soc_hdmi_in0_frame_overflow_reset_ack_toggle_i <= (~soc_hdmi_in0_frame_overflow_reset_ack_toggle_i);
	end
	if (hdmi_in0_pix_rst) begin
		soc_hdmi_in0_s6datacapture0_d <= 10'd0;
		soc_hdmi_in0_charsync0_synced <= 1'd0;
		soc_hdmi_in0_charsync0_data <= 10'd0;
		soc_hdmi_in0_charsync0_raw_data1 <= 10'd0;
		soc_hdmi_in0_charsync0_found_control <= 1'd0;
		soc_hdmi_in0_charsync0_control_position <= 4'd0;
		soc_hdmi_in0_charsync0_control_counter <= 3'd0;
		soc_hdmi_in0_charsync0_previous_control_position <= 4'd0;
		soc_hdmi_in0_charsync0_word_sel <= 4'd0;
		soc_hdmi_in0_wer0_data_r <= 9'd0;
		soc_hdmi_in0_wer0_transition_count <= 4'd0;
		soc_hdmi_in0_wer0_is_control <= 1'd0;
		soc_hdmi_in0_wer0_is_error <= 1'd0;
		soc_hdmi_in0_wer0_period_counter <= 24'd0;
		soc_hdmi_in0_wer0_period_done <= 1'd0;
		soc_hdmi_in0_wer0_wer_counter <= 24'd0;
		soc_hdmi_in0_wer0_wer_counter_r <= 24'd0;
		soc_hdmi_in0_wer0_wer_counter_r_updated <= 1'd0;
		soc_hdmi_in0_decoding0_valid_o <= 1'd0;
		soc_hdmi_in0_decoding0_output_raw <= 10'd0;
		soc_hdmi_in0_decoding0_output_d <= 8'd0;
		soc_hdmi_in0_decoding0_output_c <= 2'd0;
		soc_hdmi_in0_decoding0_output_de <= 1'd0;
		soc_hdmi_in0_s6datacapture1_d <= 10'd0;
		soc_hdmi_in0_charsync1_synced <= 1'd0;
		soc_hdmi_in0_charsync1_data <= 10'd0;
		soc_hdmi_in0_charsync1_raw_data1 <= 10'd0;
		soc_hdmi_in0_charsync1_found_control <= 1'd0;
		soc_hdmi_in0_charsync1_control_position <= 4'd0;
		soc_hdmi_in0_charsync1_control_counter <= 3'd0;
		soc_hdmi_in0_charsync1_previous_control_position <= 4'd0;
		soc_hdmi_in0_charsync1_word_sel <= 4'd0;
		soc_hdmi_in0_wer1_data_r <= 9'd0;
		soc_hdmi_in0_wer1_transition_count <= 4'd0;
		soc_hdmi_in0_wer1_is_control <= 1'd0;
		soc_hdmi_in0_wer1_is_error <= 1'd0;
		soc_hdmi_in0_wer1_period_counter <= 24'd0;
		soc_hdmi_in0_wer1_period_done <= 1'd0;
		soc_hdmi_in0_wer1_wer_counter <= 24'd0;
		soc_hdmi_in0_wer1_wer_counter_r <= 24'd0;
		soc_hdmi_in0_wer1_wer_counter_r_updated <= 1'd0;
		soc_hdmi_in0_decoding1_valid_o <= 1'd0;
		soc_hdmi_in0_decoding1_output_raw <= 10'd0;
		soc_hdmi_in0_decoding1_output_d <= 8'd0;
		soc_hdmi_in0_decoding1_output_c <= 2'd0;
		soc_hdmi_in0_decoding1_output_de <= 1'd0;
		soc_hdmi_in0_s6datacapture2_d <= 10'd0;
		soc_hdmi_in0_charsync2_synced <= 1'd0;
		soc_hdmi_in0_charsync2_data <= 10'd0;
		soc_hdmi_in0_charsync2_raw_data1 <= 10'd0;
		soc_hdmi_in0_charsync2_found_control <= 1'd0;
		soc_hdmi_in0_charsync2_control_position <= 4'd0;
		soc_hdmi_in0_charsync2_control_counter <= 3'd0;
		soc_hdmi_in0_charsync2_previous_control_position <= 4'd0;
		soc_hdmi_in0_charsync2_word_sel <= 4'd0;
		soc_hdmi_in0_wer2_data_r <= 9'd0;
		soc_hdmi_in0_wer2_transition_count <= 4'd0;
		soc_hdmi_in0_wer2_is_control <= 1'd0;
		soc_hdmi_in0_wer2_is_error <= 1'd0;
		soc_hdmi_in0_wer2_period_counter <= 24'd0;
		soc_hdmi_in0_wer2_period_done <= 1'd0;
		soc_hdmi_in0_wer2_wer_counter <= 24'd0;
		soc_hdmi_in0_wer2_wer_counter_r <= 24'd0;
		soc_hdmi_in0_wer2_wer_counter_r_updated <= 1'd0;
		soc_hdmi_in0_decoding2_valid_o <= 1'd0;
		soc_hdmi_in0_decoding2_output_raw <= 10'd0;
		soc_hdmi_in0_decoding2_output_d <= 8'd0;
		soc_hdmi_in0_decoding2_output_c <= 2'd0;
		soc_hdmi_in0_decoding2_output_de <= 1'd0;
		soc_hdmi_in0_chansync_chan_synced <= 1'd0;
		soc_hdmi_in0_chansync_syncbuffer0_produce <= 3'd0;
		soc_hdmi_in0_chansync_syncbuffer0_consume <= 3'd0;
		soc_hdmi_in0_chansync_syncbuffer1_produce <= 3'd0;
		soc_hdmi_in0_chansync_syncbuffer1_consume <= 3'd0;
		soc_hdmi_in0_chansync_syncbuffer2_produce <= 3'd0;
		soc_hdmi_in0_chansync_syncbuffer2_consume <= 3'd0;
		soc_hdmi_in0_syncpol_valid_o <= 1'd0;
		soc_hdmi_in0_syncpol_r <= 8'd0;
		soc_hdmi_in0_syncpol_g <= 8'd0;
		soc_hdmi_in0_syncpol_b <= 8'd0;
		soc_hdmi_in0_syncpol_de_r <= 1'd0;
		soc_hdmi_in0_syncpol_c_polarity <= 2'd0;
		soc_hdmi_in0_syncpol_c_out <= 2'd0;
		soc_hdmi_in0_resdetection_de_r <= 1'd0;
		soc_hdmi_in0_resdetection_hcounter <= 11'd0;
		soc_hdmi_in0_resdetection_hcounter_st <= 11'd0;
		soc_hdmi_in0_resdetection_vsync_r <= 1'd0;
		soc_hdmi_in0_resdetection_vcounter <= 11'd0;
		soc_hdmi_in0_resdetection_vcounter_st <= 11'd0;
		soc_hdmi_in0_frame_vsync_r <= 1'd0;
		soc_hdmi_in0_frame_de_r <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_source_y <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_source_cb <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_source_cr <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record4_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record5_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record6_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_g <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_b <= 8'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g <= 9'sd512;
		soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g <= 9'sd512;
		soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg <= 17'sd131072;
		soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg <= 17'sd131072;
		soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg <= 25'sd33554432;
		soc_hdmi_in0_frame_rgb2ycbcr_yraw <= 11'sd2048;
		soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw <= 12'sd4096;
		soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw <= 12'sd4096;
		soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0 <= 11'sd2048;
		soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw <= 20'sd1048576;
		soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw <= 20'sd1048576;
		soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1 <= 11'sd2048;
		soc_hdmi_in0_frame_rgb2ycbcr_y <= 11'sd2048;
		soc_hdmi_in0_frame_rgb2ycbcr_cb <= 12'sd4096;
		soc_hdmi_in0_frame_rgb2ycbcr_cr <= 12'sd4096;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n0 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n1 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n2 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n3 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n4 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n5 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n6 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_valid_n7 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n0 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n0 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n1 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n1 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n2 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n2 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n3 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n3 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n4 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n4 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n5 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n5 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n6 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n6 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_first_n7 <= 1'd0;
		soc_hdmi_in0_frame_rgb2ycbcr_last_n7 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_source_y <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cb <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_cr <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_y <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_cb <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_record2_ycbcr_n_cr <= 8'd0;
		soc_hdmi_in0_frame_chroma_downsampler_parity <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_cb_sum <= 9'd0;
		soc_hdmi_in0_frame_chroma_downsampler_cr_sum <= 9'd0;
		soc_hdmi_in0_frame_chroma_downsampler_valid_n0 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_valid_n1 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_valid_n2 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_first_n0 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_last_n0 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_first_n1 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_last_n1 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_first_n2 <= 1'd0;
		soc_hdmi_in0_frame_chroma_downsampler_last_n2 <= 1'd0;
		soc_hdmi_in0_frame_next_de0 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync0 <= 1'd0;
		soc_hdmi_in0_frame_next_de1 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync1 <= 1'd0;
		soc_hdmi_in0_frame_next_de2 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync2 <= 1'd0;
		soc_hdmi_in0_frame_next_de3 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync3 <= 1'd0;
		soc_hdmi_in0_frame_next_de4 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync4 <= 1'd0;
		soc_hdmi_in0_frame_next_de5 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync5 <= 1'd0;
		soc_hdmi_in0_frame_next_de6 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync6 <= 1'd0;
		soc_hdmi_in0_frame_next_de7 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync7 <= 1'd0;
		soc_hdmi_in0_frame_next_de8 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync8 <= 1'd0;
		soc_hdmi_in0_frame_next_de9 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync9 <= 1'd0;
		soc_hdmi_in0_frame_next_de10 <= 1'd0;
		soc_hdmi_in0_frame_next_vsync10 <= 1'd0;
		soc_hdmi_in0_frame_cur_word <= 64'd0;
		soc_hdmi_in0_frame_cur_word_valid <= 1'd0;
		soc_hdmi_in0_frame_pack_counter <= 2'd0;
		soc_hdmi_in0_frame_fifo_sink_payload_sof <= 1'd0;
		soc_hdmi_in0_frame_fifo_graycounter0_q <= 10'd0;
		soc_hdmi_in0_frame_fifo_graycounter0_q_binary <= 10'd0;
		soc_hdmi_in0_frame_pix_overflow <= 1'd0;
	end
	vns_xilinxmultiregimpl47_regs0 <= soc_hdmi_in0_frame_fifo_graycounter1_q;
	vns_xilinxmultiregimpl47_regs1 <= vns_xilinxmultiregimpl47_regs0;
	vns_xilinxmultiregimpl49_regs0 <= soc_hdmi_in0_frame_overflow_reset_toggle_i;
	vns_xilinxmultiregimpl49_regs1 <= vns_xilinxmultiregimpl49_regs0;
end

always @(posedge hdmi_in0_pix2x_clk) begin
	if (soc_hdmi_in0_s6datacapture0_reset_lateness) begin
		soc_hdmi_in0_s6datacapture0_lateness <= 8'd128;
	end else begin
		if (((((~soc_hdmi_in0_s6datacapture0_delay_master_busy) & (~soc_hdmi_in0_s6datacapture0_delay_slave_busy)) & (~soc_hdmi_in0_s6datacapture0_too_late)) & (~soc_hdmi_in0_s6datacapture0_too_early))) begin
			if ((soc_hdmi_in0_s6datacapture0_pd_valid & soc_hdmi_in0_s6datacapture0_pd_incdec)) begin
				soc_hdmi_in0_s6datacapture0_lateness <= (soc_hdmi_in0_s6datacapture0_lateness - 1'd1);
			end
			if ((soc_hdmi_in0_s6datacapture0_pd_valid & (~soc_hdmi_in0_s6datacapture0_pd_incdec))) begin
				soc_hdmi_in0_s6datacapture0_lateness <= (soc_hdmi_in0_s6datacapture0_lateness + 1'd1);
			end
		end
	end
	soc_hdmi_in0_s6datacapture0_delay_master_done_i <= 1'd0;
	if ((~soc_hdmi_in0_s6datacapture0_delay_master_pending)) begin
		if ((soc_hdmi_in0_s6datacapture0_delay_master_cal | soc_hdmi_in0_s6datacapture0_delay_ce)) begin
			soc_hdmi_in0_s6datacapture0_delay_master_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in0_s6datacapture0_delay_master_busy)) begin
			soc_hdmi_in0_s6datacapture0_delay_master_done_i <= 1'd1;
			soc_hdmi_in0_s6datacapture0_delay_master_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture0_delay_slave_done_i <= 1'd0;
	if ((~soc_hdmi_in0_s6datacapture0_delay_slave_pending)) begin
		if ((soc_hdmi_in0_s6datacapture0_delay_slave_cal | soc_hdmi_in0_s6datacapture0_delay_ce)) begin
			soc_hdmi_in0_s6datacapture0_delay_slave_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in0_s6datacapture0_delay_slave_busy)) begin
			soc_hdmi_in0_s6datacapture0_delay_slave_done_i <= 1'd1;
			soc_hdmi_in0_s6datacapture0_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture0_dsr <= {soc_hdmi_in0_s6datacapture0_dsr2, soc_hdmi_in0_s6datacapture0_dsr[9:5]};
	if (soc_hdmi_in0_s6datacapture0_delay_master_done_i) begin
		soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i <= (~soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture0_delay_slave_done_i) begin
		soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i <= (~soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i);
	end
	soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r <= soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o;
	soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r <= soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o;
	soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r <= soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o;
	soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r <= soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o;
	soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r <= soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o;
	soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r <= soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o;
	soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r <= soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o;
	if (soc_hdmi_in0_s6datacapture1_reset_lateness) begin
		soc_hdmi_in0_s6datacapture1_lateness <= 8'd128;
	end else begin
		if (((((~soc_hdmi_in0_s6datacapture1_delay_master_busy) & (~soc_hdmi_in0_s6datacapture1_delay_slave_busy)) & (~soc_hdmi_in0_s6datacapture1_too_late)) & (~soc_hdmi_in0_s6datacapture1_too_early))) begin
			if ((soc_hdmi_in0_s6datacapture1_pd_valid & soc_hdmi_in0_s6datacapture1_pd_incdec)) begin
				soc_hdmi_in0_s6datacapture1_lateness <= (soc_hdmi_in0_s6datacapture1_lateness - 1'd1);
			end
			if ((soc_hdmi_in0_s6datacapture1_pd_valid & (~soc_hdmi_in0_s6datacapture1_pd_incdec))) begin
				soc_hdmi_in0_s6datacapture1_lateness <= (soc_hdmi_in0_s6datacapture1_lateness + 1'd1);
			end
		end
	end
	soc_hdmi_in0_s6datacapture1_delay_master_done_i <= 1'd0;
	if ((~soc_hdmi_in0_s6datacapture1_delay_master_pending)) begin
		if ((soc_hdmi_in0_s6datacapture1_delay_master_cal | soc_hdmi_in0_s6datacapture1_delay_ce)) begin
			soc_hdmi_in0_s6datacapture1_delay_master_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in0_s6datacapture1_delay_master_busy)) begin
			soc_hdmi_in0_s6datacapture1_delay_master_done_i <= 1'd1;
			soc_hdmi_in0_s6datacapture1_delay_master_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture1_delay_slave_done_i <= 1'd0;
	if ((~soc_hdmi_in0_s6datacapture1_delay_slave_pending)) begin
		if ((soc_hdmi_in0_s6datacapture1_delay_slave_cal | soc_hdmi_in0_s6datacapture1_delay_ce)) begin
			soc_hdmi_in0_s6datacapture1_delay_slave_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in0_s6datacapture1_delay_slave_busy)) begin
			soc_hdmi_in0_s6datacapture1_delay_slave_done_i <= 1'd1;
			soc_hdmi_in0_s6datacapture1_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture1_dsr <= {soc_hdmi_in0_s6datacapture1_dsr2, soc_hdmi_in0_s6datacapture1_dsr[9:5]};
	if (soc_hdmi_in0_s6datacapture1_delay_master_done_i) begin
		soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i <= (~soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture1_delay_slave_done_i) begin
		soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i <= (~soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i);
	end
	soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r <= soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o;
	soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r <= soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o;
	soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r <= soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o;
	soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r <= soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o;
	soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r <= soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o;
	soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r <= soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o;
	soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r <= soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o;
	if (soc_hdmi_in0_s6datacapture2_reset_lateness) begin
		soc_hdmi_in0_s6datacapture2_lateness <= 8'd128;
	end else begin
		if (((((~soc_hdmi_in0_s6datacapture2_delay_master_busy) & (~soc_hdmi_in0_s6datacapture2_delay_slave_busy)) & (~soc_hdmi_in0_s6datacapture2_too_late)) & (~soc_hdmi_in0_s6datacapture2_too_early))) begin
			if ((soc_hdmi_in0_s6datacapture2_pd_valid & soc_hdmi_in0_s6datacapture2_pd_incdec)) begin
				soc_hdmi_in0_s6datacapture2_lateness <= (soc_hdmi_in0_s6datacapture2_lateness - 1'd1);
			end
			if ((soc_hdmi_in0_s6datacapture2_pd_valid & (~soc_hdmi_in0_s6datacapture2_pd_incdec))) begin
				soc_hdmi_in0_s6datacapture2_lateness <= (soc_hdmi_in0_s6datacapture2_lateness + 1'd1);
			end
		end
	end
	soc_hdmi_in0_s6datacapture2_delay_master_done_i <= 1'd0;
	if ((~soc_hdmi_in0_s6datacapture2_delay_master_pending)) begin
		if ((soc_hdmi_in0_s6datacapture2_delay_master_cal | soc_hdmi_in0_s6datacapture2_delay_ce)) begin
			soc_hdmi_in0_s6datacapture2_delay_master_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in0_s6datacapture2_delay_master_busy)) begin
			soc_hdmi_in0_s6datacapture2_delay_master_done_i <= 1'd1;
			soc_hdmi_in0_s6datacapture2_delay_master_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture2_delay_slave_done_i <= 1'd0;
	if ((~soc_hdmi_in0_s6datacapture2_delay_slave_pending)) begin
		if ((soc_hdmi_in0_s6datacapture2_delay_slave_cal | soc_hdmi_in0_s6datacapture2_delay_ce)) begin
			soc_hdmi_in0_s6datacapture2_delay_slave_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in0_s6datacapture2_delay_slave_busy)) begin
			soc_hdmi_in0_s6datacapture2_delay_slave_done_i <= 1'd1;
			soc_hdmi_in0_s6datacapture2_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture2_dsr <= {soc_hdmi_in0_s6datacapture2_dsr2, soc_hdmi_in0_s6datacapture2_dsr[9:5]};
	if (soc_hdmi_in0_s6datacapture2_delay_master_done_i) begin
		soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i <= (~soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture2_delay_slave_done_i) begin
		soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i <= (~soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i);
	end
	soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r <= soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o;
	soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r <= soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o;
	soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r <= soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o;
	soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r <= soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o;
	soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r <= soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o;
	soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r <= soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o;
	soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r <= soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o;
	if (hdmi_in0_pix2x_rst) begin
		soc_hdmi_in0_s6datacapture0_lateness <= 8'd128;
		soc_hdmi_in0_s6datacapture0_delay_master_done_i <= 1'd0;
		soc_hdmi_in0_s6datacapture0_delay_master_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture0_delay_slave_done_i <= 1'd0;
		soc_hdmi_in0_s6datacapture0_delay_slave_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture0_dsr <= 10'd0;
		soc_hdmi_in0_s6datacapture1_lateness <= 8'd128;
		soc_hdmi_in0_s6datacapture1_delay_master_done_i <= 1'd0;
		soc_hdmi_in0_s6datacapture1_delay_master_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture1_delay_slave_done_i <= 1'd0;
		soc_hdmi_in0_s6datacapture1_delay_slave_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture1_dsr <= 10'd0;
		soc_hdmi_in0_s6datacapture2_lateness <= 8'd128;
		soc_hdmi_in0_s6datacapture2_delay_master_done_i <= 1'd0;
		soc_hdmi_in0_s6datacapture2_delay_master_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture2_delay_slave_done_i <= 1'd0;
		soc_hdmi_in0_s6datacapture2_delay_slave_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture2_dsr <= 10'd0;
	end
	vns_xilinxmultiregimpl6_regs0 <= soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i;
	vns_xilinxmultiregimpl6_regs1 <= vns_xilinxmultiregimpl6_regs0;
	vns_xilinxmultiregimpl7_regs0 <= soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i;
	vns_xilinxmultiregimpl7_regs1 <= vns_xilinxmultiregimpl7_regs0;
	vns_xilinxmultiregimpl8_regs0 <= soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i;
	vns_xilinxmultiregimpl8_regs1 <= vns_xilinxmultiregimpl8_regs0;
	vns_xilinxmultiregimpl9_regs0 <= soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i;
	vns_xilinxmultiregimpl9_regs1 <= vns_xilinxmultiregimpl9_regs0;
	vns_xilinxmultiregimpl10_regs0 <= soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i;
	vns_xilinxmultiregimpl10_regs1 <= vns_xilinxmultiregimpl10_regs0;
	vns_xilinxmultiregimpl11_regs0 <= soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i;
	vns_xilinxmultiregimpl11_regs1 <= vns_xilinxmultiregimpl11_regs0;
	vns_xilinxmultiregimpl13_regs0 <= soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i;
	vns_xilinxmultiregimpl13_regs1 <= vns_xilinxmultiregimpl13_regs0;
	vns_xilinxmultiregimpl19_regs0 <= soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i;
	vns_xilinxmultiregimpl19_regs1 <= vns_xilinxmultiregimpl19_regs0;
	vns_xilinxmultiregimpl20_regs0 <= soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i;
	vns_xilinxmultiregimpl20_regs1 <= vns_xilinxmultiregimpl20_regs0;
	vns_xilinxmultiregimpl21_regs0 <= soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i;
	vns_xilinxmultiregimpl21_regs1 <= vns_xilinxmultiregimpl21_regs0;
	vns_xilinxmultiregimpl22_regs0 <= soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i;
	vns_xilinxmultiregimpl22_regs1 <= vns_xilinxmultiregimpl22_regs0;
	vns_xilinxmultiregimpl23_regs0 <= soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i;
	vns_xilinxmultiregimpl23_regs1 <= vns_xilinxmultiregimpl23_regs0;
	vns_xilinxmultiregimpl24_regs0 <= soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i;
	vns_xilinxmultiregimpl24_regs1 <= vns_xilinxmultiregimpl24_regs0;
	vns_xilinxmultiregimpl26_regs0 <= soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i;
	vns_xilinxmultiregimpl26_regs1 <= vns_xilinxmultiregimpl26_regs0;
	vns_xilinxmultiregimpl32_regs0 <= soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i;
	vns_xilinxmultiregimpl32_regs1 <= vns_xilinxmultiregimpl32_regs0;
	vns_xilinxmultiregimpl33_regs0 <= soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i;
	vns_xilinxmultiregimpl33_regs1 <= vns_xilinxmultiregimpl33_regs0;
	vns_xilinxmultiregimpl34_regs0 <= soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i;
	vns_xilinxmultiregimpl34_regs1 <= vns_xilinxmultiregimpl34_regs0;
	vns_xilinxmultiregimpl35_regs0 <= soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i;
	vns_xilinxmultiregimpl35_regs1 <= vns_xilinxmultiregimpl35_regs0;
	vns_xilinxmultiregimpl36_regs0 <= soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i;
	vns_xilinxmultiregimpl36_regs1 <= vns_xilinxmultiregimpl36_regs0;
	vns_xilinxmultiregimpl37_regs0 <= soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i;
	vns_xilinxmultiregimpl37_regs1 <= vns_xilinxmultiregimpl37_regs0;
	vns_xilinxmultiregimpl39_regs0 <= soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i;
	vns_xilinxmultiregimpl39_regs1 <= vns_xilinxmultiregimpl39_regs0;
end

always @(posedge hdmi_in0_pix_o_clk) begin
	soc_hdmi_in0_syncpol_c0 <= soc_hdmi_in0_syncpol_data_in0_raw;
	soc_hdmi_in0_syncpol_c1 <= soc_hdmi_in0_syncpol_data_in1_raw;
	soc_hdmi_in0_syncpol_c2 <= soc_hdmi_in0_syncpol_data_in2_raw;
	if (hdmi_in0_pix_o_rst) begin
		soc_hdmi_in0_syncpol_c0 <= 10'd0;
		soc_hdmi_in0_syncpol_c1 <= 10'd0;
		soc_hdmi_in0_syncpol_c2 <= 10'd0;
	end
end

always @(posedge hdmi_in1_pix_clk) begin
	soc_hdmi_in1_s6datacapture0_d <= soc_hdmi_in1_s6datacapture0_dsr;
	soc_hdmi_in1_charsync0_raw_data1 <= soc_hdmi_in1_charsync0_raw_data;
	soc_hdmi_in1_charsync0_found_control <= 1'd0;
	if (((((soc_hdmi_in1_charsync0_raw[9:0] == 10'd852) | (soc_hdmi_in1_charsync0_raw[9:0] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[9:0] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[9:0] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 1'd0;
	end
	if (((((soc_hdmi_in1_charsync0_raw[10:1] == 10'd852) | (soc_hdmi_in1_charsync0_raw[10:1] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[10:1] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[10:1] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 1'd1;
	end
	if (((((soc_hdmi_in1_charsync0_raw[11:2] == 10'd852) | (soc_hdmi_in1_charsync0_raw[11:2] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[11:2] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[11:2] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 2'd2;
	end
	if (((((soc_hdmi_in1_charsync0_raw[12:3] == 10'd852) | (soc_hdmi_in1_charsync0_raw[12:3] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[12:3] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[12:3] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 2'd3;
	end
	if (((((soc_hdmi_in1_charsync0_raw[13:4] == 10'd852) | (soc_hdmi_in1_charsync0_raw[13:4] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[13:4] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[13:4] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 3'd4;
	end
	if (((((soc_hdmi_in1_charsync0_raw[14:5] == 10'd852) | (soc_hdmi_in1_charsync0_raw[14:5] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[14:5] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[14:5] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 3'd5;
	end
	if (((((soc_hdmi_in1_charsync0_raw[15:6] == 10'd852) | (soc_hdmi_in1_charsync0_raw[15:6] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[15:6] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[15:6] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 3'd6;
	end
	if (((((soc_hdmi_in1_charsync0_raw[16:7] == 10'd852) | (soc_hdmi_in1_charsync0_raw[16:7] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[16:7] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[16:7] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 3'd7;
	end
	if (((((soc_hdmi_in1_charsync0_raw[17:8] == 10'd852) | (soc_hdmi_in1_charsync0_raw[17:8] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[17:8] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[17:8] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 4'd8;
	end
	if (((((soc_hdmi_in1_charsync0_raw[18:9] == 10'd852) | (soc_hdmi_in1_charsync0_raw[18:9] == 8'd171)) | (soc_hdmi_in1_charsync0_raw[18:9] == 9'd340)) | (soc_hdmi_in1_charsync0_raw[18:9] == 10'd683))) begin
		soc_hdmi_in1_charsync0_found_control <= 1'd1;
		soc_hdmi_in1_charsync0_control_position <= 4'd9;
	end
	if ((soc_hdmi_in1_charsync0_found_control & (soc_hdmi_in1_charsync0_control_position == soc_hdmi_in1_charsync0_previous_control_position))) begin
		if ((soc_hdmi_in1_charsync0_control_counter == 3'd7)) begin
			soc_hdmi_in1_charsync0_control_counter <= 1'd0;
			soc_hdmi_in1_charsync0_synced <= 1'd1;
			soc_hdmi_in1_charsync0_word_sel <= soc_hdmi_in1_charsync0_control_position;
		end else begin
			soc_hdmi_in1_charsync0_control_counter <= (soc_hdmi_in1_charsync0_control_counter + 1'd1);
		end
	end else begin
		soc_hdmi_in1_charsync0_control_counter <= 1'd0;
	end
	soc_hdmi_in1_charsync0_previous_control_position <= soc_hdmi_in1_charsync0_control_position;
	soc_hdmi_in1_charsync0_data <= (soc_hdmi_in1_charsync0_raw >>> soc_hdmi_in1_charsync0_word_sel);
	soc_hdmi_in1_wer0_data_r <= soc_hdmi_in1_wer0_data[8:0];
	soc_hdmi_in1_wer0_transition_count <= (((((((soc_hdmi_in1_wer0_transitions[0] + soc_hdmi_in1_wer0_transitions[1]) + soc_hdmi_in1_wer0_transitions[2]) + soc_hdmi_in1_wer0_transitions[3]) + soc_hdmi_in1_wer0_transitions[4]) + soc_hdmi_in1_wer0_transitions[5]) + soc_hdmi_in1_wer0_transitions[6]) + soc_hdmi_in1_wer0_transitions[7]);
	soc_hdmi_in1_wer0_is_control <= ((((soc_hdmi_in1_wer0_data_r == 10'd852) | (soc_hdmi_in1_wer0_data_r == 8'd171)) | (soc_hdmi_in1_wer0_data_r == 9'd340)) | (soc_hdmi_in1_wer0_data_r == 10'd683));
	soc_hdmi_in1_wer0_is_error <= ((soc_hdmi_in1_wer0_transition_count > 3'd4) & (~soc_hdmi_in1_wer0_is_control));
	{soc_hdmi_in1_wer0_period_done, soc_hdmi_in1_wer0_period_counter} <= (soc_hdmi_in1_wer0_period_counter + 1'd1);
	soc_hdmi_in1_wer0_wer_counter_r_updated <= soc_hdmi_in1_wer0_period_done;
	if (soc_hdmi_in1_wer0_period_done) begin
		soc_hdmi_in1_wer0_wer_counter_r <= soc_hdmi_in1_wer0_wer_counter;
		soc_hdmi_in1_wer0_wer_counter <= 1'd0;
	end else begin
		if (soc_hdmi_in1_wer0_is_error) begin
			soc_hdmi_in1_wer0_wer_counter <= (soc_hdmi_in1_wer0_wer_counter + 1'd1);
		end
	end
	if (soc_hdmi_in1_wer0_i) begin
		soc_hdmi_in1_wer0_toggle_i <= (~soc_hdmi_in1_wer0_toggle_i);
	end
	soc_hdmi_in1_decoding0_output_de <= 1'd1;
	if ((soc_hdmi_in1_decoding0_input == 10'd852)) begin
		soc_hdmi_in1_decoding0_output_de <= 1'd0;
		soc_hdmi_in1_decoding0_output_c <= 1'd0;
	end
	if ((soc_hdmi_in1_decoding0_input == 8'd171)) begin
		soc_hdmi_in1_decoding0_output_de <= 1'd0;
		soc_hdmi_in1_decoding0_output_c <= 1'd1;
	end
	if ((soc_hdmi_in1_decoding0_input == 9'd340)) begin
		soc_hdmi_in1_decoding0_output_de <= 1'd0;
		soc_hdmi_in1_decoding0_output_c <= 2'd2;
	end
	if ((soc_hdmi_in1_decoding0_input == 10'd683)) begin
		soc_hdmi_in1_decoding0_output_de <= 1'd0;
		soc_hdmi_in1_decoding0_output_c <= 2'd3;
	end
	soc_hdmi_in1_decoding0_output_raw <= soc_hdmi_in1_decoding0_input;
	soc_hdmi_in1_decoding0_output_d[0] <= (soc_hdmi_in1_decoding0_input[0] ^ soc_hdmi_in1_decoding0_input[9]);
	soc_hdmi_in1_decoding0_output_d[1] <= ((soc_hdmi_in1_decoding0_input[1] ^ soc_hdmi_in1_decoding0_input[0]) ^ (~soc_hdmi_in1_decoding0_input[8]));
	soc_hdmi_in1_decoding0_output_d[2] <= ((soc_hdmi_in1_decoding0_input[2] ^ soc_hdmi_in1_decoding0_input[1]) ^ (~soc_hdmi_in1_decoding0_input[8]));
	soc_hdmi_in1_decoding0_output_d[3] <= ((soc_hdmi_in1_decoding0_input[3] ^ soc_hdmi_in1_decoding0_input[2]) ^ (~soc_hdmi_in1_decoding0_input[8]));
	soc_hdmi_in1_decoding0_output_d[4] <= ((soc_hdmi_in1_decoding0_input[4] ^ soc_hdmi_in1_decoding0_input[3]) ^ (~soc_hdmi_in1_decoding0_input[8]));
	soc_hdmi_in1_decoding0_output_d[5] <= ((soc_hdmi_in1_decoding0_input[5] ^ soc_hdmi_in1_decoding0_input[4]) ^ (~soc_hdmi_in1_decoding0_input[8]));
	soc_hdmi_in1_decoding0_output_d[6] <= ((soc_hdmi_in1_decoding0_input[6] ^ soc_hdmi_in1_decoding0_input[5]) ^ (~soc_hdmi_in1_decoding0_input[8]));
	soc_hdmi_in1_decoding0_output_d[7] <= ((soc_hdmi_in1_decoding0_input[7] ^ soc_hdmi_in1_decoding0_input[6]) ^ (~soc_hdmi_in1_decoding0_input[8]));
	soc_hdmi_in1_decoding0_valid_o <= soc_hdmi_in1_decoding0_valid_i;
	soc_hdmi_in1_s6datacapture1_d <= soc_hdmi_in1_s6datacapture1_dsr;
	soc_hdmi_in1_charsync1_raw_data1 <= soc_hdmi_in1_charsync1_raw_data;
	soc_hdmi_in1_charsync1_found_control <= 1'd0;
	if (((((soc_hdmi_in1_charsync1_raw[9:0] == 10'd852) | (soc_hdmi_in1_charsync1_raw[9:0] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[9:0] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[9:0] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 1'd0;
	end
	if (((((soc_hdmi_in1_charsync1_raw[10:1] == 10'd852) | (soc_hdmi_in1_charsync1_raw[10:1] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[10:1] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[10:1] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 1'd1;
	end
	if (((((soc_hdmi_in1_charsync1_raw[11:2] == 10'd852) | (soc_hdmi_in1_charsync1_raw[11:2] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[11:2] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[11:2] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 2'd2;
	end
	if (((((soc_hdmi_in1_charsync1_raw[12:3] == 10'd852) | (soc_hdmi_in1_charsync1_raw[12:3] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[12:3] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[12:3] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 2'd3;
	end
	if (((((soc_hdmi_in1_charsync1_raw[13:4] == 10'd852) | (soc_hdmi_in1_charsync1_raw[13:4] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[13:4] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[13:4] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 3'd4;
	end
	if (((((soc_hdmi_in1_charsync1_raw[14:5] == 10'd852) | (soc_hdmi_in1_charsync1_raw[14:5] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[14:5] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[14:5] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 3'd5;
	end
	if (((((soc_hdmi_in1_charsync1_raw[15:6] == 10'd852) | (soc_hdmi_in1_charsync1_raw[15:6] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[15:6] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[15:6] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 3'd6;
	end
	if (((((soc_hdmi_in1_charsync1_raw[16:7] == 10'd852) | (soc_hdmi_in1_charsync1_raw[16:7] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[16:7] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[16:7] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 3'd7;
	end
	if (((((soc_hdmi_in1_charsync1_raw[17:8] == 10'd852) | (soc_hdmi_in1_charsync1_raw[17:8] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[17:8] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[17:8] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 4'd8;
	end
	if (((((soc_hdmi_in1_charsync1_raw[18:9] == 10'd852) | (soc_hdmi_in1_charsync1_raw[18:9] == 8'd171)) | (soc_hdmi_in1_charsync1_raw[18:9] == 9'd340)) | (soc_hdmi_in1_charsync1_raw[18:9] == 10'd683))) begin
		soc_hdmi_in1_charsync1_found_control <= 1'd1;
		soc_hdmi_in1_charsync1_control_position <= 4'd9;
	end
	if ((soc_hdmi_in1_charsync1_found_control & (soc_hdmi_in1_charsync1_control_position == soc_hdmi_in1_charsync1_previous_control_position))) begin
		if ((soc_hdmi_in1_charsync1_control_counter == 3'd7)) begin
			soc_hdmi_in1_charsync1_control_counter <= 1'd0;
			soc_hdmi_in1_charsync1_synced <= 1'd1;
			soc_hdmi_in1_charsync1_word_sel <= soc_hdmi_in1_charsync1_control_position;
		end else begin
			soc_hdmi_in1_charsync1_control_counter <= (soc_hdmi_in1_charsync1_control_counter + 1'd1);
		end
	end else begin
		soc_hdmi_in1_charsync1_control_counter <= 1'd0;
	end
	soc_hdmi_in1_charsync1_previous_control_position <= soc_hdmi_in1_charsync1_control_position;
	soc_hdmi_in1_charsync1_data <= (soc_hdmi_in1_charsync1_raw >>> soc_hdmi_in1_charsync1_word_sel);
	soc_hdmi_in1_wer1_data_r <= soc_hdmi_in1_wer1_data[8:0];
	soc_hdmi_in1_wer1_transition_count <= (((((((soc_hdmi_in1_wer1_transitions[0] + soc_hdmi_in1_wer1_transitions[1]) + soc_hdmi_in1_wer1_transitions[2]) + soc_hdmi_in1_wer1_transitions[3]) + soc_hdmi_in1_wer1_transitions[4]) + soc_hdmi_in1_wer1_transitions[5]) + soc_hdmi_in1_wer1_transitions[6]) + soc_hdmi_in1_wer1_transitions[7]);
	soc_hdmi_in1_wer1_is_control <= ((((soc_hdmi_in1_wer1_data_r == 10'd852) | (soc_hdmi_in1_wer1_data_r == 8'd171)) | (soc_hdmi_in1_wer1_data_r == 9'd340)) | (soc_hdmi_in1_wer1_data_r == 10'd683));
	soc_hdmi_in1_wer1_is_error <= ((soc_hdmi_in1_wer1_transition_count > 3'd4) & (~soc_hdmi_in1_wer1_is_control));
	{soc_hdmi_in1_wer1_period_done, soc_hdmi_in1_wer1_period_counter} <= (soc_hdmi_in1_wer1_period_counter + 1'd1);
	soc_hdmi_in1_wer1_wer_counter_r_updated <= soc_hdmi_in1_wer1_period_done;
	if (soc_hdmi_in1_wer1_period_done) begin
		soc_hdmi_in1_wer1_wer_counter_r <= soc_hdmi_in1_wer1_wer_counter;
		soc_hdmi_in1_wer1_wer_counter <= 1'd0;
	end else begin
		if (soc_hdmi_in1_wer1_is_error) begin
			soc_hdmi_in1_wer1_wer_counter <= (soc_hdmi_in1_wer1_wer_counter + 1'd1);
		end
	end
	if (soc_hdmi_in1_wer1_i) begin
		soc_hdmi_in1_wer1_toggle_i <= (~soc_hdmi_in1_wer1_toggle_i);
	end
	soc_hdmi_in1_decoding1_output_de <= 1'd1;
	if ((soc_hdmi_in1_decoding1_input == 10'd852)) begin
		soc_hdmi_in1_decoding1_output_de <= 1'd0;
		soc_hdmi_in1_decoding1_output_c <= 1'd0;
	end
	if ((soc_hdmi_in1_decoding1_input == 8'd171)) begin
		soc_hdmi_in1_decoding1_output_de <= 1'd0;
		soc_hdmi_in1_decoding1_output_c <= 1'd1;
	end
	if ((soc_hdmi_in1_decoding1_input == 9'd340)) begin
		soc_hdmi_in1_decoding1_output_de <= 1'd0;
		soc_hdmi_in1_decoding1_output_c <= 2'd2;
	end
	if ((soc_hdmi_in1_decoding1_input == 10'd683)) begin
		soc_hdmi_in1_decoding1_output_de <= 1'd0;
		soc_hdmi_in1_decoding1_output_c <= 2'd3;
	end
	soc_hdmi_in1_decoding1_output_raw <= soc_hdmi_in1_decoding1_input;
	soc_hdmi_in1_decoding1_output_d[0] <= (soc_hdmi_in1_decoding1_input[0] ^ soc_hdmi_in1_decoding1_input[9]);
	soc_hdmi_in1_decoding1_output_d[1] <= ((soc_hdmi_in1_decoding1_input[1] ^ soc_hdmi_in1_decoding1_input[0]) ^ (~soc_hdmi_in1_decoding1_input[8]));
	soc_hdmi_in1_decoding1_output_d[2] <= ((soc_hdmi_in1_decoding1_input[2] ^ soc_hdmi_in1_decoding1_input[1]) ^ (~soc_hdmi_in1_decoding1_input[8]));
	soc_hdmi_in1_decoding1_output_d[3] <= ((soc_hdmi_in1_decoding1_input[3] ^ soc_hdmi_in1_decoding1_input[2]) ^ (~soc_hdmi_in1_decoding1_input[8]));
	soc_hdmi_in1_decoding1_output_d[4] <= ((soc_hdmi_in1_decoding1_input[4] ^ soc_hdmi_in1_decoding1_input[3]) ^ (~soc_hdmi_in1_decoding1_input[8]));
	soc_hdmi_in1_decoding1_output_d[5] <= ((soc_hdmi_in1_decoding1_input[5] ^ soc_hdmi_in1_decoding1_input[4]) ^ (~soc_hdmi_in1_decoding1_input[8]));
	soc_hdmi_in1_decoding1_output_d[6] <= ((soc_hdmi_in1_decoding1_input[6] ^ soc_hdmi_in1_decoding1_input[5]) ^ (~soc_hdmi_in1_decoding1_input[8]));
	soc_hdmi_in1_decoding1_output_d[7] <= ((soc_hdmi_in1_decoding1_input[7] ^ soc_hdmi_in1_decoding1_input[6]) ^ (~soc_hdmi_in1_decoding1_input[8]));
	soc_hdmi_in1_decoding1_valid_o <= soc_hdmi_in1_decoding1_valid_i;
	soc_hdmi_in1_s6datacapture2_d <= soc_hdmi_in1_s6datacapture2_dsr;
	soc_hdmi_in1_charsync2_raw_data1 <= soc_hdmi_in1_charsync2_raw_data;
	soc_hdmi_in1_charsync2_found_control <= 1'd0;
	if (((((soc_hdmi_in1_charsync2_raw[9:0] == 10'd852) | (soc_hdmi_in1_charsync2_raw[9:0] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[9:0] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[9:0] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 1'd0;
	end
	if (((((soc_hdmi_in1_charsync2_raw[10:1] == 10'd852) | (soc_hdmi_in1_charsync2_raw[10:1] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[10:1] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[10:1] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 1'd1;
	end
	if (((((soc_hdmi_in1_charsync2_raw[11:2] == 10'd852) | (soc_hdmi_in1_charsync2_raw[11:2] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[11:2] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[11:2] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 2'd2;
	end
	if (((((soc_hdmi_in1_charsync2_raw[12:3] == 10'd852) | (soc_hdmi_in1_charsync2_raw[12:3] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[12:3] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[12:3] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 2'd3;
	end
	if (((((soc_hdmi_in1_charsync2_raw[13:4] == 10'd852) | (soc_hdmi_in1_charsync2_raw[13:4] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[13:4] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[13:4] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 3'd4;
	end
	if (((((soc_hdmi_in1_charsync2_raw[14:5] == 10'd852) | (soc_hdmi_in1_charsync2_raw[14:5] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[14:5] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[14:5] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 3'd5;
	end
	if (((((soc_hdmi_in1_charsync2_raw[15:6] == 10'd852) | (soc_hdmi_in1_charsync2_raw[15:6] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[15:6] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[15:6] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 3'd6;
	end
	if (((((soc_hdmi_in1_charsync2_raw[16:7] == 10'd852) | (soc_hdmi_in1_charsync2_raw[16:7] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[16:7] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[16:7] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 3'd7;
	end
	if (((((soc_hdmi_in1_charsync2_raw[17:8] == 10'd852) | (soc_hdmi_in1_charsync2_raw[17:8] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[17:8] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[17:8] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 4'd8;
	end
	if (((((soc_hdmi_in1_charsync2_raw[18:9] == 10'd852) | (soc_hdmi_in1_charsync2_raw[18:9] == 8'd171)) | (soc_hdmi_in1_charsync2_raw[18:9] == 9'd340)) | (soc_hdmi_in1_charsync2_raw[18:9] == 10'd683))) begin
		soc_hdmi_in1_charsync2_found_control <= 1'd1;
		soc_hdmi_in1_charsync2_control_position <= 4'd9;
	end
	if ((soc_hdmi_in1_charsync2_found_control & (soc_hdmi_in1_charsync2_control_position == soc_hdmi_in1_charsync2_previous_control_position))) begin
		if ((soc_hdmi_in1_charsync2_control_counter == 3'd7)) begin
			soc_hdmi_in1_charsync2_control_counter <= 1'd0;
			soc_hdmi_in1_charsync2_synced <= 1'd1;
			soc_hdmi_in1_charsync2_word_sel <= soc_hdmi_in1_charsync2_control_position;
		end else begin
			soc_hdmi_in1_charsync2_control_counter <= (soc_hdmi_in1_charsync2_control_counter + 1'd1);
		end
	end else begin
		soc_hdmi_in1_charsync2_control_counter <= 1'd0;
	end
	soc_hdmi_in1_charsync2_previous_control_position <= soc_hdmi_in1_charsync2_control_position;
	soc_hdmi_in1_charsync2_data <= (soc_hdmi_in1_charsync2_raw >>> soc_hdmi_in1_charsync2_word_sel);
	soc_hdmi_in1_wer2_data_r <= soc_hdmi_in1_wer2_data[8:0];
	soc_hdmi_in1_wer2_transition_count <= (((((((soc_hdmi_in1_wer2_transitions[0] + soc_hdmi_in1_wer2_transitions[1]) + soc_hdmi_in1_wer2_transitions[2]) + soc_hdmi_in1_wer2_transitions[3]) + soc_hdmi_in1_wer2_transitions[4]) + soc_hdmi_in1_wer2_transitions[5]) + soc_hdmi_in1_wer2_transitions[6]) + soc_hdmi_in1_wer2_transitions[7]);
	soc_hdmi_in1_wer2_is_control <= ((((soc_hdmi_in1_wer2_data_r == 10'd852) | (soc_hdmi_in1_wer2_data_r == 8'd171)) | (soc_hdmi_in1_wer2_data_r == 9'd340)) | (soc_hdmi_in1_wer2_data_r == 10'd683));
	soc_hdmi_in1_wer2_is_error <= ((soc_hdmi_in1_wer2_transition_count > 3'd4) & (~soc_hdmi_in1_wer2_is_control));
	{soc_hdmi_in1_wer2_period_done, soc_hdmi_in1_wer2_period_counter} <= (soc_hdmi_in1_wer2_period_counter + 1'd1);
	soc_hdmi_in1_wer2_wer_counter_r_updated <= soc_hdmi_in1_wer2_period_done;
	if (soc_hdmi_in1_wer2_period_done) begin
		soc_hdmi_in1_wer2_wer_counter_r <= soc_hdmi_in1_wer2_wer_counter;
		soc_hdmi_in1_wer2_wer_counter <= 1'd0;
	end else begin
		if (soc_hdmi_in1_wer2_is_error) begin
			soc_hdmi_in1_wer2_wer_counter <= (soc_hdmi_in1_wer2_wer_counter + 1'd1);
		end
	end
	if (soc_hdmi_in1_wer2_i) begin
		soc_hdmi_in1_wer2_toggle_i <= (~soc_hdmi_in1_wer2_toggle_i);
	end
	soc_hdmi_in1_decoding2_output_de <= 1'd1;
	if ((soc_hdmi_in1_decoding2_input == 10'd852)) begin
		soc_hdmi_in1_decoding2_output_de <= 1'd0;
		soc_hdmi_in1_decoding2_output_c <= 1'd0;
	end
	if ((soc_hdmi_in1_decoding2_input == 8'd171)) begin
		soc_hdmi_in1_decoding2_output_de <= 1'd0;
		soc_hdmi_in1_decoding2_output_c <= 1'd1;
	end
	if ((soc_hdmi_in1_decoding2_input == 9'd340)) begin
		soc_hdmi_in1_decoding2_output_de <= 1'd0;
		soc_hdmi_in1_decoding2_output_c <= 2'd2;
	end
	if ((soc_hdmi_in1_decoding2_input == 10'd683)) begin
		soc_hdmi_in1_decoding2_output_de <= 1'd0;
		soc_hdmi_in1_decoding2_output_c <= 2'd3;
	end
	soc_hdmi_in1_decoding2_output_raw <= soc_hdmi_in1_decoding2_input;
	soc_hdmi_in1_decoding2_output_d[0] <= (soc_hdmi_in1_decoding2_input[0] ^ soc_hdmi_in1_decoding2_input[9]);
	soc_hdmi_in1_decoding2_output_d[1] <= ((soc_hdmi_in1_decoding2_input[1] ^ soc_hdmi_in1_decoding2_input[0]) ^ (~soc_hdmi_in1_decoding2_input[8]));
	soc_hdmi_in1_decoding2_output_d[2] <= ((soc_hdmi_in1_decoding2_input[2] ^ soc_hdmi_in1_decoding2_input[1]) ^ (~soc_hdmi_in1_decoding2_input[8]));
	soc_hdmi_in1_decoding2_output_d[3] <= ((soc_hdmi_in1_decoding2_input[3] ^ soc_hdmi_in1_decoding2_input[2]) ^ (~soc_hdmi_in1_decoding2_input[8]));
	soc_hdmi_in1_decoding2_output_d[4] <= ((soc_hdmi_in1_decoding2_input[4] ^ soc_hdmi_in1_decoding2_input[3]) ^ (~soc_hdmi_in1_decoding2_input[8]));
	soc_hdmi_in1_decoding2_output_d[5] <= ((soc_hdmi_in1_decoding2_input[5] ^ soc_hdmi_in1_decoding2_input[4]) ^ (~soc_hdmi_in1_decoding2_input[8]));
	soc_hdmi_in1_decoding2_output_d[6] <= ((soc_hdmi_in1_decoding2_input[6] ^ soc_hdmi_in1_decoding2_input[5]) ^ (~soc_hdmi_in1_decoding2_input[8]));
	soc_hdmi_in1_decoding2_output_d[7] <= ((soc_hdmi_in1_decoding2_input[7] ^ soc_hdmi_in1_decoding2_input[6]) ^ (~soc_hdmi_in1_decoding2_input[8]));
	soc_hdmi_in1_decoding2_valid_o <= soc_hdmi_in1_decoding2_valid_i;
	if ((~soc_hdmi_in1_chansync_valid_i)) begin
		soc_hdmi_in1_chansync_chan_synced <= 1'd0;
	end else begin
		if (soc_hdmi_in1_chansync_some_control) begin
			if (soc_hdmi_in1_chansync_all_control) begin
				soc_hdmi_in1_chansync_chan_synced <= 1'd1;
			end else begin
				soc_hdmi_in1_chansync_chan_synced <= 1'd0;
			end
		end
	end
	soc_hdmi_in1_chansync_syncbuffer0_produce <= (soc_hdmi_in1_chansync_syncbuffer0_produce + 1'd1);
	if (soc_hdmi_in1_chansync_syncbuffer0_re) begin
		soc_hdmi_in1_chansync_syncbuffer0_consume <= (soc_hdmi_in1_chansync_syncbuffer0_consume + 1'd1);
	end
	soc_hdmi_in1_chansync_syncbuffer1_produce <= (soc_hdmi_in1_chansync_syncbuffer1_produce + 1'd1);
	if (soc_hdmi_in1_chansync_syncbuffer1_re) begin
		soc_hdmi_in1_chansync_syncbuffer1_consume <= (soc_hdmi_in1_chansync_syncbuffer1_consume + 1'd1);
	end
	soc_hdmi_in1_chansync_syncbuffer2_produce <= (soc_hdmi_in1_chansync_syncbuffer2_produce + 1'd1);
	if (soc_hdmi_in1_chansync_syncbuffer2_re) begin
		soc_hdmi_in1_chansync_syncbuffer2_consume <= (soc_hdmi_in1_chansync_syncbuffer2_consume + 1'd1);
	end
	soc_hdmi_in1_syncpol_valid_o <= soc_hdmi_in1_syncpol_valid_i;
	soc_hdmi_in1_syncpol_r <= soc_hdmi_in1_syncpol_data_in2_d;
	soc_hdmi_in1_syncpol_g <= soc_hdmi_in1_syncpol_data_in1_d;
	soc_hdmi_in1_syncpol_b <= soc_hdmi_in1_syncpol_data_in0_d;
	soc_hdmi_in1_syncpol_de_r <= soc_hdmi_in1_syncpol_data_in0_de;
	if (soc_hdmi_in1_syncpol_de_rising) begin
		soc_hdmi_in1_syncpol_c_polarity <= soc_hdmi_in1_syncpol_data_in0_c;
		soc_hdmi_in1_syncpol_c_out <= 1'd0;
	end else begin
		soc_hdmi_in1_syncpol_c_out <= (soc_hdmi_in1_syncpol_data_in0_c ^ soc_hdmi_in1_syncpol_c_polarity);
	end
	soc_hdmi_in1_resdetection_de_r <= soc_hdmi_in1_resdetection_de;
	if ((soc_hdmi_in1_resdetection_valid_i & soc_hdmi_in1_resdetection_de)) begin
		soc_hdmi_in1_resdetection_hcounter <= (soc_hdmi_in1_resdetection_hcounter + 1'd1);
	end else begin
		soc_hdmi_in1_resdetection_hcounter <= 1'd0;
	end
	if (soc_hdmi_in1_resdetection_valid_i) begin
		if (soc_hdmi_in1_resdetection_pn_de) begin
			soc_hdmi_in1_resdetection_hcounter_st <= soc_hdmi_in1_resdetection_hcounter;
		end
	end else begin
		soc_hdmi_in1_resdetection_hcounter_st <= 1'd0;
	end
	soc_hdmi_in1_resdetection_vsync_r <= soc_hdmi_in1_resdetection_vsync;
	if ((soc_hdmi_in1_resdetection_valid_i & soc_hdmi_in1_resdetection_p_vsync)) begin
		soc_hdmi_in1_resdetection_vcounter <= 1'd0;
	end else begin
		if (soc_hdmi_in1_resdetection_pn_de) begin
			soc_hdmi_in1_resdetection_vcounter <= (soc_hdmi_in1_resdetection_vcounter + 1'd1);
		end
	end
	if (soc_hdmi_in1_resdetection_valid_i) begin
		if (soc_hdmi_in1_resdetection_p_vsync) begin
			soc_hdmi_in1_resdetection_vcounter_st <= soc_hdmi_in1_resdetection_vcounter;
		end
	end else begin
		soc_hdmi_in1_resdetection_vcounter_st <= 1'd0;
	end
	soc_hdmi_in1_frame_vsync_r <= soc_hdmi_in1_frame_vsync;
	soc_hdmi_in1_frame_de_r <= soc_hdmi_in1_frame_de;
	soc_hdmi_in1_frame_next_de0 <= soc_hdmi_in1_frame_de;
	soc_hdmi_in1_frame_next_vsync0 <= soc_hdmi_in1_frame_vsync;
	soc_hdmi_in1_frame_next_de1 <= soc_hdmi_in1_frame_next_de0;
	soc_hdmi_in1_frame_next_vsync1 <= soc_hdmi_in1_frame_next_vsync0;
	soc_hdmi_in1_frame_next_de2 <= soc_hdmi_in1_frame_next_de1;
	soc_hdmi_in1_frame_next_vsync2 <= soc_hdmi_in1_frame_next_vsync1;
	soc_hdmi_in1_frame_next_de3 <= soc_hdmi_in1_frame_next_de2;
	soc_hdmi_in1_frame_next_vsync3 <= soc_hdmi_in1_frame_next_vsync2;
	soc_hdmi_in1_frame_next_de4 <= soc_hdmi_in1_frame_next_de3;
	soc_hdmi_in1_frame_next_vsync4 <= soc_hdmi_in1_frame_next_vsync3;
	soc_hdmi_in1_frame_next_de5 <= soc_hdmi_in1_frame_next_de4;
	soc_hdmi_in1_frame_next_vsync5 <= soc_hdmi_in1_frame_next_vsync4;
	soc_hdmi_in1_frame_next_de6 <= soc_hdmi_in1_frame_next_de5;
	soc_hdmi_in1_frame_next_vsync6 <= soc_hdmi_in1_frame_next_vsync5;
	soc_hdmi_in1_frame_next_de7 <= soc_hdmi_in1_frame_next_de6;
	soc_hdmi_in1_frame_next_vsync7 <= soc_hdmi_in1_frame_next_vsync6;
	soc_hdmi_in1_frame_next_de8 <= soc_hdmi_in1_frame_next_de7;
	soc_hdmi_in1_frame_next_vsync8 <= soc_hdmi_in1_frame_next_vsync7;
	soc_hdmi_in1_frame_next_de9 <= soc_hdmi_in1_frame_next_de8;
	soc_hdmi_in1_frame_next_vsync9 <= soc_hdmi_in1_frame_next_vsync8;
	soc_hdmi_in1_frame_next_de10 <= soc_hdmi_in1_frame_next_de9;
	soc_hdmi_in1_frame_next_vsync10 <= soc_hdmi_in1_frame_next_vsync9;
	soc_hdmi_in1_frame_cur_word_valid <= 1'd0;
	if (soc_hdmi_in1_frame_new_frame) begin
		soc_hdmi_in1_frame_cur_word_valid <= (soc_hdmi_in1_frame_pack_counter == 2'd3);
		soc_hdmi_in1_frame_pack_counter <= 1'd0;
	end else begin
		if ((soc_hdmi_in1_frame_chroma_downsampler_source_valid & soc_hdmi_in1_frame_next_de10)) begin
			if ((soc_hdmi_in1_frame_pack_counter == 2'd3)) begin
				soc_hdmi_in1_frame_cur_word[15:0] <= soc_hdmi_in1_frame_encoded_pixel;
			end
			if ((soc_hdmi_in1_frame_pack_counter == 2'd2)) begin
				soc_hdmi_in1_frame_cur_word[31:16] <= soc_hdmi_in1_frame_encoded_pixel;
			end
			if ((soc_hdmi_in1_frame_pack_counter == 1'd1)) begin
				soc_hdmi_in1_frame_cur_word[47:32] <= soc_hdmi_in1_frame_encoded_pixel;
			end
			if ((soc_hdmi_in1_frame_pack_counter == 1'd0)) begin
				soc_hdmi_in1_frame_cur_word[63:48] <= soc_hdmi_in1_frame_encoded_pixel;
			end
			soc_hdmi_in1_frame_cur_word_valid <= (soc_hdmi_in1_frame_pack_counter == 2'd3);
			soc_hdmi_in1_frame_pack_counter <= (soc_hdmi_in1_frame_pack_counter + 1'd1);
		end
	end
	if (soc_hdmi_in1_frame_new_frame) begin
		soc_hdmi_in1_frame_fifo_sink_payload_sof <= 1'd1;
	end else begin
		if (soc_hdmi_in1_frame_cur_word_valid) begin
			soc_hdmi_in1_frame_fifo_sink_payload_sof <= 1'd0;
		end
	end
	if ((soc_hdmi_in1_frame_fifo_sink_valid & (~soc_hdmi_in1_frame_fifo_sink_ready))) begin
		soc_hdmi_in1_frame_pix_overflow <= 1'd1;
	end else begin
		if (soc_hdmi_in1_frame_pix_overflow_reset) begin
			soc_hdmi_in1_frame_pix_overflow <= 1'd0;
		end
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n0 <= soc_hdmi_in1_frame_rgb2ycbcr_sink_valid;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n1 <= soc_hdmi_in1_frame_rgb2ycbcr_valid_n0;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n2 <= soc_hdmi_in1_frame_rgb2ycbcr_valid_n1;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n3 <= soc_hdmi_in1_frame_rgb2ycbcr_valid_n2;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n4 <= soc_hdmi_in1_frame_rgb2ycbcr_valid_n3;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n5 <= soc_hdmi_in1_frame_rgb2ycbcr_valid_n4;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n6 <= soc_hdmi_in1_frame_rgb2ycbcr_valid_n5;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n7 <= soc_hdmi_in1_frame_rgb2ycbcr_valid_n6;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n0 <= (soc_hdmi_in1_frame_rgb2ycbcr_sink_valid & soc_hdmi_in1_frame_rgb2ycbcr_sink_first);
		soc_hdmi_in1_frame_rgb2ycbcr_last_n0 <= (soc_hdmi_in1_frame_rgb2ycbcr_sink_valid & soc_hdmi_in1_frame_rgb2ycbcr_sink_last);
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n1 <= soc_hdmi_in1_frame_rgb2ycbcr_first_n0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n1 <= soc_hdmi_in1_frame_rgb2ycbcr_last_n0;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n2 <= soc_hdmi_in1_frame_rgb2ycbcr_first_n1;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n2 <= soc_hdmi_in1_frame_rgb2ycbcr_last_n1;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n3 <= soc_hdmi_in1_frame_rgb2ycbcr_first_n2;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n3 <= soc_hdmi_in1_frame_rgb2ycbcr_last_n2;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n4 <= soc_hdmi_in1_frame_rgb2ycbcr_first_n3;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n4 <= soc_hdmi_in1_frame_rgb2ycbcr_last_n3;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n5 <= soc_hdmi_in1_frame_rgb2ycbcr_first_n4;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n5 <= soc_hdmi_in1_frame_rgb2ycbcr_last_n4;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n6 <= soc_hdmi_in1_frame_rgb2ycbcr_first_n5;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n6 <= soc_hdmi_in1_frame_rgb2ycbcr_last_n5;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_pipe_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_first_n7 <= soc_hdmi_in1_frame_rgb2ycbcr_first_n6;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n7 <= soc_hdmi_in1_frame_rgb2ycbcr_last_n6;
	end
	if (soc_hdmi_in1_frame_rgb2ycbcr_ce) begin
		soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_sink_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_sink_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_sink_b;
		soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b;
		soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b;
		soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b;
		soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b;
		soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_b;
		soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_b;
		soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r <= soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_r;
		soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_g <= soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_g;
		soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_b <= soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_b;
		soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g <= (soc_hdmi_in1_frame_rgb2ycbcr_sink_r - soc_hdmi_in1_frame_rgb2ycbcr_sink_g);
		soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g <= (soc_hdmi_in1_frame_rgb2ycbcr_sink_b - soc_hdmi_in1_frame_rgb2ycbcr_sink_g);
		soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg <= (soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g * $signed({1'd0, 6'd46}));
		soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg <= (soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g * $signed({1'd0, 4'd15}));
		soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg <= (soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg + soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg);
		soc_hdmi_in1_frame_rgb2ycbcr_yraw <= (soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg[24:8] + $signed({1'd0, soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g}));
		soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw <= ($signed({1'd0, soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b}) - soc_hdmi_in1_frame_rgb2ycbcr_yraw);
		soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw <= ($signed({1'd0, soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r}) - soc_hdmi_in1_frame_rgb2ycbcr_yraw);
		soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0 <= soc_hdmi_in1_frame_rgb2ycbcr_yraw;
		soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw <= (soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw * $signed({1'd0, 8'd141}));
		soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw <= (soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw * $signed({1'd0, 8'd166}));
		soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1 <= soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0;
		soc_hdmi_in1_frame_rgb2ycbcr_y <= (soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1 + $signed({1'd0, 5'd16}));
		soc_hdmi_in1_frame_rgb2ycbcr_cb <= (soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19:8] + $signed({1'd0, 8'd128}));
		soc_hdmi_in1_frame_rgb2ycbcr_cr <= (soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19:8] + $signed({1'd0, 8'd128}));
		if ((soc_hdmi_in1_frame_rgb2ycbcr_y > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_in1_frame_rgb2ycbcr_source_y <= 8'd255;
		end else begin
			if ((soc_hdmi_in1_frame_rgb2ycbcr_y < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_in1_frame_rgb2ycbcr_source_y <= 1'd0;
			end else begin
				soc_hdmi_in1_frame_rgb2ycbcr_source_y <= soc_hdmi_in1_frame_rgb2ycbcr_y;
			end
		end
		if ((soc_hdmi_in1_frame_rgb2ycbcr_cb > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_in1_frame_rgb2ycbcr_source_cb <= 8'd255;
		end else begin
			if ((soc_hdmi_in1_frame_rgb2ycbcr_cb < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_in1_frame_rgb2ycbcr_source_cb <= 1'd0;
			end else begin
				soc_hdmi_in1_frame_rgb2ycbcr_source_cb <= soc_hdmi_in1_frame_rgb2ycbcr_cb;
			end
		end
		if ((soc_hdmi_in1_frame_rgb2ycbcr_cr > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_in1_frame_rgb2ycbcr_source_cr <= 8'd255;
		end else begin
			if ((soc_hdmi_in1_frame_rgb2ycbcr_cr < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_in1_frame_rgb2ycbcr_source_cr <= 1'd0;
			end else begin
				soc_hdmi_in1_frame_rgb2ycbcr_source_cr <= soc_hdmi_in1_frame_rgb2ycbcr_cr;
			end
		end
	end
	if (soc_hdmi_in1_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in1_frame_chroma_downsampler_valid_n0 <= soc_hdmi_in1_frame_chroma_downsampler_sink_valid;
	end
	if (soc_hdmi_in1_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in1_frame_chroma_downsampler_valid_n1 <= soc_hdmi_in1_frame_chroma_downsampler_valid_n0;
	end
	if (soc_hdmi_in1_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in1_frame_chroma_downsampler_valid_n2 <= soc_hdmi_in1_frame_chroma_downsampler_valid_n1;
	end
	if (soc_hdmi_in1_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in1_frame_chroma_downsampler_first_n0 <= (soc_hdmi_in1_frame_chroma_downsampler_sink_valid & soc_hdmi_in1_frame_chroma_downsampler_sink_first);
		soc_hdmi_in1_frame_chroma_downsampler_last_n0 <= (soc_hdmi_in1_frame_chroma_downsampler_sink_valid & soc_hdmi_in1_frame_chroma_downsampler_sink_last);
	end
	if (soc_hdmi_in1_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in1_frame_chroma_downsampler_first_n1 <= soc_hdmi_in1_frame_chroma_downsampler_first_n0;
		soc_hdmi_in1_frame_chroma_downsampler_last_n1 <= soc_hdmi_in1_frame_chroma_downsampler_last_n0;
	end
	if (soc_hdmi_in1_frame_chroma_downsampler_pipe_ce) begin
		soc_hdmi_in1_frame_chroma_downsampler_first_n2 <= soc_hdmi_in1_frame_chroma_downsampler_first_n1;
		soc_hdmi_in1_frame_chroma_downsampler_last_n2 <= soc_hdmi_in1_frame_chroma_downsampler_last_n1;
	end
	if (soc_hdmi_in1_frame_chroma_downsampler_ce) begin
		soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y <= soc_hdmi_in1_frame_chroma_downsampler_sink_y;
		soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb <= soc_hdmi_in1_frame_chroma_downsampler_sink_cb;
		soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr <= soc_hdmi_in1_frame_chroma_downsampler_sink_cr;
		soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y <= soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y;
		soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cb <= soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb;
		soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cr <= soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr;
		soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_y <= soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y;
		soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_cb <= soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cb;
		soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_cr <= soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cr;
		if ((soc_hdmi_in1_frame_chroma_downsampler_first | (~soc_hdmi_in1_frame_chroma_downsampler_parity))) begin
			soc_hdmi_in1_frame_chroma_downsampler_parity <= 1'd1;
		end else begin
			soc_hdmi_in1_frame_chroma_downsampler_parity <= 1'd0;
		end
		if (soc_hdmi_in1_frame_chroma_downsampler_parity) begin
			soc_hdmi_in1_frame_chroma_downsampler_cb_sum <= (soc_hdmi_in1_frame_chroma_downsampler_sink_cb + soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb);
			soc_hdmi_in1_frame_chroma_downsampler_cr_sum <= (soc_hdmi_in1_frame_chroma_downsampler_sink_cr + soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr);
		end
		if (soc_hdmi_in1_frame_chroma_downsampler_parity) begin
			soc_hdmi_in1_frame_chroma_downsampler_source_y <= soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y;
			soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr <= soc_hdmi_in1_frame_chroma_downsampler_cr_mean;
		end else begin
			soc_hdmi_in1_frame_chroma_downsampler_source_y <= soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y;
			soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr <= soc_hdmi_in1_frame_chroma_downsampler_cb_mean;
		end
	end
	soc_hdmi_in1_frame_fifo_graycounter0_q_binary <= soc_hdmi_in1_frame_fifo_graycounter0_q_next_binary;
	soc_hdmi_in1_frame_fifo_graycounter0_q <= soc_hdmi_in1_frame_fifo_graycounter0_q_next;
	soc_hdmi_in1_frame_overflow_reset_toggle_o_r <= soc_hdmi_in1_frame_overflow_reset_toggle_o;
	if (soc_hdmi_in1_frame_overflow_reset_ack_i) begin
		soc_hdmi_in1_frame_overflow_reset_ack_toggle_i <= (~soc_hdmi_in1_frame_overflow_reset_ack_toggle_i);
	end
	if (hdmi_in1_pix_rst) begin
		soc_hdmi_in1_s6datacapture0_d <= 10'd0;
		soc_hdmi_in1_charsync0_synced <= 1'd0;
		soc_hdmi_in1_charsync0_data <= 10'd0;
		soc_hdmi_in1_charsync0_raw_data1 <= 10'd0;
		soc_hdmi_in1_charsync0_found_control <= 1'd0;
		soc_hdmi_in1_charsync0_control_position <= 4'd0;
		soc_hdmi_in1_charsync0_control_counter <= 3'd0;
		soc_hdmi_in1_charsync0_previous_control_position <= 4'd0;
		soc_hdmi_in1_charsync0_word_sel <= 4'd0;
		soc_hdmi_in1_wer0_data_r <= 9'd0;
		soc_hdmi_in1_wer0_transition_count <= 4'd0;
		soc_hdmi_in1_wer0_is_control <= 1'd0;
		soc_hdmi_in1_wer0_is_error <= 1'd0;
		soc_hdmi_in1_wer0_period_counter <= 24'd0;
		soc_hdmi_in1_wer0_period_done <= 1'd0;
		soc_hdmi_in1_wer0_wer_counter <= 24'd0;
		soc_hdmi_in1_wer0_wer_counter_r <= 24'd0;
		soc_hdmi_in1_wer0_wer_counter_r_updated <= 1'd0;
		soc_hdmi_in1_decoding0_valid_o <= 1'd0;
		soc_hdmi_in1_decoding0_output_raw <= 10'd0;
		soc_hdmi_in1_decoding0_output_d <= 8'd0;
		soc_hdmi_in1_decoding0_output_c <= 2'd0;
		soc_hdmi_in1_decoding0_output_de <= 1'd0;
		soc_hdmi_in1_s6datacapture1_d <= 10'd0;
		soc_hdmi_in1_charsync1_synced <= 1'd0;
		soc_hdmi_in1_charsync1_data <= 10'd0;
		soc_hdmi_in1_charsync1_raw_data1 <= 10'd0;
		soc_hdmi_in1_charsync1_found_control <= 1'd0;
		soc_hdmi_in1_charsync1_control_position <= 4'd0;
		soc_hdmi_in1_charsync1_control_counter <= 3'd0;
		soc_hdmi_in1_charsync1_previous_control_position <= 4'd0;
		soc_hdmi_in1_charsync1_word_sel <= 4'd0;
		soc_hdmi_in1_wer1_data_r <= 9'd0;
		soc_hdmi_in1_wer1_transition_count <= 4'd0;
		soc_hdmi_in1_wer1_is_control <= 1'd0;
		soc_hdmi_in1_wer1_is_error <= 1'd0;
		soc_hdmi_in1_wer1_period_counter <= 24'd0;
		soc_hdmi_in1_wer1_period_done <= 1'd0;
		soc_hdmi_in1_wer1_wer_counter <= 24'd0;
		soc_hdmi_in1_wer1_wer_counter_r <= 24'd0;
		soc_hdmi_in1_wer1_wer_counter_r_updated <= 1'd0;
		soc_hdmi_in1_decoding1_valid_o <= 1'd0;
		soc_hdmi_in1_decoding1_output_raw <= 10'd0;
		soc_hdmi_in1_decoding1_output_d <= 8'd0;
		soc_hdmi_in1_decoding1_output_c <= 2'd0;
		soc_hdmi_in1_decoding1_output_de <= 1'd0;
		soc_hdmi_in1_s6datacapture2_d <= 10'd0;
		soc_hdmi_in1_charsync2_synced <= 1'd0;
		soc_hdmi_in1_charsync2_data <= 10'd0;
		soc_hdmi_in1_charsync2_raw_data1 <= 10'd0;
		soc_hdmi_in1_charsync2_found_control <= 1'd0;
		soc_hdmi_in1_charsync2_control_position <= 4'd0;
		soc_hdmi_in1_charsync2_control_counter <= 3'd0;
		soc_hdmi_in1_charsync2_previous_control_position <= 4'd0;
		soc_hdmi_in1_charsync2_word_sel <= 4'd0;
		soc_hdmi_in1_wer2_data_r <= 9'd0;
		soc_hdmi_in1_wer2_transition_count <= 4'd0;
		soc_hdmi_in1_wer2_is_control <= 1'd0;
		soc_hdmi_in1_wer2_is_error <= 1'd0;
		soc_hdmi_in1_wer2_period_counter <= 24'd0;
		soc_hdmi_in1_wer2_period_done <= 1'd0;
		soc_hdmi_in1_wer2_wer_counter <= 24'd0;
		soc_hdmi_in1_wer2_wer_counter_r <= 24'd0;
		soc_hdmi_in1_wer2_wer_counter_r_updated <= 1'd0;
		soc_hdmi_in1_decoding2_valid_o <= 1'd0;
		soc_hdmi_in1_decoding2_output_raw <= 10'd0;
		soc_hdmi_in1_decoding2_output_d <= 8'd0;
		soc_hdmi_in1_decoding2_output_c <= 2'd0;
		soc_hdmi_in1_decoding2_output_de <= 1'd0;
		soc_hdmi_in1_chansync_chan_synced <= 1'd0;
		soc_hdmi_in1_chansync_syncbuffer0_produce <= 3'd0;
		soc_hdmi_in1_chansync_syncbuffer0_consume <= 3'd0;
		soc_hdmi_in1_chansync_syncbuffer1_produce <= 3'd0;
		soc_hdmi_in1_chansync_syncbuffer1_consume <= 3'd0;
		soc_hdmi_in1_chansync_syncbuffer2_produce <= 3'd0;
		soc_hdmi_in1_chansync_syncbuffer2_consume <= 3'd0;
		soc_hdmi_in1_syncpol_valid_o <= 1'd0;
		soc_hdmi_in1_syncpol_r <= 8'd0;
		soc_hdmi_in1_syncpol_g <= 8'd0;
		soc_hdmi_in1_syncpol_b <= 8'd0;
		soc_hdmi_in1_syncpol_de_r <= 1'd0;
		soc_hdmi_in1_syncpol_c_polarity <= 2'd0;
		soc_hdmi_in1_syncpol_c_out <= 2'd0;
		soc_hdmi_in1_resdetection_de_r <= 1'd0;
		soc_hdmi_in1_resdetection_hcounter <= 11'd0;
		soc_hdmi_in1_resdetection_hcounter_st <= 11'd0;
		soc_hdmi_in1_resdetection_vsync_r <= 1'd0;
		soc_hdmi_in1_resdetection_vcounter <= 11'd0;
		soc_hdmi_in1_resdetection_vcounter_st <= 11'd0;
		soc_hdmi_in1_frame_vsync_r <= 1'd0;
		soc_hdmi_in1_frame_de_r <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_source_y <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_source_cb <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_source_cr <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record4_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record5_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record6_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_g <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_b <= 8'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g <= 9'sd512;
		soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g <= 9'sd512;
		soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg <= 17'sd131072;
		soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg <= 17'sd131072;
		soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg <= 25'sd33554432;
		soc_hdmi_in1_frame_rgb2ycbcr_yraw <= 11'sd2048;
		soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw <= 12'sd4096;
		soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw <= 12'sd4096;
		soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0 <= 11'sd2048;
		soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw <= 20'sd1048576;
		soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw <= 20'sd1048576;
		soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1 <= 11'sd2048;
		soc_hdmi_in1_frame_rgb2ycbcr_y <= 11'sd2048;
		soc_hdmi_in1_frame_rgb2ycbcr_cb <= 12'sd4096;
		soc_hdmi_in1_frame_rgb2ycbcr_cr <= 12'sd4096;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n0 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n1 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n2 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n3 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n4 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n5 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n6 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_valid_n7 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n0 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n0 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n1 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n1 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n2 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n2 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n3 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n3 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n4 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n4 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n5 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n5 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n6 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n6 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_first_n7 <= 1'd0;
		soc_hdmi_in1_frame_rgb2ycbcr_last_n7 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_source_y <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cb <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_cr <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_y <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_cb <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_record2_ycbcr_n_cr <= 8'd0;
		soc_hdmi_in1_frame_chroma_downsampler_parity <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_cb_sum <= 9'd0;
		soc_hdmi_in1_frame_chroma_downsampler_cr_sum <= 9'd0;
		soc_hdmi_in1_frame_chroma_downsampler_valid_n0 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_valid_n1 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_valid_n2 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_first_n0 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_last_n0 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_first_n1 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_last_n1 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_first_n2 <= 1'd0;
		soc_hdmi_in1_frame_chroma_downsampler_last_n2 <= 1'd0;
		soc_hdmi_in1_frame_next_de0 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync0 <= 1'd0;
		soc_hdmi_in1_frame_next_de1 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync1 <= 1'd0;
		soc_hdmi_in1_frame_next_de2 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync2 <= 1'd0;
		soc_hdmi_in1_frame_next_de3 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync3 <= 1'd0;
		soc_hdmi_in1_frame_next_de4 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync4 <= 1'd0;
		soc_hdmi_in1_frame_next_de5 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync5 <= 1'd0;
		soc_hdmi_in1_frame_next_de6 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync6 <= 1'd0;
		soc_hdmi_in1_frame_next_de7 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync7 <= 1'd0;
		soc_hdmi_in1_frame_next_de8 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync8 <= 1'd0;
		soc_hdmi_in1_frame_next_de9 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync9 <= 1'd0;
		soc_hdmi_in1_frame_next_de10 <= 1'd0;
		soc_hdmi_in1_frame_next_vsync10 <= 1'd0;
		soc_hdmi_in1_frame_cur_word <= 64'd0;
		soc_hdmi_in1_frame_cur_word_valid <= 1'd0;
		soc_hdmi_in1_frame_pack_counter <= 2'd0;
		soc_hdmi_in1_frame_fifo_sink_payload_sof <= 1'd0;
		soc_hdmi_in1_frame_fifo_graycounter0_q <= 10'd0;
		soc_hdmi_in1_frame_fifo_graycounter0_q_binary <= 10'd0;
		soc_hdmi_in1_frame_pix_overflow <= 1'd0;
	end
	vns_xilinxmultiregimpl97_regs0 <= soc_hdmi_in1_frame_fifo_graycounter1_q;
	vns_xilinxmultiregimpl97_regs1 <= vns_xilinxmultiregimpl97_regs0;
	vns_xilinxmultiregimpl99_regs0 <= soc_hdmi_in1_frame_overflow_reset_toggle_i;
	vns_xilinxmultiregimpl99_regs1 <= vns_xilinxmultiregimpl99_regs0;
end

always @(posedge hdmi_in1_pix2x_clk) begin
	if (soc_hdmi_in1_s6datacapture0_reset_lateness) begin
		soc_hdmi_in1_s6datacapture0_lateness <= 8'd128;
	end else begin
		if (((((~soc_hdmi_in1_s6datacapture0_delay_master_busy) & (~soc_hdmi_in1_s6datacapture0_delay_slave_busy)) & (~soc_hdmi_in1_s6datacapture0_too_late)) & (~soc_hdmi_in1_s6datacapture0_too_early))) begin
			if ((soc_hdmi_in1_s6datacapture0_pd_valid & soc_hdmi_in1_s6datacapture0_pd_incdec)) begin
				soc_hdmi_in1_s6datacapture0_lateness <= (soc_hdmi_in1_s6datacapture0_lateness - 1'd1);
			end
			if ((soc_hdmi_in1_s6datacapture0_pd_valid & (~soc_hdmi_in1_s6datacapture0_pd_incdec))) begin
				soc_hdmi_in1_s6datacapture0_lateness <= (soc_hdmi_in1_s6datacapture0_lateness + 1'd1);
			end
		end
	end
	soc_hdmi_in1_s6datacapture0_delay_master_done_i <= 1'd0;
	if ((~soc_hdmi_in1_s6datacapture0_delay_master_pending)) begin
		if ((soc_hdmi_in1_s6datacapture0_delay_master_cal | soc_hdmi_in1_s6datacapture0_delay_ce)) begin
			soc_hdmi_in1_s6datacapture0_delay_master_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in1_s6datacapture0_delay_master_busy)) begin
			soc_hdmi_in1_s6datacapture0_delay_master_done_i <= 1'd1;
			soc_hdmi_in1_s6datacapture0_delay_master_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture0_delay_slave_done_i <= 1'd0;
	if ((~soc_hdmi_in1_s6datacapture0_delay_slave_pending)) begin
		if ((soc_hdmi_in1_s6datacapture0_delay_slave_cal | soc_hdmi_in1_s6datacapture0_delay_ce)) begin
			soc_hdmi_in1_s6datacapture0_delay_slave_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in1_s6datacapture0_delay_slave_busy)) begin
			soc_hdmi_in1_s6datacapture0_delay_slave_done_i <= 1'd1;
			soc_hdmi_in1_s6datacapture0_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture0_dsr <= {soc_hdmi_in1_s6datacapture0_dsr2, soc_hdmi_in1_s6datacapture0_dsr[9:5]};
	if (soc_hdmi_in1_s6datacapture0_delay_master_done_i) begin
		soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i <= (~soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture0_delay_slave_done_i) begin
		soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i <= (~soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i);
	end
	soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r <= soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o;
	soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r <= soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o;
	soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r <= soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o;
	soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r <= soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o;
	soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r <= soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o;
	soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r <= soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o;
	soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r <= soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o;
	if (soc_hdmi_in1_s6datacapture1_reset_lateness) begin
		soc_hdmi_in1_s6datacapture1_lateness <= 8'd128;
	end else begin
		if (((((~soc_hdmi_in1_s6datacapture1_delay_master_busy) & (~soc_hdmi_in1_s6datacapture1_delay_slave_busy)) & (~soc_hdmi_in1_s6datacapture1_too_late)) & (~soc_hdmi_in1_s6datacapture1_too_early))) begin
			if ((soc_hdmi_in1_s6datacapture1_pd_valid & soc_hdmi_in1_s6datacapture1_pd_incdec)) begin
				soc_hdmi_in1_s6datacapture1_lateness <= (soc_hdmi_in1_s6datacapture1_lateness - 1'd1);
			end
			if ((soc_hdmi_in1_s6datacapture1_pd_valid & (~soc_hdmi_in1_s6datacapture1_pd_incdec))) begin
				soc_hdmi_in1_s6datacapture1_lateness <= (soc_hdmi_in1_s6datacapture1_lateness + 1'd1);
			end
		end
	end
	soc_hdmi_in1_s6datacapture1_delay_master_done_i <= 1'd0;
	if ((~soc_hdmi_in1_s6datacapture1_delay_master_pending)) begin
		if ((soc_hdmi_in1_s6datacapture1_delay_master_cal | soc_hdmi_in1_s6datacapture1_delay_ce)) begin
			soc_hdmi_in1_s6datacapture1_delay_master_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in1_s6datacapture1_delay_master_busy)) begin
			soc_hdmi_in1_s6datacapture1_delay_master_done_i <= 1'd1;
			soc_hdmi_in1_s6datacapture1_delay_master_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture1_delay_slave_done_i <= 1'd0;
	if ((~soc_hdmi_in1_s6datacapture1_delay_slave_pending)) begin
		if ((soc_hdmi_in1_s6datacapture1_delay_slave_cal | soc_hdmi_in1_s6datacapture1_delay_ce)) begin
			soc_hdmi_in1_s6datacapture1_delay_slave_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in1_s6datacapture1_delay_slave_busy)) begin
			soc_hdmi_in1_s6datacapture1_delay_slave_done_i <= 1'd1;
			soc_hdmi_in1_s6datacapture1_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture1_dsr <= {soc_hdmi_in1_s6datacapture1_dsr2, soc_hdmi_in1_s6datacapture1_dsr[9:5]};
	if (soc_hdmi_in1_s6datacapture1_delay_master_done_i) begin
		soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i <= (~soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture1_delay_slave_done_i) begin
		soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i <= (~soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i);
	end
	soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r <= soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o;
	soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r <= soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o;
	soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r <= soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o;
	soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r <= soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o;
	soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r <= soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o;
	soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r <= soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o;
	soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r <= soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o;
	if (soc_hdmi_in1_s6datacapture2_reset_lateness) begin
		soc_hdmi_in1_s6datacapture2_lateness <= 8'd128;
	end else begin
		if (((((~soc_hdmi_in1_s6datacapture2_delay_master_busy) & (~soc_hdmi_in1_s6datacapture2_delay_slave_busy)) & (~soc_hdmi_in1_s6datacapture2_too_late)) & (~soc_hdmi_in1_s6datacapture2_too_early))) begin
			if ((soc_hdmi_in1_s6datacapture2_pd_valid & soc_hdmi_in1_s6datacapture2_pd_incdec)) begin
				soc_hdmi_in1_s6datacapture2_lateness <= (soc_hdmi_in1_s6datacapture2_lateness - 1'd1);
			end
			if ((soc_hdmi_in1_s6datacapture2_pd_valid & (~soc_hdmi_in1_s6datacapture2_pd_incdec))) begin
				soc_hdmi_in1_s6datacapture2_lateness <= (soc_hdmi_in1_s6datacapture2_lateness + 1'd1);
			end
		end
	end
	soc_hdmi_in1_s6datacapture2_delay_master_done_i <= 1'd0;
	if ((~soc_hdmi_in1_s6datacapture2_delay_master_pending)) begin
		if ((soc_hdmi_in1_s6datacapture2_delay_master_cal | soc_hdmi_in1_s6datacapture2_delay_ce)) begin
			soc_hdmi_in1_s6datacapture2_delay_master_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in1_s6datacapture2_delay_master_busy)) begin
			soc_hdmi_in1_s6datacapture2_delay_master_done_i <= 1'd1;
			soc_hdmi_in1_s6datacapture2_delay_master_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture2_delay_slave_done_i <= 1'd0;
	if ((~soc_hdmi_in1_s6datacapture2_delay_slave_pending)) begin
		if ((soc_hdmi_in1_s6datacapture2_delay_slave_cal | soc_hdmi_in1_s6datacapture2_delay_ce)) begin
			soc_hdmi_in1_s6datacapture2_delay_slave_pending <= 1'd1;
		end
	end else begin
		if ((~soc_hdmi_in1_s6datacapture2_delay_slave_busy)) begin
			soc_hdmi_in1_s6datacapture2_delay_slave_done_i <= 1'd1;
			soc_hdmi_in1_s6datacapture2_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture2_dsr <= {soc_hdmi_in1_s6datacapture2_dsr2, soc_hdmi_in1_s6datacapture2_dsr[9:5]};
	if (soc_hdmi_in1_s6datacapture2_delay_master_done_i) begin
		soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i <= (~soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture2_delay_slave_done_i) begin
		soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i <= (~soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i);
	end
	soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r <= soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o;
	soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r <= soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o;
	soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r <= soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o;
	soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r <= soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o;
	soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r <= soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o;
	soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r <= soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o;
	soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r <= soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o;
	if (hdmi_in1_pix2x_rst) begin
		soc_hdmi_in1_s6datacapture0_lateness <= 8'd128;
		soc_hdmi_in1_s6datacapture0_delay_master_done_i <= 1'd0;
		soc_hdmi_in1_s6datacapture0_delay_master_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture0_delay_slave_done_i <= 1'd0;
		soc_hdmi_in1_s6datacapture0_delay_slave_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture0_dsr <= 10'd0;
		soc_hdmi_in1_s6datacapture1_lateness <= 8'd128;
		soc_hdmi_in1_s6datacapture1_delay_master_done_i <= 1'd0;
		soc_hdmi_in1_s6datacapture1_delay_master_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture1_delay_slave_done_i <= 1'd0;
		soc_hdmi_in1_s6datacapture1_delay_slave_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture1_dsr <= 10'd0;
		soc_hdmi_in1_s6datacapture2_lateness <= 8'd128;
		soc_hdmi_in1_s6datacapture2_delay_master_done_i <= 1'd0;
		soc_hdmi_in1_s6datacapture2_delay_master_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture2_delay_slave_done_i <= 1'd0;
		soc_hdmi_in1_s6datacapture2_delay_slave_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture2_dsr <= 10'd0;
	end
	vns_xilinxmultiregimpl56_regs0 <= soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i;
	vns_xilinxmultiregimpl56_regs1 <= vns_xilinxmultiregimpl56_regs0;
	vns_xilinxmultiregimpl57_regs0 <= soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i;
	vns_xilinxmultiregimpl57_regs1 <= vns_xilinxmultiregimpl57_regs0;
	vns_xilinxmultiregimpl58_regs0 <= soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i;
	vns_xilinxmultiregimpl58_regs1 <= vns_xilinxmultiregimpl58_regs0;
	vns_xilinxmultiregimpl59_regs0 <= soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i;
	vns_xilinxmultiregimpl59_regs1 <= vns_xilinxmultiregimpl59_regs0;
	vns_xilinxmultiregimpl60_regs0 <= soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i;
	vns_xilinxmultiregimpl60_regs1 <= vns_xilinxmultiregimpl60_regs0;
	vns_xilinxmultiregimpl61_regs0 <= soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i;
	vns_xilinxmultiregimpl61_regs1 <= vns_xilinxmultiregimpl61_regs0;
	vns_xilinxmultiregimpl63_regs0 <= soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i;
	vns_xilinxmultiregimpl63_regs1 <= vns_xilinxmultiregimpl63_regs0;
	vns_xilinxmultiregimpl69_regs0 <= soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i;
	vns_xilinxmultiregimpl69_regs1 <= vns_xilinxmultiregimpl69_regs0;
	vns_xilinxmultiregimpl70_regs0 <= soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i;
	vns_xilinxmultiregimpl70_regs1 <= vns_xilinxmultiregimpl70_regs0;
	vns_xilinxmultiregimpl71_regs0 <= soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i;
	vns_xilinxmultiregimpl71_regs1 <= vns_xilinxmultiregimpl71_regs0;
	vns_xilinxmultiregimpl72_regs0 <= soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i;
	vns_xilinxmultiregimpl72_regs1 <= vns_xilinxmultiregimpl72_regs0;
	vns_xilinxmultiregimpl73_regs0 <= soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i;
	vns_xilinxmultiregimpl73_regs1 <= vns_xilinxmultiregimpl73_regs0;
	vns_xilinxmultiregimpl74_regs0 <= soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i;
	vns_xilinxmultiregimpl74_regs1 <= vns_xilinxmultiregimpl74_regs0;
	vns_xilinxmultiregimpl76_regs0 <= soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i;
	vns_xilinxmultiregimpl76_regs1 <= vns_xilinxmultiregimpl76_regs0;
	vns_xilinxmultiregimpl82_regs0 <= soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i;
	vns_xilinxmultiregimpl82_regs1 <= vns_xilinxmultiregimpl82_regs0;
	vns_xilinxmultiregimpl83_regs0 <= soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i;
	vns_xilinxmultiregimpl83_regs1 <= vns_xilinxmultiregimpl83_regs0;
	vns_xilinxmultiregimpl84_regs0 <= soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i;
	vns_xilinxmultiregimpl84_regs1 <= vns_xilinxmultiregimpl84_regs0;
	vns_xilinxmultiregimpl85_regs0 <= soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i;
	vns_xilinxmultiregimpl85_regs1 <= vns_xilinxmultiregimpl85_regs0;
	vns_xilinxmultiregimpl86_regs0 <= soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i;
	vns_xilinxmultiregimpl86_regs1 <= vns_xilinxmultiregimpl86_regs0;
	vns_xilinxmultiregimpl87_regs0 <= soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i;
	vns_xilinxmultiregimpl87_regs1 <= vns_xilinxmultiregimpl87_regs0;
	vns_xilinxmultiregimpl89_regs0 <= soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i;
	vns_xilinxmultiregimpl89_regs1 <= vns_xilinxmultiregimpl89_regs0;
end

always @(posedge hdmi_in1_pix_o_clk) begin
	soc_hdmi_in1_syncpol_c0 <= soc_hdmi_in1_syncpol_data_in0_raw;
	soc_hdmi_in1_syncpol_c1 <= soc_hdmi_in1_syncpol_data_in1_raw;
	soc_hdmi_in1_syncpol_c2 <= soc_hdmi_in1_syncpol_data_in2_raw;
	if (hdmi_in1_pix_o_rst) begin
		soc_hdmi_in1_syncpol_c0 <= 10'd0;
		soc_hdmi_in1_syncpol_c1 <= 10'd0;
		soc_hdmi_in1_syncpol_c2 <= 10'd0;
	end
end

always @(posedge hdmi_out0_pix_clk) begin
	soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary <= soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next_binary;
	soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q <= soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_next;
	soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary <= soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next_binary;
	soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q <= soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_next;
	if (soc_litedramnativeportconverter0_counter_ce) begin
		soc_litedramnativeportconverter0_counter <= (soc_litedramnativeportconverter0_counter + 1'd1);
	end
	if ((soc_litedramnativeportconverter0_rdata_converter_source_valid & soc_litedramnativeportconverter0_rdata_converter_source_ready)) begin
		soc_litedramnativeportconverter0_rdata_chunk <= {soc_litedramnativeportconverter0_rdata_chunk[2:0], soc_litedramnativeportconverter0_rdata_chunk[3]};
	end
	if (((soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_we & soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_writable) & (~soc_litedramnativeportconverter0_cmd_buffer_replace))) begin
		soc_litedramnativeportconverter0_cmd_buffer_produce <= (soc_litedramnativeportconverter0_cmd_buffer_produce + 1'd1);
	end
	if (soc_litedramnativeportconverter0_cmd_buffer_do_read) begin
		soc_litedramnativeportconverter0_cmd_buffer_consume <= (soc_litedramnativeportconverter0_cmd_buffer_consume + 1'd1);
	end
	if (((soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_we & soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_writable) & (~soc_litedramnativeportconverter0_cmd_buffer_replace))) begin
		if ((~soc_litedramnativeportconverter0_cmd_buffer_do_read)) begin
			soc_litedramnativeportconverter0_cmd_buffer_level <= (soc_litedramnativeportconverter0_cmd_buffer_level + 1'd1);
		end
	end else begin
		if (soc_litedramnativeportconverter0_cmd_buffer_do_read) begin
			soc_litedramnativeportconverter0_cmd_buffer_level <= (soc_litedramnativeportconverter0_cmd_buffer_level - 1'd1);
		end
	end
	if (soc_litedramnativeportconverter0_rdata_buffer_pipe_ce) begin
		soc_litedramnativeportconverter0_rdata_buffer_valid_n <= soc_litedramnativeportconverter0_rdata_buffer_sink_valid;
	end
	if (soc_litedramnativeportconverter0_rdata_buffer_pipe_ce) begin
		soc_litedramnativeportconverter0_rdata_buffer_first_n <= (soc_litedramnativeportconverter0_rdata_buffer_sink_valid & soc_litedramnativeportconverter0_rdata_buffer_sink_first);
		soc_litedramnativeportconverter0_rdata_buffer_last_n <= (soc_litedramnativeportconverter0_rdata_buffer_sink_valid & soc_litedramnativeportconverter0_rdata_buffer_sink_last);
	end
	if (soc_litedramnativeportconverter0_rdata_buffer_pipe_ce) begin
		soc_litedramnativeportconverter0_rdata_buffer_source_payload_data <= soc_litedramnativeportconverter0_rdata_buffer_sink_payload_data;
	end
	if ((soc_litedramnativeportconverter0_rdata_converter_converter_source_valid & soc_litedramnativeportconverter0_rdata_converter_converter_source_ready)) begin
		if (soc_litedramnativeportconverter0_rdata_converter_converter_last) begin
			soc_litedramnativeportconverter0_rdata_converter_converter_mux <= 1'd0;
		end else begin
			soc_litedramnativeportconverter0_rdata_converter_converter_mux <= (soc_litedramnativeportconverter0_rdata_converter_converter_mux + 1'd1);
		end
	end
	soc_hdmi_out0_de_r <= soc_hdmi_out0_core_source_source_param_de;
	soc_hdmi_out0_core_source_valid_d <= soc_hdmi_out0_core_source_source_valid;
	soc_hdmi_out0_core_source_data_d <= soc_hdmi_out0_core_source_source_payload_data;
	if (soc_hdmi_out0_core_underflow_enable) begin
		if ((~soc_hdmi_out0_core_source_source_valid)) begin
			soc_hdmi_out0_core_underflow_counter <= (soc_hdmi_out0_core_underflow_counter + 1'd1);
		end
	end else begin
		soc_hdmi_out0_core_underflow_counter <= 1'd0;
	end
	if (soc_hdmi_out0_core_underflow_update) begin
		soc_hdmi_out0_core_underflow_counter_status <= soc_hdmi_out0_core_underflow_counter;
	end
	soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary <= soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next_binary;
	soc_hdmi_out0_core_initiator_cdc_graycounter1_q <= soc_hdmi_out0_core_initiator_cdc_graycounter1_q_next;
	if ((~soc_hdmi_out0_core_timinggenerator_sink_valid)) begin
		soc_hdmi_out0_core_timinggenerator_hactive <= 1'd0;
		soc_hdmi_out0_core_timinggenerator_vactive <= 1'd0;
		soc_hdmi_out0_core_timinggenerator_hcounter <= 1'd0;
		soc_hdmi_out0_core_timinggenerator_vcounter <= 1'd0;
	end else begin
		if (soc_hdmi_out0_core_timinggenerator_source_ready) begin
			soc_hdmi_out0_core_timinggenerator_source_last <= 1'd0;
			soc_hdmi_out0_core_timinggenerator_hcounter <= (soc_hdmi_out0_core_timinggenerator_hcounter + 1'd1);
			if ((soc_hdmi_out0_core_timinggenerator_hcounter == 1'd0)) begin
				soc_hdmi_out0_core_timinggenerator_hactive <= 1'd1;
			end
			if ((soc_hdmi_out0_core_timinggenerator_hcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_hres)) begin
				soc_hdmi_out0_core_timinggenerator_hactive <= 1'd0;
			end
			if ((soc_hdmi_out0_core_timinggenerator_hcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start)) begin
				soc_hdmi_out0_core_timinggenerator_source_payload_hsync <= 1'd1;
			end
			if ((soc_hdmi_out0_core_timinggenerator_hcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end)) begin
				soc_hdmi_out0_core_timinggenerator_source_payload_hsync <= 1'd0;
			end
			if ((soc_hdmi_out0_core_timinggenerator_hcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_hscan)) begin
				soc_hdmi_out0_core_timinggenerator_hcounter <= 1'd0;
				if ((soc_hdmi_out0_core_timinggenerator_vcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_vscan)) begin
					soc_hdmi_out0_core_timinggenerator_vcounter <= 1'd0;
					soc_hdmi_out0_core_timinggenerator_source_last <= 1'd1;
				end else begin
					soc_hdmi_out0_core_timinggenerator_vcounter <= (soc_hdmi_out0_core_timinggenerator_vcounter + 1'd1);
				end
			end
			if ((soc_hdmi_out0_core_timinggenerator_vcounter == 1'd0)) begin
				soc_hdmi_out0_core_timinggenerator_vactive <= 1'd1;
			end
			if ((soc_hdmi_out0_core_timinggenerator_vcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_vres)) begin
				soc_hdmi_out0_core_timinggenerator_vactive <= 1'd0;
			end
			if ((soc_hdmi_out0_core_timinggenerator_vcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start)) begin
				soc_hdmi_out0_core_timinggenerator_source_payload_vsync <= 1'd1;
			end
			if ((soc_hdmi_out0_core_timinggenerator_vcounter == soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end)) begin
				soc_hdmi_out0_core_timinggenerator_source_payload_vsync <= 1'd0;
			end
		end
	end
	if (soc_hdmi_out0_core_dmareader_request_issued) begin
		if ((~soc_hdmi_out0_core_dmareader_data_dequeued)) begin
			soc_hdmi_out0_core_dmareader_rsv_level <= (soc_hdmi_out0_core_dmareader_rsv_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out0_core_dmareader_data_dequeued) begin
			soc_hdmi_out0_core_dmareader_rsv_level <= (soc_hdmi_out0_core_dmareader_rsv_level - 1'd1);
		end
	end
	if (soc_hdmi_out0_core_dmareader_fifo_syncfifo_re) begin
		soc_hdmi_out0_core_dmareader_fifo_readable <= 1'd1;
	end else begin
		if (soc_hdmi_out0_core_dmareader_fifo_re) begin
			soc_hdmi_out0_core_dmareader_fifo_readable <= 1'd0;
		end
	end
	if (((soc_hdmi_out0_core_dmareader_fifo_syncfifo_we & soc_hdmi_out0_core_dmareader_fifo_syncfifo_writable) & (~soc_hdmi_out0_core_dmareader_fifo_replace))) begin
		soc_hdmi_out0_core_dmareader_fifo_produce <= (soc_hdmi_out0_core_dmareader_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out0_core_dmareader_fifo_do_read) begin
		soc_hdmi_out0_core_dmareader_fifo_consume <= (soc_hdmi_out0_core_dmareader_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out0_core_dmareader_fifo_syncfifo_we & soc_hdmi_out0_core_dmareader_fifo_syncfifo_writable) & (~soc_hdmi_out0_core_dmareader_fifo_replace))) begin
		if ((~soc_hdmi_out0_core_dmareader_fifo_do_read)) begin
			soc_hdmi_out0_core_dmareader_fifo_level0 <= (soc_hdmi_out0_core_dmareader_fifo_level0 + 1'd1);
		end
	end else begin
		if (soc_hdmi_out0_core_dmareader_fifo_do_read) begin
			soc_hdmi_out0_core_dmareader_fifo_level0 <= (soc_hdmi_out0_core_dmareader_fifo_level0 - 1'd1);
		end
	end
	vns_videoout0_state <= vns_videoout0_next_state;
	if (soc_hdmi_out0_core_dmareader_offset_videoout0_next_value_ce) begin
		soc_hdmi_out0_core_dmareader_offset <= soc_hdmi_out0_core_dmareader_offset_videoout0_next_value;
	end
	soc_hdmi_out0_core_toggle_o_r <= soc_hdmi_out0_core_toggle_o;
	if ((soc_hdmi_out0_resetinserter_sink_sink_valid & soc_hdmi_out0_resetinserter_sink_sink_ready)) begin
		soc_hdmi_out0_resetinserter_parity_in <= (~soc_hdmi_out0_resetinserter_parity_in);
	end
	if ((soc_hdmi_out0_resetinserter_source_source_valid & soc_hdmi_out0_resetinserter_source_source_ready)) begin
		soc_hdmi_out0_resetinserter_parity_out <= (~soc_hdmi_out0_resetinserter_parity_out);
	end
	if (((soc_hdmi_out0_resetinserter_y_fifo_syncfifo_we & soc_hdmi_out0_resetinserter_y_fifo_syncfifo_writable) & (~soc_hdmi_out0_resetinserter_y_fifo_replace))) begin
		soc_hdmi_out0_resetinserter_y_fifo_produce <= (soc_hdmi_out0_resetinserter_y_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out0_resetinserter_y_fifo_do_read) begin
		soc_hdmi_out0_resetinserter_y_fifo_consume <= (soc_hdmi_out0_resetinserter_y_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out0_resetinserter_y_fifo_syncfifo_we & soc_hdmi_out0_resetinserter_y_fifo_syncfifo_writable) & (~soc_hdmi_out0_resetinserter_y_fifo_replace))) begin
		if ((~soc_hdmi_out0_resetinserter_y_fifo_do_read)) begin
			soc_hdmi_out0_resetinserter_y_fifo_level <= (soc_hdmi_out0_resetinserter_y_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out0_resetinserter_y_fifo_do_read) begin
			soc_hdmi_out0_resetinserter_y_fifo_level <= (soc_hdmi_out0_resetinserter_y_fifo_level - 1'd1);
		end
	end
	if (((soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_we & soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_writable) & (~soc_hdmi_out0_resetinserter_cb_fifo_replace))) begin
		soc_hdmi_out0_resetinserter_cb_fifo_produce <= (soc_hdmi_out0_resetinserter_cb_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out0_resetinserter_cb_fifo_do_read) begin
		soc_hdmi_out0_resetinserter_cb_fifo_consume <= (soc_hdmi_out0_resetinserter_cb_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_we & soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_writable) & (~soc_hdmi_out0_resetinserter_cb_fifo_replace))) begin
		if ((~soc_hdmi_out0_resetinserter_cb_fifo_do_read)) begin
			soc_hdmi_out0_resetinserter_cb_fifo_level <= (soc_hdmi_out0_resetinserter_cb_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out0_resetinserter_cb_fifo_do_read) begin
			soc_hdmi_out0_resetinserter_cb_fifo_level <= (soc_hdmi_out0_resetinserter_cb_fifo_level - 1'd1);
		end
	end
	if (((soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_we & soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_writable) & (~soc_hdmi_out0_resetinserter_cr_fifo_replace))) begin
		soc_hdmi_out0_resetinserter_cr_fifo_produce <= (soc_hdmi_out0_resetinserter_cr_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out0_resetinserter_cr_fifo_do_read) begin
		soc_hdmi_out0_resetinserter_cr_fifo_consume <= (soc_hdmi_out0_resetinserter_cr_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_we & soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_writable) & (~soc_hdmi_out0_resetinserter_cr_fifo_replace))) begin
		if ((~soc_hdmi_out0_resetinserter_cr_fifo_do_read)) begin
			soc_hdmi_out0_resetinserter_cr_fifo_level <= (soc_hdmi_out0_resetinserter_cr_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out0_resetinserter_cr_fifo_do_read) begin
			soc_hdmi_out0_resetinserter_cr_fifo_level <= (soc_hdmi_out0_resetinserter_cr_fifo_level - 1'd1);
		end
	end
	if (soc_hdmi_out0_resetinserter_reset) begin
		soc_hdmi_out0_resetinserter_y_fifo_level <= 3'd0;
		soc_hdmi_out0_resetinserter_y_fifo_produce <= 2'd0;
		soc_hdmi_out0_resetinserter_y_fifo_consume <= 2'd0;
		soc_hdmi_out0_resetinserter_cb_fifo_level <= 3'd0;
		soc_hdmi_out0_resetinserter_cb_fifo_produce <= 2'd0;
		soc_hdmi_out0_resetinserter_cb_fifo_consume <= 2'd0;
		soc_hdmi_out0_resetinserter_cr_fifo_level <= 3'd0;
		soc_hdmi_out0_resetinserter_cr_fifo_produce <= 2'd0;
		soc_hdmi_out0_resetinserter_cr_fifo_consume <= 2'd0;
		soc_hdmi_out0_resetinserter_parity_in <= 1'd0;
		soc_hdmi_out0_resetinserter_parity_out <= 1'd0;
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_valid_n0 <= soc_hdmi_out0_sink_valid;
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_valid_n1 <= soc_hdmi_out0_valid_n0;
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_valid_n2 <= soc_hdmi_out0_valid_n1;
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_valid_n3 <= soc_hdmi_out0_valid_n2;
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_first_n0 <= (soc_hdmi_out0_sink_valid & soc_hdmi_out0_sink_first);
		soc_hdmi_out0_last_n0 <= (soc_hdmi_out0_sink_valid & soc_hdmi_out0_sink_last);
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_first_n1 <= soc_hdmi_out0_first_n0;
		soc_hdmi_out0_last_n1 <= soc_hdmi_out0_last_n0;
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_first_n2 <= soc_hdmi_out0_first_n1;
		soc_hdmi_out0_last_n2 <= soc_hdmi_out0_last_n1;
	end
	if (soc_hdmi_out0_pipe_ce) begin
		soc_hdmi_out0_first_n3 <= soc_hdmi_out0_first_n2;
		soc_hdmi_out0_last_n3 <= soc_hdmi_out0_last_n2;
	end
	if (soc_hdmi_out0_ce) begin
		soc_hdmi_out0_record0_ycbcr_n_y <= soc_hdmi_out0_sink_y;
		soc_hdmi_out0_record0_ycbcr_n_cb <= soc_hdmi_out0_sink_cb;
		soc_hdmi_out0_record0_ycbcr_n_cr <= soc_hdmi_out0_sink_cr;
		soc_hdmi_out0_record1_ycbcr_n_y <= soc_hdmi_out0_record0_ycbcr_n_y;
		soc_hdmi_out0_record1_ycbcr_n_cb <= soc_hdmi_out0_record0_ycbcr_n_cb;
		soc_hdmi_out0_record1_ycbcr_n_cr <= soc_hdmi_out0_record0_ycbcr_n_cr;
		soc_hdmi_out0_record2_ycbcr_n_y <= soc_hdmi_out0_record1_ycbcr_n_y;
		soc_hdmi_out0_record2_ycbcr_n_cb <= soc_hdmi_out0_record1_ycbcr_n_cb;
		soc_hdmi_out0_record2_ycbcr_n_cr <= soc_hdmi_out0_record1_ycbcr_n_cr;
		soc_hdmi_out0_record3_ycbcr_n_y <= soc_hdmi_out0_record2_ycbcr_n_y;
		soc_hdmi_out0_record3_ycbcr_n_cb <= soc_hdmi_out0_record2_ycbcr_n_cb;
		soc_hdmi_out0_record3_ycbcr_n_cr <= soc_hdmi_out0_record2_ycbcr_n_cr;
		soc_hdmi_out0_cb_minus_coffset <= (soc_hdmi_out0_sink_cb - 8'd128);
		soc_hdmi_out0_cr_minus_coffset <= (soc_hdmi_out0_sink_cr - 8'd128);
		soc_hdmi_out0_y_minus_yoffset <= (soc_hdmi_out0_record0_ycbcr_n_y - 5'd16);
		soc_hdmi_out0_cr_minus_coffset_mult_acoef <= (soc_hdmi_out0_cr_minus_coffset * $signed({1'd0, 7'd98}));
		soc_hdmi_out0_cb_minus_coffset_mult_bcoef <= (soc_hdmi_out0_cb_minus_coffset * 5'sd23);
		soc_hdmi_out0_cr_minus_coffset_mult_ccoef <= (soc_hdmi_out0_cr_minus_coffset * 6'sd41);
		soc_hdmi_out0_cb_minus_coffset_mult_dcoef <= (soc_hdmi_out0_cb_minus_coffset * $signed({1'd0, 7'd116}));
		soc_hdmi_out0_r <= (soc_hdmi_out0_y_minus_yoffset + soc_hdmi_out0_cr_minus_coffset_mult_acoef[19:6]);
		soc_hdmi_out0_g <= ((soc_hdmi_out0_y_minus_yoffset + soc_hdmi_out0_cb_minus_coffset_mult_bcoef[19:6]) + soc_hdmi_out0_cr_minus_coffset_mult_ccoef[19:6]);
		soc_hdmi_out0_b <= (soc_hdmi_out0_y_minus_yoffset + soc_hdmi_out0_cb_minus_coffset_mult_dcoef[19:6]);
		if ((soc_hdmi_out0_r > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_out0_source_r <= 8'd255;
		end else begin
			if ((soc_hdmi_out0_r < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_out0_source_r <= 1'd0;
			end else begin
				soc_hdmi_out0_source_r <= soc_hdmi_out0_r;
			end
		end
		if ((soc_hdmi_out0_g > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_out0_source_g <= 8'd255;
		end else begin
			if ((soc_hdmi_out0_g < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_out0_source_g <= 1'd0;
			end else begin
				soc_hdmi_out0_source_g <= soc_hdmi_out0_g;
			end
		end
		if ((soc_hdmi_out0_b > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_out0_source_b <= 8'd255;
		end else begin
			if ((soc_hdmi_out0_b < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_out0_source_b <= 1'd0;
			end else begin
				soc_hdmi_out0_source_b <= soc_hdmi_out0_b;
			end
		end
	end
	soc_hdmi_out0_next_s0 <= soc_hdmi_out0_sink_payload_hsync;
	soc_hdmi_out0_next_s1 <= soc_hdmi_out0_next_s0;
	soc_hdmi_out0_next_s2 <= soc_hdmi_out0_next_s1;
	soc_hdmi_out0_next_s3 <= soc_hdmi_out0_next_s2;
	soc_hdmi_out0_next_s4 <= soc_hdmi_out0_next_s3;
	soc_hdmi_out0_next_s5 <= soc_hdmi_out0_next_s4;
	soc_hdmi_out0_next_s6 <= soc_hdmi_out0_sink_payload_vsync;
	soc_hdmi_out0_next_s7 <= soc_hdmi_out0_next_s6;
	soc_hdmi_out0_next_s8 <= soc_hdmi_out0_next_s7;
	soc_hdmi_out0_next_s9 <= soc_hdmi_out0_next_s8;
	soc_hdmi_out0_next_s10 <= soc_hdmi_out0_next_s9;
	soc_hdmi_out0_next_s11 <= soc_hdmi_out0_next_s10;
	soc_hdmi_out0_next_s12 <= soc_hdmi_out0_sink_payload_de;
	soc_hdmi_out0_next_s13 <= soc_hdmi_out0_next_s12;
	soc_hdmi_out0_next_s14 <= soc_hdmi_out0_next_s13;
	soc_hdmi_out0_next_s15 <= soc_hdmi_out0_next_s14;
	soc_hdmi_out0_next_s16 <= soc_hdmi_out0_next_s15;
	soc_hdmi_out0_next_s17 <= soc_hdmi_out0_next_s16;
	soc_hdmi_out0_driver_hdmi_phy_es0_n1d <= (((((((soc_hdmi_out0_driver_hdmi_phy_es0_d0[0] + soc_hdmi_out0_driver_hdmi_phy_es0_d0[1]) + soc_hdmi_out0_driver_hdmi_phy_es0_d0[2]) + soc_hdmi_out0_driver_hdmi_phy_es0_d0[3]) + soc_hdmi_out0_driver_hdmi_phy_es0_d0[4]) + soc_hdmi_out0_driver_hdmi_phy_es0_d0[5]) + soc_hdmi_out0_driver_hdmi_phy_es0_d0[6]) + soc_hdmi_out0_driver_hdmi_phy_es0_d0[7]);
	soc_hdmi_out0_driver_hdmi_phy_es0_d1 <= soc_hdmi_out0_driver_hdmi_phy_es0_d0;
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[0] <= soc_hdmi_out0_driver_hdmi_phy_es0_d1[0];
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[1] <= ((soc_hdmi_out0_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[2] <= ((((soc_hdmi_out0_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[3] <= ((((((soc_hdmi_out0_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[4] <= ((((((((soc_hdmi_out0_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[5] <= ((((((((((soc_hdmi_out0_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[6] <= ((((((((((((soc_hdmi_out0_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[6]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[7] <= ((((((((((((((soc_hdmi_out0_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[6]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es0_d1[7]) ^ soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m[8] <= (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m <= ((((((((~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[0]) + (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[1])) + (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[2])) + (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[3])) + (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[4])) + (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[5])) + (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[6])) + (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m[7]));
	soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m <= (((((((soc_hdmi_out0_driver_hdmi_phy_es0_q_m[0] + soc_hdmi_out0_driver_hdmi_phy_es0_q_m[1]) + soc_hdmi_out0_driver_hdmi_phy_es0_q_m[2]) + soc_hdmi_out0_driver_hdmi_phy_es0_q_m[3]) + soc_hdmi_out0_driver_hdmi_phy_es0_q_m[4]) + soc_hdmi_out0_driver_hdmi_phy_es0_q_m[5]) + soc_hdmi_out0_driver_hdmi_phy_es0_q_m[6]) + soc_hdmi_out0_driver_hdmi_phy_es0_q_m[7]);
	soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r <= soc_hdmi_out0_driver_hdmi_phy_es0_q_m;
	soc_hdmi_out0_driver_hdmi_phy_es0_new_c0 <= soc_hdmi_out0_driver_hdmi_phy_es0_c;
	soc_hdmi_out0_driver_hdmi_phy_es0_new_de0 <= soc_hdmi_out0_driver_hdmi_phy_es0_de;
	soc_hdmi_out0_driver_hdmi_phy_es0_new_c1 <= soc_hdmi_out0_driver_hdmi_phy_es0_new_c0;
	soc_hdmi_out0_driver_hdmi_phy_es0_new_de1 <= soc_hdmi_out0_driver_hdmi_phy_es0_new_de0;
	soc_hdmi_out0_driver_hdmi_phy_es0_new_c2 <= soc_hdmi_out0_driver_hdmi_phy_es0_new_c1;
	soc_hdmi_out0_driver_hdmi_phy_es0_new_de2 <= soc_hdmi_out0_driver_hdmi_phy_es0_new_de1;
	if (soc_hdmi_out0_driver_hdmi_phy_es0_new_de2) begin
		if (((soc_hdmi_out0_driver_hdmi_phy_es0_cnt == $signed({1'd0, 1'd0})) | $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m == soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m)}))) begin
			soc_hdmi_out0_driver_hdmi_phy_es0_out[9] <= (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[8]);
			soc_hdmi_out0_driver_hdmi_phy_es0_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[8];
			if (soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[8]) begin
				soc_hdmi_out0_driver_hdmi_phy_es0_out[7:0] <= soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[7:0];
				soc_hdmi_out0_driver_hdmi_phy_es0_cnt <= ((soc_hdmi_out0_driver_hdmi_phy_es0_cnt + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m}));
			end else begin
				soc_hdmi_out0_driver_hdmi_phy_es0_out[7:0] <= (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[7:0]);
				soc_hdmi_out0_driver_hdmi_phy_es0_cnt <= ((soc_hdmi_out0_driver_hdmi_phy_es0_cnt + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m}));
			end
		end else begin
			if ((((~soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]) & $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m > soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m)})) | (soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5] & $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m > soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m)})))) begin
				soc_hdmi_out0_driver_hdmi_phy_es0_out[9] <= 1'd1;
				soc_hdmi_out0_driver_hdmi_phy_es0_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[8];
				soc_hdmi_out0_driver_hdmi_phy_es0_out[7:0] <= (~soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[7:0]);
				soc_hdmi_out0_driver_hdmi_phy_es0_cnt <= (((soc_hdmi_out0_driver_hdmi_phy_es0_cnt + $signed({1'd0, {soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[8], 1'd0}})) + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m}));
			end else begin
				soc_hdmi_out0_driver_hdmi_phy_es0_out[9] <= 1'd0;
				soc_hdmi_out0_driver_hdmi_phy_es0_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[8];
				soc_hdmi_out0_driver_hdmi_phy_es0_out[7:0] <= soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[7:0];
				soc_hdmi_out0_driver_hdmi_phy_es0_cnt <= (((soc_hdmi_out0_driver_hdmi_phy_es0_cnt - $signed({1'd0, {(~soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r[8]), 1'd0}})) + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m}));
			end
		end
	end else begin
		soc_hdmi_out0_driver_hdmi_phy_es0_out <= vns_sync_f_array_muxed0;
		soc_hdmi_out0_driver_hdmi_phy_es0_cnt <= 1'd0;
	end
	soc_hdmi_out0_driver_hdmi_phy_es1_n1d <= (((((((soc_hdmi_out0_driver_hdmi_phy_es1_d0[0] + soc_hdmi_out0_driver_hdmi_phy_es1_d0[1]) + soc_hdmi_out0_driver_hdmi_phy_es1_d0[2]) + soc_hdmi_out0_driver_hdmi_phy_es1_d0[3]) + soc_hdmi_out0_driver_hdmi_phy_es1_d0[4]) + soc_hdmi_out0_driver_hdmi_phy_es1_d0[5]) + soc_hdmi_out0_driver_hdmi_phy_es1_d0[6]) + soc_hdmi_out0_driver_hdmi_phy_es1_d0[7]);
	soc_hdmi_out0_driver_hdmi_phy_es1_d1 <= soc_hdmi_out0_driver_hdmi_phy_es1_d0;
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[0] <= soc_hdmi_out0_driver_hdmi_phy_es1_d1[0];
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[1] <= ((soc_hdmi_out0_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[2] <= ((((soc_hdmi_out0_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[3] <= ((((((soc_hdmi_out0_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[4] <= ((((((((soc_hdmi_out0_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[5] <= ((((((((((soc_hdmi_out0_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[6] <= ((((((((((((soc_hdmi_out0_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[6]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[7] <= ((((((((((((((soc_hdmi_out0_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[6]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es1_d1[7]) ^ soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m[8] <= (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m <= ((((((((~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[0]) + (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[1])) + (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[2])) + (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[3])) + (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[4])) + (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[5])) + (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[6])) + (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m[7]));
	soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m <= (((((((soc_hdmi_out0_driver_hdmi_phy_es1_q_m[0] + soc_hdmi_out0_driver_hdmi_phy_es1_q_m[1]) + soc_hdmi_out0_driver_hdmi_phy_es1_q_m[2]) + soc_hdmi_out0_driver_hdmi_phy_es1_q_m[3]) + soc_hdmi_out0_driver_hdmi_phy_es1_q_m[4]) + soc_hdmi_out0_driver_hdmi_phy_es1_q_m[5]) + soc_hdmi_out0_driver_hdmi_phy_es1_q_m[6]) + soc_hdmi_out0_driver_hdmi_phy_es1_q_m[7]);
	soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r <= soc_hdmi_out0_driver_hdmi_phy_es1_q_m;
	soc_hdmi_out0_driver_hdmi_phy_es1_new_c0 <= soc_hdmi_out0_driver_hdmi_phy_es1_c;
	soc_hdmi_out0_driver_hdmi_phy_es1_new_de0 <= soc_hdmi_out0_driver_hdmi_phy_es1_de;
	soc_hdmi_out0_driver_hdmi_phy_es1_new_c1 <= soc_hdmi_out0_driver_hdmi_phy_es1_new_c0;
	soc_hdmi_out0_driver_hdmi_phy_es1_new_de1 <= soc_hdmi_out0_driver_hdmi_phy_es1_new_de0;
	soc_hdmi_out0_driver_hdmi_phy_es1_new_c2 <= soc_hdmi_out0_driver_hdmi_phy_es1_new_c1;
	soc_hdmi_out0_driver_hdmi_phy_es1_new_de2 <= soc_hdmi_out0_driver_hdmi_phy_es1_new_de1;
	if (soc_hdmi_out0_driver_hdmi_phy_es1_new_de2) begin
		if (((soc_hdmi_out0_driver_hdmi_phy_es1_cnt == $signed({1'd0, 1'd0})) | $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m == soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m)}))) begin
			soc_hdmi_out0_driver_hdmi_phy_es1_out[9] <= (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[8]);
			soc_hdmi_out0_driver_hdmi_phy_es1_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[8];
			if (soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[8]) begin
				soc_hdmi_out0_driver_hdmi_phy_es1_out[7:0] <= soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[7:0];
				soc_hdmi_out0_driver_hdmi_phy_es1_cnt <= ((soc_hdmi_out0_driver_hdmi_phy_es1_cnt + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m}));
			end else begin
				soc_hdmi_out0_driver_hdmi_phy_es1_out[7:0] <= (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[7:0]);
				soc_hdmi_out0_driver_hdmi_phy_es1_cnt <= ((soc_hdmi_out0_driver_hdmi_phy_es1_cnt + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m}));
			end
		end else begin
			if ((((~soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]) & $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m > soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m)})) | (soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5] & $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m > soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m)})))) begin
				soc_hdmi_out0_driver_hdmi_phy_es1_out[9] <= 1'd1;
				soc_hdmi_out0_driver_hdmi_phy_es1_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[8];
				soc_hdmi_out0_driver_hdmi_phy_es1_out[7:0] <= (~soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[7:0]);
				soc_hdmi_out0_driver_hdmi_phy_es1_cnt <= (((soc_hdmi_out0_driver_hdmi_phy_es1_cnt + $signed({1'd0, {soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[8], 1'd0}})) + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m}));
			end else begin
				soc_hdmi_out0_driver_hdmi_phy_es1_out[9] <= 1'd0;
				soc_hdmi_out0_driver_hdmi_phy_es1_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[8];
				soc_hdmi_out0_driver_hdmi_phy_es1_out[7:0] <= soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[7:0];
				soc_hdmi_out0_driver_hdmi_phy_es1_cnt <= (((soc_hdmi_out0_driver_hdmi_phy_es1_cnt - $signed({1'd0, {(~soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r[8]), 1'd0}})) + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m}));
			end
		end
	end else begin
		soc_hdmi_out0_driver_hdmi_phy_es1_out <= vns_sync_f_array_muxed1;
		soc_hdmi_out0_driver_hdmi_phy_es1_cnt <= 1'd0;
	end
	soc_hdmi_out0_driver_hdmi_phy_es2_n1d <= (((((((soc_hdmi_out0_driver_hdmi_phy_es2_d0[0] + soc_hdmi_out0_driver_hdmi_phy_es2_d0[1]) + soc_hdmi_out0_driver_hdmi_phy_es2_d0[2]) + soc_hdmi_out0_driver_hdmi_phy_es2_d0[3]) + soc_hdmi_out0_driver_hdmi_phy_es2_d0[4]) + soc_hdmi_out0_driver_hdmi_phy_es2_d0[5]) + soc_hdmi_out0_driver_hdmi_phy_es2_d0[6]) + soc_hdmi_out0_driver_hdmi_phy_es2_d0[7]);
	soc_hdmi_out0_driver_hdmi_phy_es2_d1 <= soc_hdmi_out0_driver_hdmi_phy_es2_d0;
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[0] <= soc_hdmi_out0_driver_hdmi_phy_es2_d1[0];
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[1] <= ((soc_hdmi_out0_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[2] <= ((((soc_hdmi_out0_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[3] <= ((((((soc_hdmi_out0_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[4] <= ((((((((soc_hdmi_out0_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[5] <= ((((((((((soc_hdmi_out0_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[6] <= ((((((((((((soc_hdmi_out0_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[6]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[7] <= ((((((((((((((soc_hdmi_out0_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[5]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[6]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out0_driver_hdmi_phy_es2_d1[7]) ^ soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m[8] <= (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m <= ((((((((~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[0]) + (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[1])) + (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[2])) + (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[3])) + (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[4])) + (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[5])) + (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[6])) + (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m[7]));
	soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m <= (((((((soc_hdmi_out0_driver_hdmi_phy_es2_q_m[0] + soc_hdmi_out0_driver_hdmi_phy_es2_q_m[1]) + soc_hdmi_out0_driver_hdmi_phy_es2_q_m[2]) + soc_hdmi_out0_driver_hdmi_phy_es2_q_m[3]) + soc_hdmi_out0_driver_hdmi_phy_es2_q_m[4]) + soc_hdmi_out0_driver_hdmi_phy_es2_q_m[5]) + soc_hdmi_out0_driver_hdmi_phy_es2_q_m[6]) + soc_hdmi_out0_driver_hdmi_phy_es2_q_m[7]);
	soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r <= soc_hdmi_out0_driver_hdmi_phy_es2_q_m;
	soc_hdmi_out0_driver_hdmi_phy_es2_new_c0 <= soc_hdmi_out0_driver_hdmi_phy_es2_c;
	soc_hdmi_out0_driver_hdmi_phy_es2_new_de0 <= soc_hdmi_out0_driver_hdmi_phy_es2_de;
	soc_hdmi_out0_driver_hdmi_phy_es2_new_c1 <= soc_hdmi_out0_driver_hdmi_phy_es2_new_c0;
	soc_hdmi_out0_driver_hdmi_phy_es2_new_de1 <= soc_hdmi_out0_driver_hdmi_phy_es2_new_de0;
	soc_hdmi_out0_driver_hdmi_phy_es2_new_c2 <= soc_hdmi_out0_driver_hdmi_phy_es2_new_c1;
	soc_hdmi_out0_driver_hdmi_phy_es2_new_de2 <= soc_hdmi_out0_driver_hdmi_phy_es2_new_de1;
	if (soc_hdmi_out0_driver_hdmi_phy_es2_new_de2) begin
		if (((soc_hdmi_out0_driver_hdmi_phy_es2_cnt == $signed({1'd0, 1'd0})) | $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m == soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m)}))) begin
			soc_hdmi_out0_driver_hdmi_phy_es2_out[9] <= (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[8]);
			soc_hdmi_out0_driver_hdmi_phy_es2_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[8];
			if (soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[8]) begin
				soc_hdmi_out0_driver_hdmi_phy_es2_out[7:0] <= soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[7:0];
				soc_hdmi_out0_driver_hdmi_phy_es2_cnt <= ((soc_hdmi_out0_driver_hdmi_phy_es2_cnt + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m}));
			end else begin
				soc_hdmi_out0_driver_hdmi_phy_es2_out[7:0] <= (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[7:0]);
				soc_hdmi_out0_driver_hdmi_phy_es2_cnt <= ((soc_hdmi_out0_driver_hdmi_phy_es2_cnt + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m}));
			end
		end else begin
			if ((((~soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]) & $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m > soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m)})) | (soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5] & $signed({1'd0, (soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m > soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m)})))) begin
				soc_hdmi_out0_driver_hdmi_phy_es2_out[9] <= 1'd1;
				soc_hdmi_out0_driver_hdmi_phy_es2_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[8];
				soc_hdmi_out0_driver_hdmi_phy_es2_out[7:0] <= (~soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[7:0]);
				soc_hdmi_out0_driver_hdmi_phy_es2_cnt <= (((soc_hdmi_out0_driver_hdmi_phy_es2_cnt + $signed({1'd0, {soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[8], 1'd0}})) + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m}));
			end else begin
				soc_hdmi_out0_driver_hdmi_phy_es2_out[9] <= 1'd0;
				soc_hdmi_out0_driver_hdmi_phy_es2_out[8] <= soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[8];
				soc_hdmi_out0_driver_hdmi_phy_es2_out[7:0] <= soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[7:0];
				soc_hdmi_out0_driver_hdmi_phy_es2_cnt <= (((soc_hdmi_out0_driver_hdmi_phy_es2_cnt - $signed({1'd0, {(~soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r[8]), 1'd0}})) + $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m})) - $signed({1'd0, soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m}));
			end
		end
	end else begin
		soc_hdmi_out0_driver_hdmi_phy_es2_out <= vns_sync_f_array_muxed2;
		soc_hdmi_out0_driver_hdmi_phy_es2_cnt <= 1'd0;
	end
	vns_xilinxmultiregimpl102_regs0 <= soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q;
	vns_xilinxmultiregimpl102_regs1 <= vns_xilinxmultiregimpl102_regs0;
	vns_xilinxmultiregimpl103_regs0 <= soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q;
	vns_xilinxmultiregimpl103_regs1 <= vns_xilinxmultiregimpl103_regs0;
	vns_xilinxmultiregimpl105_regs0 <= soc_hdmi_out0_core_initiator_cdc_graycounter0_q;
	vns_xilinxmultiregimpl105_regs1 <= vns_xilinxmultiregimpl105_regs0;
	vns_xilinxmultiregimpl108_regs0 <= soc_hdmi_out0_core_toggle_i;
	vns_xilinxmultiregimpl108_regs1 <= vns_xilinxmultiregimpl108_regs0;
end

always @(posedge hdmi_out0_pix2x_clk) begin
	soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol <= (hdmi_out0_pix_clk ? soc_hdmi_out0_driver_hdmi_phy_es0_out[4:0] : soc_hdmi_out0_driver_hdmi_phy_es0_out[9:5]);
	soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol <= (hdmi_out0_pix_clk ? soc_hdmi_out0_driver_hdmi_phy_es1_out[4:0] : soc_hdmi_out0_driver_hdmi_phy_es1_out[9:5]);
	soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol <= (hdmi_out0_pix_clk ? soc_hdmi_out0_driver_hdmi_phy_es2_out[4:0] : soc_hdmi_out0_driver_hdmi_phy_es2_out[9:5]);
end

always @(posedge hdmi_out1_pix_clk) begin
	soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary <= soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next_binary;
	soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q <= soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_next;
	soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary <= soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next_binary;
	soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q <= soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_next;
	if (soc_litedramnativeportconverter1_counter_ce) begin
		soc_litedramnativeportconverter1_counter <= (soc_litedramnativeportconverter1_counter + 1'd1);
	end
	if ((soc_litedramnativeportconverter1_rdata_converter_source_valid & soc_litedramnativeportconverter1_rdata_converter_source_ready)) begin
		soc_litedramnativeportconverter1_rdata_chunk <= {soc_litedramnativeportconverter1_rdata_chunk[2:0], soc_litedramnativeportconverter1_rdata_chunk[3]};
	end
	if (((soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_we & soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_writable) & (~soc_litedramnativeportconverter1_cmd_buffer_replace))) begin
		soc_litedramnativeportconverter1_cmd_buffer_produce <= (soc_litedramnativeportconverter1_cmd_buffer_produce + 1'd1);
	end
	if (soc_litedramnativeportconverter1_cmd_buffer_do_read) begin
		soc_litedramnativeportconverter1_cmd_buffer_consume <= (soc_litedramnativeportconverter1_cmd_buffer_consume + 1'd1);
	end
	if (((soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_we & soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_writable) & (~soc_litedramnativeportconverter1_cmd_buffer_replace))) begin
		if ((~soc_litedramnativeportconverter1_cmd_buffer_do_read)) begin
			soc_litedramnativeportconverter1_cmd_buffer_level <= (soc_litedramnativeportconverter1_cmd_buffer_level + 1'd1);
		end
	end else begin
		if (soc_litedramnativeportconverter1_cmd_buffer_do_read) begin
			soc_litedramnativeportconverter1_cmd_buffer_level <= (soc_litedramnativeportconverter1_cmd_buffer_level - 1'd1);
		end
	end
	if (soc_litedramnativeportconverter1_rdata_buffer_pipe_ce) begin
		soc_litedramnativeportconverter1_rdata_buffer_valid_n <= soc_litedramnativeportconverter1_rdata_buffer_sink_valid;
	end
	if (soc_litedramnativeportconverter1_rdata_buffer_pipe_ce) begin
		soc_litedramnativeportconverter1_rdata_buffer_first_n <= (soc_litedramnativeportconverter1_rdata_buffer_sink_valid & soc_litedramnativeportconverter1_rdata_buffer_sink_first);
		soc_litedramnativeportconverter1_rdata_buffer_last_n <= (soc_litedramnativeportconverter1_rdata_buffer_sink_valid & soc_litedramnativeportconverter1_rdata_buffer_sink_last);
	end
	if (soc_litedramnativeportconverter1_rdata_buffer_pipe_ce) begin
		soc_litedramnativeportconverter1_rdata_buffer_source_payload_data <= soc_litedramnativeportconverter1_rdata_buffer_sink_payload_data;
	end
	if ((soc_litedramnativeportconverter1_rdata_converter_converter_source_valid & soc_litedramnativeportconverter1_rdata_converter_converter_source_ready)) begin
		if (soc_litedramnativeportconverter1_rdata_converter_converter_last) begin
			soc_litedramnativeportconverter1_rdata_converter_converter_mux <= 1'd0;
		end else begin
			soc_litedramnativeportconverter1_rdata_converter_converter_mux <= (soc_litedramnativeportconverter1_rdata_converter_converter_mux + 1'd1);
		end
	end
	soc_hdmi_out1_de_r <= soc_hdmi_out1_core_source_source_param_de;
	soc_hdmi_out1_core_source_valid_d <= soc_hdmi_out1_core_source_source_valid;
	soc_hdmi_out1_core_source_data_d <= soc_hdmi_out1_core_source_source_payload_data;
	if (soc_hdmi_out1_core_underflow_enable) begin
		if ((~soc_hdmi_out1_core_source_source_valid)) begin
			soc_hdmi_out1_core_underflow_counter <= (soc_hdmi_out1_core_underflow_counter + 1'd1);
		end
	end else begin
		soc_hdmi_out1_core_underflow_counter <= 1'd0;
	end
	if (soc_hdmi_out1_core_underflow_update) begin
		soc_hdmi_out1_core_underflow_counter_status <= soc_hdmi_out1_core_underflow_counter;
	end
	soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary <= soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next_binary;
	soc_hdmi_out1_core_initiator_cdc_graycounter1_q <= soc_hdmi_out1_core_initiator_cdc_graycounter1_q_next;
	if ((~soc_hdmi_out1_core_timinggenerator_sink_valid)) begin
		soc_hdmi_out1_core_timinggenerator_hactive <= 1'd0;
		soc_hdmi_out1_core_timinggenerator_vactive <= 1'd0;
		soc_hdmi_out1_core_timinggenerator_hcounter <= 1'd0;
		soc_hdmi_out1_core_timinggenerator_vcounter <= 1'd0;
	end else begin
		if (soc_hdmi_out1_core_timinggenerator_source_ready) begin
			soc_hdmi_out1_core_timinggenerator_source_last <= 1'd0;
			soc_hdmi_out1_core_timinggenerator_hcounter <= (soc_hdmi_out1_core_timinggenerator_hcounter + 1'd1);
			if ((soc_hdmi_out1_core_timinggenerator_hcounter == 1'd0)) begin
				soc_hdmi_out1_core_timinggenerator_hactive <= 1'd1;
			end
			if ((soc_hdmi_out1_core_timinggenerator_hcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_hres)) begin
				soc_hdmi_out1_core_timinggenerator_hactive <= 1'd0;
			end
			if ((soc_hdmi_out1_core_timinggenerator_hcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start)) begin
				soc_hdmi_out1_core_timinggenerator_source_payload_hsync <= 1'd1;
			end
			if ((soc_hdmi_out1_core_timinggenerator_hcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end)) begin
				soc_hdmi_out1_core_timinggenerator_source_payload_hsync <= 1'd0;
			end
			if ((soc_hdmi_out1_core_timinggenerator_hcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_hscan)) begin
				soc_hdmi_out1_core_timinggenerator_hcounter <= 1'd0;
				if ((soc_hdmi_out1_core_timinggenerator_vcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_vscan)) begin
					soc_hdmi_out1_core_timinggenerator_vcounter <= 1'd0;
					soc_hdmi_out1_core_timinggenerator_source_last <= 1'd1;
				end else begin
					soc_hdmi_out1_core_timinggenerator_vcounter <= (soc_hdmi_out1_core_timinggenerator_vcounter + 1'd1);
				end
			end
			if ((soc_hdmi_out1_core_timinggenerator_vcounter == 1'd0)) begin
				soc_hdmi_out1_core_timinggenerator_vactive <= 1'd1;
			end
			if ((soc_hdmi_out1_core_timinggenerator_vcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_vres)) begin
				soc_hdmi_out1_core_timinggenerator_vactive <= 1'd0;
			end
			if ((soc_hdmi_out1_core_timinggenerator_vcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start)) begin
				soc_hdmi_out1_core_timinggenerator_source_payload_vsync <= 1'd1;
			end
			if ((soc_hdmi_out1_core_timinggenerator_vcounter == soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end)) begin
				soc_hdmi_out1_core_timinggenerator_source_payload_vsync <= 1'd0;
			end
		end
	end
	if (soc_hdmi_out1_core_dmareader_request_issued) begin
		if ((~soc_hdmi_out1_core_dmareader_data_dequeued)) begin
			soc_hdmi_out1_core_dmareader_rsv_level <= (soc_hdmi_out1_core_dmareader_rsv_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out1_core_dmareader_data_dequeued) begin
			soc_hdmi_out1_core_dmareader_rsv_level <= (soc_hdmi_out1_core_dmareader_rsv_level - 1'd1);
		end
	end
	if (soc_hdmi_out1_core_dmareader_fifo_syncfifo_re) begin
		soc_hdmi_out1_core_dmareader_fifo_readable <= 1'd1;
	end else begin
		if (soc_hdmi_out1_core_dmareader_fifo_re) begin
			soc_hdmi_out1_core_dmareader_fifo_readable <= 1'd0;
		end
	end
	if (((soc_hdmi_out1_core_dmareader_fifo_syncfifo_we & soc_hdmi_out1_core_dmareader_fifo_syncfifo_writable) & (~soc_hdmi_out1_core_dmareader_fifo_replace))) begin
		soc_hdmi_out1_core_dmareader_fifo_produce <= (soc_hdmi_out1_core_dmareader_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out1_core_dmareader_fifo_do_read) begin
		soc_hdmi_out1_core_dmareader_fifo_consume <= (soc_hdmi_out1_core_dmareader_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out1_core_dmareader_fifo_syncfifo_we & soc_hdmi_out1_core_dmareader_fifo_syncfifo_writable) & (~soc_hdmi_out1_core_dmareader_fifo_replace))) begin
		if ((~soc_hdmi_out1_core_dmareader_fifo_do_read)) begin
			soc_hdmi_out1_core_dmareader_fifo_level0 <= (soc_hdmi_out1_core_dmareader_fifo_level0 + 1'd1);
		end
	end else begin
		if (soc_hdmi_out1_core_dmareader_fifo_do_read) begin
			soc_hdmi_out1_core_dmareader_fifo_level0 <= (soc_hdmi_out1_core_dmareader_fifo_level0 - 1'd1);
		end
	end
	vns_videoout1_state <= vns_videoout1_next_state;
	if (soc_hdmi_out1_core_dmareader_offset_videoout1_next_value_ce) begin
		soc_hdmi_out1_core_dmareader_offset <= soc_hdmi_out1_core_dmareader_offset_videoout1_next_value;
	end
	soc_hdmi_out1_core_toggle_o_r <= soc_hdmi_out1_core_toggle_o;
	if ((soc_hdmi_out1_resetinserter_sink_sink_valid & soc_hdmi_out1_resetinserter_sink_sink_ready)) begin
		soc_hdmi_out1_resetinserter_parity_in <= (~soc_hdmi_out1_resetinserter_parity_in);
	end
	if ((soc_hdmi_out1_resetinserter_source_source_valid & soc_hdmi_out1_resetinserter_source_source_ready)) begin
		soc_hdmi_out1_resetinserter_parity_out <= (~soc_hdmi_out1_resetinserter_parity_out);
	end
	if (((soc_hdmi_out1_resetinserter_y_fifo_syncfifo_we & soc_hdmi_out1_resetinserter_y_fifo_syncfifo_writable) & (~soc_hdmi_out1_resetinserter_y_fifo_replace))) begin
		soc_hdmi_out1_resetinserter_y_fifo_produce <= (soc_hdmi_out1_resetinserter_y_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out1_resetinserter_y_fifo_do_read) begin
		soc_hdmi_out1_resetinserter_y_fifo_consume <= (soc_hdmi_out1_resetinserter_y_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out1_resetinserter_y_fifo_syncfifo_we & soc_hdmi_out1_resetinserter_y_fifo_syncfifo_writable) & (~soc_hdmi_out1_resetinserter_y_fifo_replace))) begin
		if ((~soc_hdmi_out1_resetinserter_y_fifo_do_read)) begin
			soc_hdmi_out1_resetinserter_y_fifo_level <= (soc_hdmi_out1_resetinserter_y_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out1_resetinserter_y_fifo_do_read) begin
			soc_hdmi_out1_resetinserter_y_fifo_level <= (soc_hdmi_out1_resetinserter_y_fifo_level - 1'd1);
		end
	end
	if (((soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_we & soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_writable) & (~soc_hdmi_out1_resetinserter_cb_fifo_replace))) begin
		soc_hdmi_out1_resetinserter_cb_fifo_produce <= (soc_hdmi_out1_resetinserter_cb_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out1_resetinserter_cb_fifo_do_read) begin
		soc_hdmi_out1_resetinserter_cb_fifo_consume <= (soc_hdmi_out1_resetinserter_cb_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_we & soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_writable) & (~soc_hdmi_out1_resetinserter_cb_fifo_replace))) begin
		if ((~soc_hdmi_out1_resetinserter_cb_fifo_do_read)) begin
			soc_hdmi_out1_resetinserter_cb_fifo_level <= (soc_hdmi_out1_resetinserter_cb_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out1_resetinserter_cb_fifo_do_read) begin
			soc_hdmi_out1_resetinserter_cb_fifo_level <= (soc_hdmi_out1_resetinserter_cb_fifo_level - 1'd1);
		end
	end
	if (((soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_we & soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_writable) & (~soc_hdmi_out1_resetinserter_cr_fifo_replace))) begin
		soc_hdmi_out1_resetinserter_cr_fifo_produce <= (soc_hdmi_out1_resetinserter_cr_fifo_produce + 1'd1);
	end
	if (soc_hdmi_out1_resetinserter_cr_fifo_do_read) begin
		soc_hdmi_out1_resetinserter_cr_fifo_consume <= (soc_hdmi_out1_resetinserter_cr_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_we & soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_writable) & (~soc_hdmi_out1_resetinserter_cr_fifo_replace))) begin
		if ((~soc_hdmi_out1_resetinserter_cr_fifo_do_read)) begin
			soc_hdmi_out1_resetinserter_cr_fifo_level <= (soc_hdmi_out1_resetinserter_cr_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_out1_resetinserter_cr_fifo_do_read) begin
			soc_hdmi_out1_resetinserter_cr_fifo_level <= (soc_hdmi_out1_resetinserter_cr_fifo_level - 1'd1);
		end
	end
	if (soc_hdmi_out1_resetinserter_reset) begin
		soc_hdmi_out1_resetinserter_y_fifo_level <= 3'd0;
		soc_hdmi_out1_resetinserter_y_fifo_produce <= 2'd0;
		soc_hdmi_out1_resetinserter_y_fifo_consume <= 2'd0;
		soc_hdmi_out1_resetinserter_cb_fifo_level <= 3'd0;
		soc_hdmi_out1_resetinserter_cb_fifo_produce <= 2'd0;
		soc_hdmi_out1_resetinserter_cb_fifo_consume <= 2'd0;
		soc_hdmi_out1_resetinserter_cr_fifo_level <= 3'd0;
		soc_hdmi_out1_resetinserter_cr_fifo_produce <= 2'd0;
		soc_hdmi_out1_resetinserter_cr_fifo_consume <= 2'd0;
		soc_hdmi_out1_resetinserter_parity_in <= 1'd0;
		soc_hdmi_out1_resetinserter_parity_out <= 1'd0;
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_valid_n0 <= soc_hdmi_out1_sink_valid;
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_valid_n1 <= soc_hdmi_out1_valid_n0;
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_valid_n2 <= soc_hdmi_out1_valid_n1;
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_valid_n3 <= soc_hdmi_out1_valid_n2;
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_first_n0 <= (soc_hdmi_out1_sink_valid & soc_hdmi_out1_sink_first);
		soc_hdmi_out1_last_n0 <= (soc_hdmi_out1_sink_valid & soc_hdmi_out1_sink_last);
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_first_n1 <= soc_hdmi_out1_first_n0;
		soc_hdmi_out1_last_n1 <= soc_hdmi_out1_last_n0;
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_first_n2 <= soc_hdmi_out1_first_n1;
		soc_hdmi_out1_last_n2 <= soc_hdmi_out1_last_n1;
	end
	if (soc_hdmi_out1_pipe_ce) begin
		soc_hdmi_out1_first_n3 <= soc_hdmi_out1_first_n2;
		soc_hdmi_out1_last_n3 <= soc_hdmi_out1_last_n2;
	end
	if (soc_hdmi_out1_ce) begin
		soc_hdmi_out1_record0_ycbcr_n_y <= soc_hdmi_out1_sink_y;
		soc_hdmi_out1_record0_ycbcr_n_cb <= soc_hdmi_out1_sink_cb;
		soc_hdmi_out1_record0_ycbcr_n_cr <= soc_hdmi_out1_sink_cr;
		soc_hdmi_out1_record1_ycbcr_n_y <= soc_hdmi_out1_record0_ycbcr_n_y;
		soc_hdmi_out1_record1_ycbcr_n_cb <= soc_hdmi_out1_record0_ycbcr_n_cb;
		soc_hdmi_out1_record1_ycbcr_n_cr <= soc_hdmi_out1_record0_ycbcr_n_cr;
		soc_hdmi_out1_record2_ycbcr_n_y <= soc_hdmi_out1_record1_ycbcr_n_y;
		soc_hdmi_out1_record2_ycbcr_n_cb <= soc_hdmi_out1_record1_ycbcr_n_cb;
		soc_hdmi_out1_record2_ycbcr_n_cr <= soc_hdmi_out1_record1_ycbcr_n_cr;
		soc_hdmi_out1_record3_ycbcr_n_y <= soc_hdmi_out1_record2_ycbcr_n_y;
		soc_hdmi_out1_record3_ycbcr_n_cb <= soc_hdmi_out1_record2_ycbcr_n_cb;
		soc_hdmi_out1_record3_ycbcr_n_cr <= soc_hdmi_out1_record2_ycbcr_n_cr;
		soc_hdmi_out1_cb_minus_coffset <= (soc_hdmi_out1_sink_cb - 8'd128);
		soc_hdmi_out1_cr_minus_coffset <= (soc_hdmi_out1_sink_cr - 8'd128);
		soc_hdmi_out1_y_minus_yoffset <= (soc_hdmi_out1_record0_ycbcr_n_y - 5'd16);
		soc_hdmi_out1_cr_minus_coffset_mult_acoef <= (soc_hdmi_out1_cr_minus_coffset * $signed({1'd0, 7'd98}));
		soc_hdmi_out1_cb_minus_coffset_mult_bcoef <= (soc_hdmi_out1_cb_minus_coffset * 5'sd23);
		soc_hdmi_out1_cr_minus_coffset_mult_ccoef <= (soc_hdmi_out1_cr_minus_coffset * 6'sd41);
		soc_hdmi_out1_cb_minus_coffset_mult_dcoef <= (soc_hdmi_out1_cb_minus_coffset * $signed({1'd0, 7'd116}));
		soc_hdmi_out1_r <= (soc_hdmi_out1_y_minus_yoffset + soc_hdmi_out1_cr_minus_coffset_mult_acoef[19:6]);
		soc_hdmi_out1_g <= ((soc_hdmi_out1_y_minus_yoffset + soc_hdmi_out1_cb_minus_coffset_mult_bcoef[19:6]) + soc_hdmi_out1_cr_minus_coffset_mult_ccoef[19:6]);
		soc_hdmi_out1_b <= (soc_hdmi_out1_y_minus_yoffset + soc_hdmi_out1_cb_minus_coffset_mult_dcoef[19:6]);
		if ((soc_hdmi_out1_r > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_out1_source_r <= 8'd255;
		end else begin
			if ((soc_hdmi_out1_r < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_out1_source_r <= 1'd0;
			end else begin
				soc_hdmi_out1_source_r <= soc_hdmi_out1_r;
			end
		end
		if ((soc_hdmi_out1_g > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_out1_source_g <= 8'd255;
		end else begin
			if ((soc_hdmi_out1_g < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_out1_source_g <= 1'd0;
			end else begin
				soc_hdmi_out1_source_g <= soc_hdmi_out1_g;
			end
		end
		if ((soc_hdmi_out1_b > $signed({1'd0, 8'd255}))) begin
			soc_hdmi_out1_source_b <= 8'd255;
		end else begin
			if ((soc_hdmi_out1_b < $signed({1'd0, 1'd0}))) begin
				soc_hdmi_out1_source_b <= 1'd0;
			end else begin
				soc_hdmi_out1_source_b <= soc_hdmi_out1_b;
			end
		end
	end
	soc_hdmi_out1_next_s0 <= soc_hdmi_out1_sink_payload_hsync;
	soc_hdmi_out1_next_s1 <= soc_hdmi_out1_next_s0;
	soc_hdmi_out1_next_s2 <= soc_hdmi_out1_next_s1;
	soc_hdmi_out1_next_s3 <= soc_hdmi_out1_next_s2;
	soc_hdmi_out1_next_s4 <= soc_hdmi_out1_next_s3;
	soc_hdmi_out1_next_s5 <= soc_hdmi_out1_next_s4;
	soc_hdmi_out1_next_s6 <= soc_hdmi_out1_sink_payload_vsync;
	soc_hdmi_out1_next_s7 <= soc_hdmi_out1_next_s6;
	soc_hdmi_out1_next_s8 <= soc_hdmi_out1_next_s7;
	soc_hdmi_out1_next_s9 <= soc_hdmi_out1_next_s8;
	soc_hdmi_out1_next_s10 <= soc_hdmi_out1_next_s9;
	soc_hdmi_out1_next_s11 <= soc_hdmi_out1_next_s10;
	soc_hdmi_out1_next_s12 <= soc_hdmi_out1_sink_payload_de;
	soc_hdmi_out1_next_s13 <= soc_hdmi_out1_next_s12;
	soc_hdmi_out1_next_s14 <= soc_hdmi_out1_next_s13;
	soc_hdmi_out1_next_s15 <= soc_hdmi_out1_next_s14;
	soc_hdmi_out1_next_s16 <= soc_hdmi_out1_next_s15;
	soc_hdmi_out1_next_s17 <= soc_hdmi_out1_next_s16;
	soc_hdmi_out1_driver_hdmi_phy_es0_n1d <= (((((((soc_hdmi_out1_driver_hdmi_phy_es0_d0[0] + soc_hdmi_out1_driver_hdmi_phy_es0_d0[1]) + soc_hdmi_out1_driver_hdmi_phy_es0_d0[2]) + soc_hdmi_out1_driver_hdmi_phy_es0_d0[3]) + soc_hdmi_out1_driver_hdmi_phy_es0_d0[4]) + soc_hdmi_out1_driver_hdmi_phy_es0_d0[5]) + soc_hdmi_out1_driver_hdmi_phy_es0_d0[6]) + soc_hdmi_out1_driver_hdmi_phy_es0_d0[7]);
	soc_hdmi_out1_driver_hdmi_phy_es0_d1 <= soc_hdmi_out1_driver_hdmi_phy_es0_d0;
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[0] <= soc_hdmi_out1_driver_hdmi_phy_es0_d1[0];
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[1] <= ((soc_hdmi_out1_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[2] <= ((((soc_hdmi_out1_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[3] <= ((((((soc_hdmi_out1_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[4] <= ((((((((soc_hdmi_out1_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[5] <= ((((((((((soc_hdmi_out1_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[6] <= ((((((((((((soc_hdmi_out1_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[6]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[7] <= ((((((((((((((soc_hdmi_out1_driver_hdmi_phy_es0_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[6]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es0_d1[7]) ^ soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m[8] <= (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m <= ((((((((~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[0]) + (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[1])) + (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[2])) + (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[3])) + (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[4])) + (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[5])) + (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[6])) + (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m[7]));
	soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m <= (((((((soc_hdmi_out1_driver_hdmi_phy_es0_q_m[0] + soc_hdmi_out1_driver_hdmi_phy_es0_q_m[1]) + soc_hdmi_out1_driver_hdmi_phy_es0_q_m[2]) + soc_hdmi_out1_driver_hdmi_phy_es0_q_m[3]) + soc_hdmi_out1_driver_hdmi_phy_es0_q_m[4]) + soc_hdmi_out1_driver_hdmi_phy_es0_q_m[5]) + soc_hdmi_out1_driver_hdmi_phy_es0_q_m[6]) + soc_hdmi_out1_driver_hdmi_phy_es0_q_m[7]);
	soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r <= soc_hdmi_out1_driver_hdmi_phy_es0_q_m;
	soc_hdmi_out1_driver_hdmi_phy_es0_new_c0 <= soc_hdmi_out1_driver_hdmi_phy_es0_c;
	soc_hdmi_out1_driver_hdmi_phy_es0_new_de0 <= soc_hdmi_out1_driver_hdmi_phy_es0_de;
	soc_hdmi_out1_driver_hdmi_phy_es0_new_c1 <= soc_hdmi_out1_driver_hdmi_phy_es0_new_c0;
	soc_hdmi_out1_driver_hdmi_phy_es0_new_de1 <= soc_hdmi_out1_driver_hdmi_phy_es0_new_de0;
	soc_hdmi_out1_driver_hdmi_phy_es0_new_c2 <= soc_hdmi_out1_driver_hdmi_phy_es0_new_c1;
	soc_hdmi_out1_driver_hdmi_phy_es0_new_de2 <= soc_hdmi_out1_driver_hdmi_phy_es0_new_de1;
	if (soc_hdmi_out1_driver_hdmi_phy_es0_new_de2) begin
		if (((soc_hdmi_out1_driver_hdmi_phy_es0_cnt == $signed({1'd0, 1'd0})) | $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m == soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m)}))) begin
			soc_hdmi_out1_driver_hdmi_phy_es0_out[9] <= (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[8]);
			soc_hdmi_out1_driver_hdmi_phy_es0_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[8];
			if (soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[8]) begin
				soc_hdmi_out1_driver_hdmi_phy_es0_out[7:0] <= soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[7:0];
				soc_hdmi_out1_driver_hdmi_phy_es0_cnt <= ((soc_hdmi_out1_driver_hdmi_phy_es0_cnt + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m}));
			end else begin
				soc_hdmi_out1_driver_hdmi_phy_es0_out[7:0] <= (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[7:0]);
				soc_hdmi_out1_driver_hdmi_phy_es0_cnt <= ((soc_hdmi_out1_driver_hdmi_phy_es0_cnt + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m}));
			end
		end else begin
			if ((((~soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]) & $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m > soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m)})) | (soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5] & $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m > soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m)})))) begin
				soc_hdmi_out1_driver_hdmi_phy_es0_out[9] <= 1'd1;
				soc_hdmi_out1_driver_hdmi_phy_es0_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[8];
				soc_hdmi_out1_driver_hdmi_phy_es0_out[7:0] <= (~soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[7:0]);
				soc_hdmi_out1_driver_hdmi_phy_es0_cnt <= (((soc_hdmi_out1_driver_hdmi_phy_es0_cnt + $signed({1'd0, {soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[8], 1'd0}})) + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m}));
			end else begin
				soc_hdmi_out1_driver_hdmi_phy_es0_out[9] <= 1'd0;
				soc_hdmi_out1_driver_hdmi_phy_es0_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[8];
				soc_hdmi_out1_driver_hdmi_phy_es0_out[7:0] <= soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[7:0];
				soc_hdmi_out1_driver_hdmi_phy_es0_cnt <= (((soc_hdmi_out1_driver_hdmi_phy_es0_cnt - $signed({1'd0, {(~soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r[8]), 1'd0}})) + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m}));
			end
		end
	end else begin
		soc_hdmi_out1_driver_hdmi_phy_es0_out <= vns_sync_f_array_muxed3;
		soc_hdmi_out1_driver_hdmi_phy_es0_cnt <= 1'd0;
	end
	soc_hdmi_out1_driver_hdmi_phy_es1_n1d <= (((((((soc_hdmi_out1_driver_hdmi_phy_es1_d0[0] + soc_hdmi_out1_driver_hdmi_phy_es1_d0[1]) + soc_hdmi_out1_driver_hdmi_phy_es1_d0[2]) + soc_hdmi_out1_driver_hdmi_phy_es1_d0[3]) + soc_hdmi_out1_driver_hdmi_phy_es1_d0[4]) + soc_hdmi_out1_driver_hdmi_phy_es1_d0[5]) + soc_hdmi_out1_driver_hdmi_phy_es1_d0[6]) + soc_hdmi_out1_driver_hdmi_phy_es1_d0[7]);
	soc_hdmi_out1_driver_hdmi_phy_es1_d1 <= soc_hdmi_out1_driver_hdmi_phy_es1_d0;
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[0] <= soc_hdmi_out1_driver_hdmi_phy_es1_d1[0];
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[1] <= ((soc_hdmi_out1_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[2] <= ((((soc_hdmi_out1_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[3] <= ((((((soc_hdmi_out1_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[4] <= ((((((((soc_hdmi_out1_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[5] <= ((((((((((soc_hdmi_out1_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[6] <= ((((((((((((soc_hdmi_out1_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[6]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[7] <= ((((((((((((((soc_hdmi_out1_driver_hdmi_phy_es1_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[6]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es1_d1[7]) ^ soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m[8] <= (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m <= ((((((((~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[0]) + (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[1])) + (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[2])) + (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[3])) + (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[4])) + (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[5])) + (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[6])) + (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m[7]));
	soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m <= (((((((soc_hdmi_out1_driver_hdmi_phy_es1_q_m[0] + soc_hdmi_out1_driver_hdmi_phy_es1_q_m[1]) + soc_hdmi_out1_driver_hdmi_phy_es1_q_m[2]) + soc_hdmi_out1_driver_hdmi_phy_es1_q_m[3]) + soc_hdmi_out1_driver_hdmi_phy_es1_q_m[4]) + soc_hdmi_out1_driver_hdmi_phy_es1_q_m[5]) + soc_hdmi_out1_driver_hdmi_phy_es1_q_m[6]) + soc_hdmi_out1_driver_hdmi_phy_es1_q_m[7]);
	soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r <= soc_hdmi_out1_driver_hdmi_phy_es1_q_m;
	soc_hdmi_out1_driver_hdmi_phy_es1_new_c0 <= soc_hdmi_out1_driver_hdmi_phy_es1_c;
	soc_hdmi_out1_driver_hdmi_phy_es1_new_de0 <= soc_hdmi_out1_driver_hdmi_phy_es1_de;
	soc_hdmi_out1_driver_hdmi_phy_es1_new_c1 <= soc_hdmi_out1_driver_hdmi_phy_es1_new_c0;
	soc_hdmi_out1_driver_hdmi_phy_es1_new_de1 <= soc_hdmi_out1_driver_hdmi_phy_es1_new_de0;
	soc_hdmi_out1_driver_hdmi_phy_es1_new_c2 <= soc_hdmi_out1_driver_hdmi_phy_es1_new_c1;
	soc_hdmi_out1_driver_hdmi_phy_es1_new_de2 <= soc_hdmi_out1_driver_hdmi_phy_es1_new_de1;
	if (soc_hdmi_out1_driver_hdmi_phy_es1_new_de2) begin
		if (((soc_hdmi_out1_driver_hdmi_phy_es1_cnt == $signed({1'd0, 1'd0})) | $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m == soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m)}))) begin
			soc_hdmi_out1_driver_hdmi_phy_es1_out[9] <= (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[8]);
			soc_hdmi_out1_driver_hdmi_phy_es1_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[8];
			if (soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[8]) begin
				soc_hdmi_out1_driver_hdmi_phy_es1_out[7:0] <= soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[7:0];
				soc_hdmi_out1_driver_hdmi_phy_es1_cnt <= ((soc_hdmi_out1_driver_hdmi_phy_es1_cnt + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m}));
			end else begin
				soc_hdmi_out1_driver_hdmi_phy_es1_out[7:0] <= (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[7:0]);
				soc_hdmi_out1_driver_hdmi_phy_es1_cnt <= ((soc_hdmi_out1_driver_hdmi_phy_es1_cnt + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m}));
			end
		end else begin
			if ((((~soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]) & $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m > soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m)})) | (soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5] & $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m > soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m)})))) begin
				soc_hdmi_out1_driver_hdmi_phy_es1_out[9] <= 1'd1;
				soc_hdmi_out1_driver_hdmi_phy_es1_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[8];
				soc_hdmi_out1_driver_hdmi_phy_es1_out[7:0] <= (~soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[7:0]);
				soc_hdmi_out1_driver_hdmi_phy_es1_cnt <= (((soc_hdmi_out1_driver_hdmi_phy_es1_cnt + $signed({1'd0, {soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[8], 1'd0}})) + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m}));
			end else begin
				soc_hdmi_out1_driver_hdmi_phy_es1_out[9] <= 1'd0;
				soc_hdmi_out1_driver_hdmi_phy_es1_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[8];
				soc_hdmi_out1_driver_hdmi_phy_es1_out[7:0] <= soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[7:0];
				soc_hdmi_out1_driver_hdmi_phy_es1_cnt <= (((soc_hdmi_out1_driver_hdmi_phy_es1_cnt - $signed({1'd0, {(~soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r[8]), 1'd0}})) + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m}));
			end
		end
	end else begin
		soc_hdmi_out1_driver_hdmi_phy_es1_out <= vns_sync_f_array_muxed4;
		soc_hdmi_out1_driver_hdmi_phy_es1_cnt <= 1'd0;
	end
	soc_hdmi_out1_driver_hdmi_phy_es2_n1d <= (((((((soc_hdmi_out1_driver_hdmi_phy_es2_d0[0] + soc_hdmi_out1_driver_hdmi_phy_es2_d0[1]) + soc_hdmi_out1_driver_hdmi_phy_es2_d0[2]) + soc_hdmi_out1_driver_hdmi_phy_es2_d0[3]) + soc_hdmi_out1_driver_hdmi_phy_es2_d0[4]) + soc_hdmi_out1_driver_hdmi_phy_es2_d0[5]) + soc_hdmi_out1_driver_hdmi_phy_es2_d0[6]) + soc_hdmi_out1_driver_hdmi_phy_es2_d0[7]);
	soc_hdmi_out1_driver_hdmi_phy_es2_d1 <= soc_hdmi_out1_driver_hdmi_phy_es2_d0;
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[0] <= soc_hdmi_out1_driver_hdmi_phy_es2_d1[0];
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[1] <= ((soc_hdmi_out1_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[2] <= ((((soc_hdmi_out1_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[3] <= ((((((soc_hdmi_out1_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[4] <= ((((((((soc_hdmi_out1_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[5] <= ((((((((((soc_hdmi_out1_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[6] <= ((((((((((((soc_hdmi_out1_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[6]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[7] <= ((((((((((((((soc_hdmi_out1_driver_hdmi_phy_es2_d1[0] ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[1]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[2]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[3]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[4]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[5]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[6]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n) ^ soc_hdmi_out1_driver_hdmi_phy_es2_d1[7]) ^ soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m[8] <= (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m8_n);
	soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m <= ((((((((~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[0]) + (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[1])) + (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[2])) + (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[3])) + (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[4])) + (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[5])) + (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[6])) + (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m[7]));
	soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m <= (((((((soc_hdmi_out1_driver_hdmi_phy_es2_q_m[0] + soc_hdmi_out1_driver_hdmi_phy_es2_q_m[1]) + soc_hdmi_out1_driver_hdmi_phy_es2_q_m[2]) + soc_hdmi_out1_driver_hdmi_phy_es2_q_m[3]) + soc_hdmi_out1_driver_hdmi_phy_es2_q_m[4]) + soc_hdmi_out1_driver_hdmi_phy_es2_q_m[5]) + soc_hdmi_out1_driver_hdmi_phy_es2_q_m[6]) + soc_hdmi_out1_driver_hdmi_phy_es2_q_m[7]);
	soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r <= soc_hdmi_out1_driver_hdmi_phy_es2_q_m;
	soc_hdmi_out1_driver_hdmi_phy_es2_new_c0 <= soc_hdmi_out1_driver_hdmi_phy_es2_c;
	soc_hdmi_out1_driver_hdmi_phy_es2_new_de0 <= soc_hdmi_out1_driver_hdmi_phy_es2_de;
	soc_hdmi_out1_driver_hdmi_phy_es2_new_c1 <= soc_hdmi_out1_driver_hdmi_phy_es2_new_c0;
	soc_hdmi_out1_driver_hdmi_phy_es2_new_de1 <= soc_hdmi_out1_driver_hdmi_phy_es2_new_de0;
	soc_hdmi_out1_driver_hdmi_phy_es2_new_c2 <= soc_hdmi_out1_driver_hdmi_phy_es2_new_c1;
	soc_hdmi_out1_driver_hdmi_phy_es2_new_de2 <= soc_hdmi_out1_driver_hdmi_phy_es2_new_de1;
	if (soc_hdmi_out1_driver_hdmi_phy_es2_new_de2) begin
		if (((soc_hdmi_out1_driver_hdmi_phy_es2_cnt == $signed({1'd0, 1'd0})) | $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m == soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m)}))) begin
			soc_hdmi_out1_driver_hdmi_phy_es2_out[9] <= (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[8]);
			soc_hdmi_out1_driver_hdmi_phy_es2_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[8];
			if (soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[8]) begin
				soc_hdmi_out1_driver_hdmi_phy_es2_out[7:0] <= soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[7:0];
				soc_hdmi_out1_driver_hdmi_phy_es2_cnt <= ((soc_hdmi_out1_driver_hdmi_phy_es2_cnt + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m}));
			end else begin
				soc_hdmi_out1_driver_hdmi_phy_es2_out[7:0] <= (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[7:0]);
				soc_hdmi_out1_driver_hdmi_phy_es2_cnt <= ((soc_hdmi_out1_driver_hdmi_phy_es2_cnt + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m}));
			end
		end else begin
			if ((((~soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]) & $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m > soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m)})) | (soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5] & $signed({1'd0, (soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m > soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m)})))) begin
				soc_hdmi_out1_driver_hdmi_phy_es2_out[9] <= 1'd1;
				soc_hdmi_out1_driver_hdmi_phy_es2_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[8];
				soc_hdmi_out1_driver_hdmi_phy_es2_out[7:0] <= (~soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[7:0]);
				soc_hdmi_out1_driver_hdmi_phy_es2_cnt <= (((soc_hdmi_out1_driver_hdmi_phy_es2_cnt + $signed({1'd0, {soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[8], 1'd0}})) + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m}));
			end else begin
				soc_hdmi_out1_driver_hdmi_phy_es2_out[9] <= 1'd0;
				soc_hdmi_out1_driver_hdmi_phy_es2_out[8] <= soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[8];
				soc_hdmi_out1_driver_hdmi_phy_es2_out[7:0] <= soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[7:0];
				soc_hdmi_out1_driver_hdmi_phy_es2_cnt <= (((soc_hdmi_out1_driver_hdmi_phy_es2_cnt - $signed({1'd0, {(~soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r[8]), 1'd0}})) + $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m})) - $signed({1'd0, soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m}));
			end
		end
	end else begin
		soc_hdmi_out1_driver_hdmi_phy_es2_out <= vns_sync_f_array_muxed5;
		soc_hdmi_out1_driver_hdmi_phy_es2_cnt <= 1'd0;
	end
	vns_xilinxmultiregimpl111_regs0 <= soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q;
	vns_xilinxmultiregimpl111_regs1 <= vns_xilinxmultiregimpl111_regs0;
	vns_xilinxmultiregimpl112_regs0 <= soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q;
	vns_xilinxmultiregimpl112_regs1 <= vns_xilinxmultiregimpl112_regs0;
	vns_xilinxmultiregimpl114_regs0 <= soc_hdmi_out1_core_initiator_cdc_graycounter0_q;
	vns_xilinxmultiregimpl114_regs1 <= vns_xilinxmultiregimpl114_regs0;
	vns_xilinxmultiregimpl117_regs0 <= soc_hdmi_out1_core_toggle_i;
	vns_xilinxmultiregimpl117_regs1 <= vns_xilinxmultiregimpl117_regs0;
end

always @(posedge hdmi_out1_pix2x_clk) begin
	soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol <= (hdmi_out1_pix_clk ? soc_hdmi_out1_driver_hdmi_phy_es0_out[4:0] : soc_hdmi_out1_driver_hdmi_phy_es0_out[9:5]);
	soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol <= (hdmi_out1_pix_clk ? soc_hdmi_out1_driver_hdmi_phy_es1_out[4:0] : soc_hdmi_out1_driver_hdmi_phy_es1_out[9:5]);
	soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol <= (hdmi_out1_pix_clk ? soc_hdmi_out1_driver_hdmi_phy_es2_out[4:0] : soc_hdmi_out1_driver_hdmi_phy_es2_out[9:5]);
end

always @(posedge por_clk) begin
	if ((soc_crg_por != 1'd0)) begin
		soc_crg_por <= (soc_crg_por - 1'd1);
	end
	if (por_rst) begin
		soc_crg_por <= 11'd2047;
	end
end

always @(posedge sdram_half_clk) begin
	if ((soc_ddrphy_phase_half == soc_ddrphy_phase_sys)) begin
		soc_ddrphy_phase_sel <= 1'd0;
	end else begin
		soc_ddrphy_phase_sel <= (soc_ddrphy_phase_sel + 1'd1);
	end
	soc_ddrphy_phase_half <= (soc_ddrphy_phase_half + 1'd1);
	soc_ddrphy_record0_reset_n <= soc_ddrphy_dfi_p0_reset_n;
	soc_ddrphy_record0_odt <= soc_ddrphy_dfi_p0_odt;
	soc_ddrphy_record0_address <= soc_ddrphy_dfi_p0_address;
	soc_ddrphy_record0_bank <= soc_ddrphy_dfi_p0_bank;
	soc_ddrphy_record0_cs_n <= soc_ddrphy_dfi_p0_cs_n;
	soc_ddrphy_record0_cke <= soc_ddrphy_dfi_p0_cke;
	soc_ddrphy_record0_cas_n <= soc_ddrphy_dfi_p0_cas_n;
	soc_ddrphy_record0_ras_n <= soc_ddrphy_dfi_p0_ras_n;
	soc_ddrphy_record0_we_n <= soc_ddrphy_dfi_p0_we_n;
	soc_ddrphy_record1_reset_n <= soc_ddrphy_dfi_p1_reset_n;
	soc_ddrphy_record1_odt <= soc_ddrphy_dfi_p1_odt;
	soc_ddrphy_record1_address <= soc_ddrphy_dfi_p1_address;
	soc_ddrphy_record1_bank <= soc_ddrphy_dfi_p1_bank;
	soc_ddrphy_record1_cs_n <= soc_ddrphy_dfi_p1_cs_n;
	soc_ddrphy_record1_cke <= soc_ddrphy_dfi_p1_cke;
	soc_ddrphy_record1_cas_n <= soc_ddrphy_dfi_p1_cas_n;
	soc_ddrphy_record1_ras_n <= soc_ddrphy_dfi_p1_ras_n;
	soc_ddrphy_record1_we_n <= soc_ddrphy_dfi_p1_we_n;
	ddram_a <= vns_sync_rhs_array_muxed0;
	ddram_ba <= vns_sync_rhs_array_muxed1;
	ddram_cke <= vns_sync_rhs_array_muxed2;
	ddram_ras_n <= vns_sync_rhs_array_muxed3;
	ddram_cas_n <= vns_sync_rhs_array_muxed4;
	ddram_we_n <= vns_sync_rhs_array_muxed5;
	ddram_odt <= vns_sync_rhs_array_muxed6;
	soc_ddrphy_postamble <= soc_ddrphy_drive_dqs;
	soc_ddrphy_r_dfi_wrdata_en <= {soc_ddrphy_r_dfi_wrdata_en, soc_ddrphy_wrdata_en_d};
	if (sdram_half_rst) begin
		ddram_cke <= 1'd0;
		ddram_ras_n <= 1'd0;
		ddram_cas_n <= 1'd0;
		ddram_we_n <= 1'd0;
		ddram_ba <= 3'd0;
		ddram_a <= 13'd0;
		ddram_odt <= 1'd0;
		soc_ddrphy_phase_sel <= 1'd0;
		soc_ddrphy_phase_half <= 1'd0;
		soc_ddrphy_record0_address <= 13'd0;
		soc_ddrphy_record0_bank <= 3'd0;
		soc_ddrphy_record0_cas_n <= 1'd0;
		soc_ddrphy_record0_cs_n <= 1'd0;
		soc_ddrphy_record0_ras_n <= 1'd0;
		soc_ddrphy_record0_we_n <= 1'd0;
		soc_ddrphy_record0_cke <= 1'd0;
		soc_ddrphy_record0_odt <= 1'd0;
		soc_ddrphy_record0_reset_n <= 1'd0;
		soc_ddrphy_record1_address <= 13'd0;
		soc_ddrphy_record1_bank <= 3'd0;
		soc_ddrphy_record1_cas_n <= 1'd0;
		soc_ddrphy_record1_cs_n <= 1'd0;
		soc_ddrphy_record1_ras_n <= 1'd0;
		soc_ddrphy_record1_we_n <= 1'd0;
		soc_ddrphy_record1_cke <= 1'd0;
		soc_ddrphy_record1_odt <= 1'd0;
		soc_ddrphy_record1_reset_n <= 1'd0;
		soc_ddrphy_postamble <= 1'd0;
		soc_ddrphy_r_dfi_wrdata_en <= 3'd0;
	end
end

always @(posedge sys_clk) begin
	if ((soc_videosoc_ctrl_bus_errors != 32'd4294967295)) begin
		if (soc_videosoc_ctrl_bus_error) begin
			soc_videosoc_ctrl_bus_errors <= (soc_videosoc_ctrl_bus_errors + 1'd1);
		end
	end
	soc_videosoc_rom_bus_ack <= 1'd0;
	if (((soc_videosoc_rom_bus_cyc & soc_videosoc_rom_bus_stb) & (~soc_videosoc_rom_bus_ack))) begin
		soc_videosoc_rom_bus_ack <= 1'd1;
	end
	soc_videosoc_sram_bus_ack <= 1'd0;
	if (((soc_videosoc_sram_bus_cyc & soc_videosoc_sram_bus_stb) & (~soc_videosoc_sram_bus_ack))) begin
		soc_videosoc_sram_bus_ack <= 1'd1;
	end
	soc_videosoc_interface_we <= 1'd0;
	soc_videosoc_interface_dat_w <= soc_videosoc_bus_wishbone_dat_w;
	soc_videosoc_interface_adr <= soc_videosoc_bus_wishbone_adr;
	soc_videosoc_bus_wishbone_dat_r <= soc_videosoc_interface_dat_r;
	if ((soc_videosoc_counter == 1'd1)) begin
		soc_videosoc_interface_we <= soc_videosoc_bus_wishbone_we;
	end
	if ((soc_videosoc_counter == 2'd2)) begin
		soc_videosoc_bus_wishbone_ack <= 1'd1;
	end
	if ((soc_videosoc_counter == 2'd3)) begin
		soc_videosoc_bus_wishbone_ack <= 1'd0;
	end
	if ((soc_videosoc_counter != 1'd0)) begin
		soc_videosoc_counter <= (soc_videosoc_counter + 1'd1);
	end else begin
		if ((soc_videosoc_bus_wishbone_cyc & soc_videosoc_bus_wishbone_stb)) begin
			soc_videosoc_counter <= 1'd1;
		end
	end
	soc_videosoc_uart_phy_sink_ready <= 1'd0;
	if (((soc_videosoc_uart_phy_sink_valid & (~soc_videosoc_uart_phy_tx_busy)) & (~soc_videosoc_uart_phy_sink_ready))) begin
		soc_videosoc_uart_phy_tx_reg <= soc_videosoc_uart_phy_sink_payload_data;
		soc_videosoc_uart_phy_tx_bitcount <= 1'd0;
		soc_videosoc_uart_phy_tx_busy <= 1'd1;
		serial_tx <= 1'd0;
	end else begin
		if ((soc_videosoc_uart_phy_uart_clk_txen & soc_videosoc_uart_phy_tx_busy)) begin
			soc_videosoc_uart_phy_tx_bitcount <= (soc_videosoc_uart_phy_tx_bitcount + 1'd1);
			if ((soc_videosoc_uart_phy_tx_bitcount == 4'd8)) begin
				serial_tx <= 1'd1;
			end else begin
				if ((soc_videosoc_uart_phy_tx_bitcount == 4'd9)) begin
					serial_tx <= 1'd1;
					soc_videosoc_uart_phy_tx_busy <= 1'd0;
					soc_videosoc_uart_phy_sink_ready <= 1'd1;
				end else begin
					serial_tx <= soc_videosoc_uart_phy_tx_reg[0];
					soc_videosoc_uart_phy_tx_reg <= {1'd0, soc_videosoc_uart_phy_tx_reg[7:1]};
				end
			end
		end
	end
	if (soc_videosoc_uart_phy_tx_busy) begin
		{soc_videosoc_uart_phy_uart_clk_txen, soc_videosoc_uart_phy_phase_accumulator_tx} <= (soc_videosoc_uart_phy_phase_accumulator_tx + soc_videosoc_uart_phy_storage);
	end else begin
		{soc_videosoc_uart_phy_uart_clk_txen, soc_videosoc_uart_phy_phase_accumulator_tx} <= 1'd0;
	end
	soc_videosoc_uart_phy_source_valid <= 1'd0;
	soc_videosoc_uart_phy_rx_r <= soc_videosoc_uart_phy_rx;
	if ((~soc_videosoc_uart_phy_rx_busy)) begin
		if (((~soc_videosoc_uart_phy_rx) & soc_videosoc_uart_phy_rx_r)) begin
			soc_videosoc_uart_phy_rx_busy <= 1'd1;
			soc_videosoc_uart_phy_rx_bitcount <= 1'd0;
		end
	end else begin
		if (soc_videosoc_uart_phy_uart_clk_rxen) begin
			soc_videosoc_uart_phy_rx_bitcount <= (soc_videosoc_uart_phy_rx_bitcount + 1'd1);
			if ((soc_videosoc_uart_phy_rx_bitcount == 1'd0)) begin
				if (soc_videosoc_uart_phy_rx) begin
					soc_videosoc_uart_phy_rx_busy <= 1'd0;
				end
			end else begin
				if ((soc_videosoc_uart_phy_rx_bitcount == 4'd9)) begin
					soc_videosoc_uart_phy_rx_busy <= 1'd0;
					if (soc_videosoc_uart_phy_rx) begin
						soc_videosoc_uart_phy_source_payload_data <= soc_videosoc_uart_phy_rx_reg;
						soc_videosoc_uart_phy_source_valid <= 1'd1;
					end
				end else begin
					soc_videosoc_uart_phy_rx_reg <= {soc_videosoc_uart_phy_rx, soc_videosoc_uart_phy_rx_reg[7:1]};
				end
			end
		end
	end
	if (soc_videosoc_uart_phy_rx_busy) begin
		{soc_videosoc_uart_phy_uart_clk_rxen, soc_videosoc_uart_phy_phase_accumulator_rx} <= (soc_videosoc_uart_phy_phase_accumulator_rx + soc_videosoc_uart_phy_storage);
	end else begin
		{soc_videosoc_uart_phy_uart_clk_rxen, soc_videosoc_uart_phy_phase_accumulator_rx} <= 32'd2147483648;
	end
	if (soc_videosoc_uart_tx_clear) begin
		soc_videosoc_uart_tx_pending <= 1'd0;
	end
	soc_videosoc_uart_tx_old_trigger <= soc_videosoc_uart_tx_trigger;
	if (((~soc_videosoc_uart_tx_trigger) & soc_videosoc_uart_tx_old_trigger)) begin
		soc_videosoc_uart_tx_pending <= 1'd1;
	end
	if (soc_videosoc_uart_rx_clear) begin
		soc_videosoc_uart_rx_pending <= 1'd0;
	end
	soc_videosoc_uart_rx_old_trigger <= soc_videosoc_uart_rx_trigger;
	if (((~soc_videosoc_uart_rx_trigger) & soc_videosoc_uart_rx_old_trigger)) begin
		soc_videosoc_uart_rx_pending <= 1'd1;
	end
	if (soc_videosoc_uart_tx_fifo_syncfifo_re) begin
		soc_videosoc_uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (soc_videosoc_uart_tx_fifo_re) begin
			soc_videosoc_uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((soc_videosoc_uart_tx_fifo_syncfifo_we & soc_videosoc_uart_tx_fifo_syncfifo_writable) & (~soc_videosoc_uart_tx_fifo_replace))) begin
		soc_videosoc_uart_tx_fifo_produce <= (soc_videosoc_uart_tx_fifo_produce + 1'd1);
	end
	if (soc_videosoc_uart_tx_fifo_do_read) begin
		soc_videosoc_uart_tx_fifo_consume <= (soc_videosoc_uart_tx_fifo_consume + 1'd1);
	end
	if (((soc_videosoc_uart_tx_fifo_syncfifo_we & soc_videosoc_uart_tx_fifo_syncfifo_writable) & (~soc_videosoc_uart_tx_fifo_replace))) begin
		if ((~soc_videosoc_uart_tx_fifo_do_read)) begin
			soc_videosoc_uart_tx_fifo_level0 <= (soc_videosoc_uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (soc_videosoc_uart_tx_fifo_do_read) begin
			soc_videosoc_uart_tx_fifo_level0 <= (soc_videosoc_uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (soc_videosoc_uart_rx_fifo_syncfifo_re) begin
		soc_videosoc_uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (soc_videosoc_uart_rx_fifo_re) begin
			soc_videosoc_uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((soc_videosoc_uart_rx_fifo_syncfifo_we & soc_videosoc_uart_rx_fifo_syncfifo_writable) & (~soc_videosoc_uart_rx_fifo_replace))) begin
		soc_videosoc_uart_rx_fifo_produce <= (soc_videosoc_uart_rx_fifo_produce + 1'd1);
	end
	if (soc_videosoc_uart_rx_fifo_do_read) begin
		soc_videosoc_uart_rx_fifo_consume <= (soc_videosoc_uart_rx_fifo_consume + 1'd1);
	end
	if (((soc_videosoc_uart_rx_fifo_syncfifo_we & soc_videosoc_uart_rx_fifo_syncfifo_writable) & (~soc_videosoc_uart_rx_fifo_replace))) begin
		if ((~soc_videosoc_uart_rx_fifo_do_read)) begin
			soc_videosoc_uart_rx_fifo_level0 <= (soc_videosoc_uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (soc_videosoc_uart_rx_fifo_do_read) begin
			soc_videosoc_uart_rx_fifo_level0 <= (soc_videosoc_uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (soc_videosoc_uart_reset) begin
		soc_videosoc_uart_tx_pending <= 1'd0;
		soc_videosoc_uart_tx_old_trigger <= 1'd0;
		soc_videosoc_uart_rx_pending <= 1'd0;
		soc_videosoc_uart_rx_old_trigger <= 1'd0;
		soc_videosoc_uart_tx_fifo_readable <= 1'd0;
		soc_videosoc_uart_tx_fifo_level0 <= 5'd0;
		soc_videosoc_uart_tx_fifo_produce <= 4'd0;
		soc_videosoc_uart_tx_fifo_consume <= 4'd0;
		soc_videosoc_uart_rx_fifo_readable <= 1'd0;
		soc_videosoc_uart_rx_fifo_level0 <= 5'd0;
		soc_videosoc_uart_rx_fifo_produce <= 4'd0;
		soc_videosoc_uart_rx_fifo_consume <= 4'd0;
	end
	if (soc_videosoc_timer0_en_storage) begin
		if ((soc_videosoc_timer0_value == 1'd0)) begin
			soc_videosoc_timer0_value <= soc_videosoc_timer0_reload_storage;
		end else begin
			soc_videosoc_timer0_value <= (soc_videosoc_timer0_value - 1'd1);
		end
	end else begin
		soc_videosoc_timer0_value <= soc_videosoc_timer0_load_storage;
	end
	if (soc_videosoc_timer0_update_value_re) begin
		soc_videosoc_timer0_value_status <= soc_videosoc_timer0_value;
	end
	if (soc_videosoc_timer0_zero_clear) begin
		soc_videosoc_timer0_zero_pending <= 1'd0;
	end
	soc_videosoc_timer0_zero_old_trigger <= soc_videosoc_timer0_zero_trigger;
	if (((~soc_videosoc_timer0_zero_trigger) & soc_videosoc_timer0_zero_old_trigger)) begin
		soc_videosoc_timer0_zero_pending <= 1'd1;
	end
	if ((soc_dna_cnt < 7'd114)) begin
		soc_dna_cnt <= (soc_dna_cnt + 1'd1);
		if (soc_dna_cnt[0]) begin
			soc_dna_status <= {soc_dna_status, soc_dna_do};
		end
	end
	if ((soc_spiflash_i1 == 1'd1)) begin
		soc_spiflash_clk <= 1'd1;
		soc_spiflash_dqi <= soc_spiflash_i0;
	end
	if ((soc_spiflash_i1 == 2'd3)) begin
		soc_spiflash_i1 <= 1'd0;
		soc_spiflash_clk <= 1'd0;
		soc_spiflash_sr <= {soc_spiflash_sr[27:0], soc_spiflash_dqi};
	end else begin
		soc_spiflash_i1 <= (soc_spiflash_i1 + 1'd1);
	end
	if ((((soc_spiflash_bus_cyc & soc_spiflash_bus_stb) & (soc_spiflash_i1 == 2'd3)) & (soc_spiflash_counter == 1'd0))) begin
		soc_spiflash_dq_oe <= 1'd1;
		soc_spiflash_cs_n <= 1'd0;
		soc_spiflash_sr[31:0] <= 32'd4294901503;
	end
	if ((soc_spiflash_counter == 6'd32)) begin
		soc_spiflash_sr[31:8] <= {soc_spiflash_bus_adr, {2{1'd0}}};
	end
	if ((soc_spiflash_counter == 6'd56)) begin
		soc_spiflash_dq_oe <= 1'd0;
	end
	if ((soc_spiflash_counter == 8'd128)) begin
		soc_spiflash_bus_ack <= 1'd1;
		soc_spiflash_cs_n <= 1'd1;
	end
	if ((soc_spiflash_counter == 8'd129)) begin
		soc_spiflash_bus_ack <= 1'd0;
	end
	if ((soc_spiflash_counter == 8'd133)) begin
	end
	if ((soc_spiflash_counter == 8'd133)) begin
		soc_spiflash_counter <= 1'd0;
	end else begin
		if ((soc_spiflash_counter != 1'd0)) begin
			soc_spiflash_counter <= (soc_spiflash_counter + 1'd1);
		end else begin
			if (((soc_spiflash_bus_cyc & soc_spiflash_bus_stb) & (soc_spiflash_i1 == 2'd3))) begin
				soc_spiflash_counter <= 1'd1;
			end
		end
	end
	soc_ddrphy_phase_sys <= soc_ddrphy_phase_half;
	if ((soc_ddrphy_bitslip_cnt == 1'd0)) begin
		soc_ddrphy_bitslip_inc <= 1'd0;
	end else begin
		soc_ddrphy_bitslip_cnt <= (soc_ddrphy_bitslip_cnt + 1'd1);
		soc_ddrphy_bitslip_inc <= 1'd1;
	end
	soc_ddrphy_record2_wrdata <= soc_ddrphy_dfi_p0_wrdata;
	soc_ddrphy_record2_wrdata_mask <= soc_ddrphy_dfi_p0_wrdata_mask;
	soc_ddrphy_record3_wrdata <= soc_ddrphy_dfi_p1_wrdata;
	soc_ddrphy_record3_wrdata_mask <= soc_ddrphy_dfi_p1_wrdata_mask;
	soc_ddrphy_drive_dq_n1 <= soc_ddrphy_drive_dq_n0;
	soc_ddrphy_wrdata_en_d <= soc_ddrphy_wrdata_en;
	soc_ddrphy_rddata_sr <= {soc_ddrphy_rddata_en, soc_ddrphy_rddata_sr[4:1]};
	if (soc_videosoc_sdram_inti_p0_rddata_valid) begin
		soc_videosoc_sdram_phaseinjector0_status <= soc_videosoc_sdram_inti_p0_rddata;
	end
	if (soc_videosoc_sdram_inti_p1_rddata_valid) begin
		soc_videosoc_sdram_phaseinjector1_status <= soc_videosoc_sdram_inti_p1_rddata;
	end
	if (soc_videosoc_sdram_timer_wait) begin
		if ((~soc_videosoc_sdram_timer_done)) begin
			if ((soc_videosoc_sdram_timer_load & (soc_videosoc_sdram_timer_load_count < soc_videosoc_sdram_timer_count))) begin
				soc_videosoc_sdram_timer_count <= soc_videosoc_sdram_timer_load_count;
			end else begin
				soc_videosoc_sdram_timer_count <= (soc_videosoc_sdram_timer_count - 1'd1);
			end
		end
	end else begin
		soc_videosoc_sdram_timer_count <= 10'd585;
	end
	if (soc_videosoc_sdram_timer_reset) begin
		soc_videosoc_sdram_timer_count <= 10'd585;
	end
	soc_videosoc_sdram_cmd_payload_a <= 11'd1024;
	soc_videosoc_sdram_cmd_payload_ba <= 1'd0;
	soc_videosoc_sdram_cmd_payload_cas <= 1'd0;
	soc_videosoc_sdram_cmd_payload_ras <= 1'd0;
	soc_videosoc_sdram_cmd_payload_we <= 1'd0;
	soc_videosoc_sdram_generator_done <= 1'd0;
	if ((soc_videosoc_sdram_generator_start & (soc_videosoc_sdram_generator_counter == 1'd0))) begin
		soc_videosoc_sdram_cmd_payload_ras <= 1'd1;
		soc_videosoc_sdram_cmd_payload_we <= 1'd1;
	end
	if ((soc_videosoc_sdram_generator_counter == 2'd2)) begin
		soc_videosoc_sdram_cmd_payload_cas <= 1'd1;
		soc_videosoc_sdram_cmd_payload_ras <= 1'd1;
	end
	if ((soc_videosoc_sdram_generator_counter == 4'd13)) begin
		soc_videosoc_sdram_generator_done <= 1'd1;
	end
	if ((soc_videosoc_sdram_generator_counter == 4'd13)) begin
		soc_videosoc_sdram_generator_counter <= 1'd0;
	end else begin
		if ((soc_videosoc_sdram_generator_counter != 1'd0)) begin
			soc_videosoc_sdram_generator_counter <= (soc_videosoc_sdram_generator_counter + 1'd1);
		end else begin
			if (soc_videosoc_sdram_generator_start) begin
				soc_videosoc_sdram_generator_counter <= 1'd1;
			end
		end
	end
	vns_refresher_state <= vns_refresher_next_state;
	if (soc_videosoc_sdram_bankmachine0_row_close) begin
		soc_videosoc_sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine0_row_open) begin
			soc_videosoc_sdram_bankmachine0_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine0_row <= soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine0_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine0_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine0_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine0_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine0_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine0_twtpcon_count <= (soc_videosoc_sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine0_state <= vns_bankmachine0_next_state;
	if (soc_videosoc_sdram_bankmachine1_row_close) begin
		soc_videosoc_sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine1_row_open) begin
			soc_videosoc_sdram_bankmachine1_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine1_row <= soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine1_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine1_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine1_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine1_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine1_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine1_twtpcon_count <= (soc_videosoc_sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine1_state <= vns_bankmachine1_next_state;
	if (soc_videosoc_sdram_bankmachine2_row_close) begin
		soc_videosoc_sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine2_row_open) begin
			soc_videosoc_sdram_bankmachine2_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine2_row <= soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine2_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine2_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine2_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine2_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine2_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine2_twtpcon_count <= (soc_videosoc_sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine2_state <= vns_bankmachine2_next_state;
	if (soc_videosoc_sdram_bankmachine3_row_close) begin
		soc_videosoc_sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine3_row_open) begin
			soc_videosoc_sdram_bankmachine3_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine3_row <= soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine3_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine3_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine3_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine3_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine3_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine3_twtpcon_count <= (soc_videosoc_sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine3_state <= vns_bankmachine3_next_state;
	if (soc_videosoc_sdram_bankmachine4_row_close) begin
		soc_videosoc_sdram_bankmachine4_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine4_row_open) begin
			soc_videosoc_sdram_bankmachine4_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine4_row <= soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine4_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine4_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine4_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine4_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine4_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine4_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine4_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine4_twtpcon_count <= (soc_videosoc_sdram_bankmachine4_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine4_state <= vns_bankmachine4_next_state;
	if (soc_videosoc_sdram_bankmachine5_row_close) begin
		soc_videosoc_sdram_bankmachine5_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine5_row_open) begin
			soc_videosoc_sdram_bankmachine5_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine5_row <= soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine5_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine5_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine5_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine5_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine5_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine5_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine5_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine5_twtpcon_count <= (soc_videosoc_sdram_bankmachine5_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine5_state <= vns_bankmachine5_next_state;
	if (soc_videosoc_sdram_bankmachine6_row_close) begin
		soc_videosoc_sdram_bankmachine6_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine6_row_open) begin
			soc_videosoc_sdram_bankmachine6_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine6_row <= soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine6_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine6_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine6_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine6_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine6_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine6_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine6_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine6_twtpcon_count <= (soc_videosoc_sdram_bankmachine6_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine6_state <= vns_bankmachine6_next_state;
	if (soc_videosoc_sdram_bankmachine7_row_close) begin
		soc_videosoc_sdram_bankmachine7_row_opened <= 1'd0;
	end else begin
		if (soc_videosoc_sdram_bankmachine7_row_open) begin
			soc_videosoc_sdram_bankmachine7_row_opened <= 1'd1;
			soc_videosoc_sdram_bankmachine7_row <= soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8];
		end
	end
	if (((soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
		soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin
		if ((~soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin
			soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin
			soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_videosoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n <= soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_valid;
	end
	if (soc_videosoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine7_cmd_buffer_first_n <= (soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_first);
		soc_videosoc_sdram_bankmachine7_cmd_buffer_last_n <= (soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_valid & soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_last);
	end
	if (soc_videosoc_sdram_bankmachine7_cmd_buffer_pipe_ce) begin
		soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_payload_we;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= soc_videosoc_sdram_bankmachine7_cmd_buffer_sink_payload_addr;
	end
	if (soc_videosoc_sdram_bankmachine7_twtpcon_valid) begin
		soc_videosoc_sdram_bankmachine7_twtpcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_bankmachine7_twtpcon_ready)) begin
			soc_videosoc_sdram_bankmachine7_twtpcon_count <= (soc_videosoc_sdram_bankmachine7_twtpcon_count - 1'd1);
			if ((soc_videosoc_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
				soc_videosoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine7_state <= vns_bankmachine7_next_state;
	if ((~soc_videosoc_sdram_en0)) begin
		soc_videosoc_sdram_time0 <= 5'd31;
	end else begin
		if ((~soc_videosoc_sdram_max_time0)) begin
			soc_videosoc_sdram_time0 <= (soc_videosoc_sdram_time0 - 1'd1);
		end
	end
	if ((~soc_videosoc_sdram_en1)) begin
		soc_videosoc_sdram_time1 <= 4'd15;
	end else begin
		if ((~soc_videosoc_sdram_max_time1)) begin
			soc_videosoc_sdram_time1 <= (soc_videosoc_sdram_time1 - 1'd1);
		end
	end
	if (soc_videosoc_sdram_choose_cmd_ce) begin
		case (soc_videosoc_sdram_choose_cmd_grant)
			1'd0: begin
				if (soc_videosoc_sdram_choose_cmd_request[1]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[2]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[3]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 2'd3;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[4]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 3'd4;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[5]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 3'd5;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[6]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 3'd6;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[7]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (soc_videosoc_sdram_choose_cmd_request[2]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[3]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[4]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 3'd4;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[5]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 3'd5;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[6]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 3'd6;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[7]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 3'd7;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[0]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (soc_videosoc_sdram_choose_cmd_request[3]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[4]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 3'd4;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[5]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 3'd5;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[6]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 3'd6;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[7]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 3'd7;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[0]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 1'd0;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[1]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (soc_videosoc_sdram_choose_cmd_request[4]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 3'd4;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[5]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 3'd5;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[6]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 3'd6;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[7]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 3'd7;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[0]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 1'd0;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[1]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 1'd1;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[2]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (soc_videosoc_sdram_choose_cmd_request[5]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 3'd5;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[6]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 3'd6;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[7]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 3'd7;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[0]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 1'd0;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[1]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 1'd1;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[2]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 2'd2;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[3]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (soc_videosoc_sdram_choose_cmd_request[6]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 3'd6;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[7]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 3'd7;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[0]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 1'd0;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[1]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 1'd1;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[2]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 2'd2;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[3]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 2'd3;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[4]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (soc_videosoc_sdram_choose_cmd_request[7]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 3'd7;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[0]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[1]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 1'd1;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[2]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 2'd2;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[3]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 2'd3;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[4]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 3'd4;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[5]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (soc_videosoc_sdram_choose_cmd_request[0]) begin
					soc_videosoc_sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (soc_videosoc_sdram_choose_cmd_request[1]) begin
						soc_videosoc_sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (soc_videosoc_sdram_choose_cmd_request[2]) begin
							soc_videosoc_sdram_choose_cmd_grant <= 2'd2;
						end else begin
							if (soc_videosoc_sdram_choose_cmd_request[3]) begin
								soc_videosoc_sdram_choose_cmd_grant <= 2'd3;
							end else begin
								if (soc_videosoc_sdram_choose_cmd_request[4]) begin
									soc_videosoc_sdram_choose_cmd_grant <= 3'd4;
								end else begin
									if (soc_videosoc_sdram_choose_cmd_request[5]) begin
										soc_videosoc_sdram_choose_cmd_grant <= 3'd5;
									end else begin
										if (soc_videosoc_sdram_choose_cmd_request[6]) begin
											soc_videosoc_sdram_choose_cmd_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	if (soc_videosoc_sdram_choose_req_ce) begin
		case (soc_videosoc_sdram_choose_req_grant)
			1'd0: begin
				if (soc_videosoc_sdram_choose_req_request[1]) begin
					soc_videosoc_sdram_choose_req_grant <= 1'd1;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[2]) begin
						soc_videosoc_sdram_choose_req_grant <= 2'd2;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[3]) begin
							soc_videosoc_sdram_choose_req_grant <= 2'd3;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[4]) begin
								soc_videosoc_sdram_choose_req_grant <= 3'd4;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[5]) begin
									soc_videosoc_sdram_choose_req_grant <= 3'd5;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[6]) begin
										soc_videosoc_sdram_choose_req_grant <= 3'd6;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[7]) begin
											soc_videosoc_sdram_choose_req_grant <= 3'd7;
										end
									end
								end
							end
						end
					end
				end
			end
			1'd1: begin
				if (soc_videosoc_sdram_choose_req_request[2]) begin
					soc_videosoc_sdram_choose_req_grant <= 2'd2;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[3]) begin
						soc_videosoc_sdram_choose_req_grant <= 2'd3;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[4]) begin
							soc_videosoc_sdram_choose_req_grant <= 3'd4;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[5]) begin
								soc_videosoc_sdram_choose_req_grant <= 3'd5;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[6]) begin
									soc_videosoc_sdram_choose_req_grant <= 3'd6;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[7]) begin
										soc_videosoc_sdram_choose_req_grant <= 3'd7;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[0]) begin
											soc_videosoc_sdram_choose_req_grant <= 1'd0;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd2: begin
				if (soc_videosoc_sdram_choose_req_request[3]) begin
					soc_videosoc_sdram_choose_req_grant <= 2'd3;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[4]) begin
						soc_videosoc_sdram_choose_req_grant <= 3'd4;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[5]) begin
							soc_videosoc_sdram_choose_req_grant <= 3'd5;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[6]) begin
								soc_videosoc_sdram_choose_req_grant <= 3'd6;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[7]) begin
									soc_videosoc_sdram_choose_req_grant <= 3'd7;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[0]) begin
										soc_videosoc_sdram_choose_req_grant <= 1'd0;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[1]) begin
											soc_videosoc_sdram_choose_req_grant <= 1'd1;
										end
									end
								end
							end
						end
					end
				end
			end
			2'd3: begin
				if (soc_videosoc_sdram_choose_req_request[4]) begin
					soc_videosoc_sdram_choose_req_grant <= 3'd4;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[5]) begin
						soc_videosoc_sdram_choose_req_grant <= 3'd5;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[6]) begin
							soc_videosoc_sdram_choose_req_grant <= 3'd6;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[7]) begin
								soc_videosoc_sdram_choose_req_grant <= 3'd7;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[0]) begin
									soc_videosoc_sdram_choose_req_grant <= 1'd0;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[1]) begin
										soc_videosoc_sdram_choose_req_grant <= 1'd1;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[2]) begin
											soc_videosoc_sdram_choose_req_grant <= 2'd2;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd4: begin
				if (soc_videosoc_sdram_choose_req_request[5]) begin
					soc_videosoc_sdram_choose_req_grant <= 3'd5;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[6]) begin
						soc_videosoc_sdram_choose_req_grant <= 3'd6;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[7]) begin
							soc_videosoc_sdram_choose_req_grant <= 3'd7;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[0]) begin
								soc_videosoc_sdram_choose_req_grant <= 1'd0;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[1]) begin
									soc_videosoc_sdram_choose_req_grant <= 1'd1;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[2]) begin
										soc_videosoc_sdram_choose_req_grant <= 2'd2;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[3]) begin
											soc_videosoc_sdram_choose_req_grant <= 2'd3;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd5: begin
				if (soc_videosoc_sdram_choose_req_request[6]) begin
					soc_videosoc_sdram_choose_req_grant <= 3'd6;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[7]) begin
						soc_videosoc_sdram_choose_req_grant <= 3'd7;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[0]) begin
							soc_videosoc_sdram_choose_req_grant <= 1'd0;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[1]) begin
								soc_videosoc_sdram_choose_req_grant <= 1'd1;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[2]) begin
									soc_videosoc_sdram_choose_req_grant <= 2'd2;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[3]) begin
										soc_videosoc_sdram_choose_req_grant <= 2'd3;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[4]) begin
											soc_videosoc_sdram_choose_req_grant <= 3'd4;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd6: begin
				if (soc_videosoc_sdram_choose_req_request[7]) begin
					soc_videosoc_sdram_choose_req_grant <= 3'd7;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[0]) begin
						soc_videosoc_sdram_choose_req_grant <= 1'd0;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[1]) begin
							soc_videosoc_sdram_choose_req_grant <= 1'd1;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[2]) begin
								soc_videosoc_sdram_choose_req_grant <= 2'd2;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[3]) begin
									soc_videosoc_sdram_choose_req_grant <= 2'd3;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[4]) begin
										soc_videosoc_sdram_choose_req_grant <= 3'd4;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[5]) begin
											soc_videosoc_sdram_choose_req_grant <= 3'd5;
										end
									end
								end
							end
						end
					end
				end
			end
			3'd7: begin
				if (soc_videosoc_sdram_choose_req_request[0]) begin
					soc_videosoc_sdram_choose_req_grant <= 1'd0;
				end else begin
					if (soc_videosoc_sdram_choose_req_request[1]) begin
						soc_videosoc_sdram_choose_req_grant <= 1'd1;
					end else begin
						if (soc_videosoc_sdram_choose_req_request[2]) begin
							soc_videosoc_sdram_choose_req_grant <= 2'd2;
						end else begin
							if (soc_videosoc_sdram_choose_req_request[3]) begin
								soc_videosoc_sdram_choose_req_grant <= 2'd3;
							end else begin
								if (soc_videosoc_sdram_choose_req_request[4]) begin
									soc_videosoc_sdram_choose_req_grant <= 3'd4;
								end else begin
									if (soc_videosoc_sdram_choose_req_request[5]) begin
										soc_videosoc_sdram_choose_req_grant <= 3'd5;
									end else begin
										if (soc_videosoc_sdram_choose_req_request[6]) begin
											soc_videosoc_sdram_choose_req_grant <= 3'd6;
										end
									end
								end
							end
						end
					end
				end
			end
		endcase
	end
	soc_videosoc_sdram_dfi_p0_cs_n <= 1'd0;
	soc_videosoc_sdram_dfi_p0_bank <= vns_sync_rhs_array_muxed7;
	soc_videosoc_sdram_dfi_p0_address <= vns_sync_rhs_array_muxed8;
	soc_videosoc_sdram_dfi_p0_cas_n <= (~vns_sync_rhs_array_muxed9);
	soc_videosoc_sdram_dfi_p0_ras_n <= (~vns_sync_rhs_array_muxed10);
	soc_videosoc_sdram_dfi_p0_we_n <= (~vns_sync_rhs_array_muxed11);
	soc_videosoc_sdram_dfi_p0_rddata_en <= vns_sync_rhs_array_muxed12;
	soc_videosoc_sdram_dfi_p0_wrdata_en <= vns_sync_rhs_array_muxed13;
	soc_videosoc_sdram_dfi_p1_cs_n <= 1'd0;
	soc_videosoc_sdram_dfi_p1_bank <= vns_sync_rhs_array_muxed14;
	soc_videosoc_sdram_dfi_p1_address <= vns_sync_rhs_array_muxed15;
	soc_videosoc_sdram_dfi_p1_cas_n <= (~vns_sync_rhs_array_muxed16);
	soc_videosoc_sdram_dfi_p1_ras_n <= (~vns_sync_rhs_array_muxed17);
	soc_videosoc_sdram_dfi_p1_we_n <= (~vns_sync_rhs_array_muxed18);
	soc_videosoc_sdram_dfi_p1_rddata_en <= vns_sync_rhs_array_muxed19;
	soc_videosoc_sdram_dfi_p1_wrdata_en <= vns_sync_rhs_array_muxed20;
	if (soc_videosoc_sdram_tccdcon_valid) begin
		soc_videosoc_sdram_tccdcon_count <= 1'd0;
		if (1'd1) begin
			soc_videosoc_sdram_tccdcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_tccdcon_ready)) begin
			soc_videosoc_sdram_tccdcon_count <= (soc_videosoc_sdram_tccdcon_count - 1'd1);
			if ((soc_videosoc_sdram_tccdcon_count == 1'd1)) begin
				soc_videosoc_sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (soc_videosoc_sdram_twtrcon_valid) begin
		soc_videosoc_sdram_twtrcon_count <= 3'd4;
		if (1'd0) begin
			soc_videosoc_sdram_twtrcon_ready <= 1'd1;
		end else begin
			soc_videosoc_sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_videosoc_sdram_twtrcon_ready)) begin
			soc_videosoc_sdram_twtrcon_count <= (soc_videosoc_sdram_twtrcon_count - 1'd1);
			if ((soc_videosoc_sdram_twtrcon_count == 1'd1)) begin
				soc_videosoc_sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	vns_multiplexer_state <= vns_multiplexer_next_state;
	soc_videosoc_sdram_bandwidth_cmd_valid <= soc_videosoc_sdram_choose_req_cmd_valid;
	soc_videosoc_sdram_bandwidth_cmd_ready <= soc_videosoc_sdram_choose_req_cmd_ready;
	soc_videosoc_sdram_bandwidth_cmd_is_read <= soc_videosoc_sdram_choose_req_cmd_payload_is_read;
	soc_videosoc_sdram_bandwidth_cmd_is_write <= soc_videosoc_sdram_choose_req_cmd_payload_is_write;
	{soc_videosoc_sdram_bandwidth_period, soc_videosoc_sdram_bandwidth_counter} <= (soc_videosoc_sdram_bandwidth_counter + 1'd1);
	if (soc_videosoc_sdram_bandwidth_period) begin
		soc_videosoc_sdram_bandwidth_nreads_r <= soc_videosoc_sdram_bandwidth_nreads;
		soc_videosoc_sdram_bandwidth_nwrites_r <= soc_videosoc_sdram_bandwidth_nwrites;
		soc_videosoc_sdram_bandwidth_nreads <= 1'd0;
		soc_videosoc_sdram_bandwidth_nwrites <= 1'd0;
	end else begin
		if ((soc_videosoc_sdram_bandwidth_cmd_valid & soc_videosoc_sdram_bandwidth_cmd_ready)) begin
			if (soc_videosoc_sdram_bandwidth_cmd_is_read) begin
				soc_videosoc_sdram_bandwidth_nreads <= (soc_videosoc_sdram_bandwidth_nreads + 1'd1);
			end
			if (soc_videosoc_sdram_bandwidth_cmd_is_write) begin
				soc_videosoc_sdram_bandwidth_nwrites <= (soc_videosoc_sdram_bandwidth_nwrites + 1'd1);
			end
		end
	end
	if (soc_videosoc_sdram_bandwidth_update_re) begin
		soc_videosoc_sdram_bandwidth_nreads_status <= soc_videosoc_sdram_bandwidth_nreads_r;
		soc_videosoc_sdram_bandwidth_nwrites_status <= soc_videosoc_sdram_bandwidth_nwrites_r;
	end
	if (((vns_roundrobin0_grant == 3'd4) & soc_videosoc_sdram_interface_bank0_rdata_valid)) begin
		vns_rbank <= 1'd0;
	end
	if (((vns_roundrobin0_grant == 3'd4) & soc_videosoc_sdram_interface_bank0_wdata_ready)) begin
		vns_wbank <= 1'd0;
	end
	if (((vns_roundrobin1_grant == 3'd4) & soc_videosoc_sdram_interface_bank1_rdata_valid)) begin
		vns_rbank <= 1'd1;
	end
	if (((vns_roundrobin1_grant == 3'd4) & soc_videosoc_sdram_interface_bank1_wdata_ready)) begin
		vns_wbank <= 1'd1;
	end
	if (((vns_roundrobin2_grant == 3'd4) & soc_videosoc_sdram_interface_bank2_rdata_valid)) begin
		vns_rbank <= 2'd2;
	end
	if (((vns_roundrobin2_grant == 3'd4) & soc_videosoc_sdram_interface_bank2_wdata_ready)) begin
		vns_wbank <= 2'd2;
	end
	if (((vns_roundrobin3_grant == 3'd4) & soc_videosoc_sdram_interface_bank3_rdata_valid)) begin
		vns_rbank <= 2'd3;
	end
	if (((vns_roundrobin3_grant == 3'd4) & soc_videosoc_sdram_interface_bank3_wdata_ready)) begin
		vns_wbank <= 2'd3;
	end
	if (((vns_roundrobin4_grant == 3'd4) & soc_videosoc_sdram_interface_bank4_rdata_valid)) begin
		vns_rbank <= 3'd4;
	end
	if (((vns_roundrobin4_grant == 3'd4) & soc_videosoc_sdram_interface_bank4_wdata_ready)) begin
		vns_wbank <= 3'd4;
	end
	if (((vns_roundrobin5_grant == 3'd4) & soc_videosoc_sdram_interface_bank5_rdata_valid)) begin
		vns_rbank <= 3'd5;
	end
	if (((vns_roundrobin5_grant == 3'd4) & soc_videosoc_sdram_interface_bank5_wdata_ready)) begin
		vns_wbank <= 3'd5;
	end
	if (((vns_roundrobin6_grant == 3'd4) & soc_videosoc_sdram_interface_bank6_rdata_valid)) begin
		vns_rbank <= 3'd6;
	end
	if (((vns_roundrobin6_grant == 3'd4) & soc_videosoc_sdram_interface_bank6_wdata_ready)) begin
		vns_wbank <= 3'd6;
	end
	if (((vns_roundrobin7_grant == 3'd4) & soc_videosoc_sdram_interface_bank7_rdata_valid)) begin
		vns_rbank <= 3'd7;
	end
	if (((vns_roundrobin7_grant == 3'd4) & soc_videosoc_sdram_interface_bank7_wdata_ready)) begin
		vns_wbank <= 3'd7;
	end
	vns_new_master_wdata_ready0 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 1'd0) & soc_videosoc_sdram_interface_bank0_wdata_ready)) | ((vns_roundrobin1_grant == 1'd0) & soc_videosoc_sdram_interface_bank1_wdata_ready)) | ((vns_roundrobin2_grant == 1'd0) & soc_videosoc_sdram_interface_bank2_wdata_ready)) | ((vns_roundrobin3_grant == 1'd0) & soc_videosoc_sdram_interface_bank3_wdata_ready)) | ((vns_roundrobin4_grant == 1'd0) & soc_videosoc_sdram_interface_bank4_wdata_ready)) | ((vns_roundrobin5_grant == 1'd0) & soc_videosoc_sdram_interface_bank5_wdata_ready)) | ((vns_roundrobin6_grant == 1'd0) & soc_videosoc_sdram_interface_bank6_wdata_ready)) | ((vns_roundrobin7_grant == 1'd0) & soc_videosoc_sdram_interface_bank7_wdata_ready));
	vns_new_master_wdata_ready1 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 1'd1) & soc_videosoc_sdram_interface_bank0_wdata_ready)) | ((vns_roundrobin1_grant == 1'd1) & soc_videosoc_sdram_interface_bank1_wdata_ready)) | ((vns_roundrobin2_grant == 1'd1) & soc_videosoc_sdram_interface_bank2_wdata_ready)) | ((vns_roundrobin3_grant == 1'd1) & soc_videosoc_sdram_interface_bank3_wdata_ready)) | ((vns_roundrobin4_grant == 1'd1) & soc_videosoc_sdram_interface_bank4_wdata_ready)) | ((vns_roundrobin5_grant == 1'd1) & soc_videosoc_sdram_interface_bank5_wdata_ready)) | ((vns_roundrobin6_grant == 1'd1) & soc_videosoc_sdram_interface_bank6_wdata_ready)) | ((vns_roundrobin7_grant == 1'd1) & soc_videosoc_sdram_interface_bank7_wdata_ready));
	vns_new_master_wdata_ready2 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 2'd2) & soc_videosoc_sdram_interface_bank0_wdata_ready)) | ((vns_roundrobin1_grant == 2'd2) & soc_videosoc_sdram_interface_bank1_wdata_ready)) | ((vns_roundrobin2_grant == 2'd2) & soc_videosoc_sdram_interface_bank2_wdata_ready)) | ((vns_roundrobin3_grant == 2'd2) & soc_videosoc_sdram_interface_bank3_wdata_ready)) | ((vns_roundrobin4_grant == 2'd2) & soc_videosoc_sdram_interface_bank4_wdata_ready)) | ((vns_roundrobin5_grant == 2'd2) & soc_videosoc_sdram_interface_bank5_wdata_ready)) | ((vns_roundrobin6_grant == 2'd2) & soc_videosoc_sdram_interface_bank6_wdata_ready)) | ((vns_roundrobin7_grant == 2'd2) & soc_videosoc_sdram_interface_bank7_wdata_ready));
	vns_new_master_wdata_ready3 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 2'd3) & soc_videosoc_sdram_interface_bank0_wdata_ready)) | ((vns_roundrobin1_grant == 2'd3) & soc_videosoc_sdram_interface_bank1_wdata_ready)) | ((vns_roundrobin2_grant == 2'd3) & soc_videosoc_sdram_interface_bank2_wdata_ready)) | ((vns_roundrobin3_grant == 2'd3) & soc_videosoc_sdram_interface_bank3_wdata_ready)) | ((vns_roundrobin4_grant == 2'd3) & soc_videosoc_sdram_interface_bank4_wdata_ready)) | ((vns_roundrobin5_grant == 2'd3) & soc_videosoc_sdram_interface_bank5_wdata_ready)) | ((vns_roundrobin6_grant == 2'd3) & soc_videosoc_sdram_interface_bank6_wdata_ready)) | ((vns_roundrobin7_grant == 2'd3) & soc_videosoc_sdram_interface_bank7_wdata_ready));
	vns_new_master_wdata_ready4 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 3'd4) & soc_videosoc_sdram_interface_bank0_wdata_ready)) | ((vns_roundrobin1_grant == 3'd4) & soc_videosoc_sdram_interface_bank1_wdata_ready)) | ((vns_roundrobin2_grant == 3'd4) & soc_videosoc_sdram_interface_bank2_wdata_ready)) | ((vns_roundrobin3_grant == 3'd4) & soc_videosoc_sdram_interface_bank3_wdata_ready)) | ((vns_roundrobin4_grant == 3'd4) & soc_videosoc_sdram_interface_bank4_wdata_ready)) | ((vns_roundrobin5_grant == 3'd4) & soc_videosoc_sdram_interface_bank5_wdata_ready)) | ((vns_roundrobin6_grant == 3'd4) & soc_videosoc_sdram_interface_bank6_wdata_ready)) | ((vns_roundrobin7_grant == 3'd4) & soc_videosoc_sdram_interface_bank7_wdata_ready));
	vns_new_master_rdata_valid0 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 1'd0) & soc_videosoc_sdram_interface_bank0_rdata_valid)) | ((vns_roundrobin1_grant == 1'd0) & soc_videosoc_sdram_interface_bank1_rdata_valid)) | ((vns_roundrobin2_grant == 1'd0) & soc_videosoc_sdram_interface_bank2_rdata_valid)) | ((vns_roundrobin3_grant == 1'd0) & soc_videosoc_sdram_interface_bank3_rdata_valid)) | ((vns_roundrobin4_grant == 1'd0) & soc_videosoc_sdram_interface_bank4_rdata_valid)) | ((vns_roundrobin5_grant == 1'd0) & soc_videosoc_sdram_interface_bank5_rdata_valid)) | ((vns_roundrobin6_grant == 1'd0) & soc_videosoc_sdram_interface_bank6_rdata_valid)) | ((vns_roundrobin7_grant == 1'd0) & soc_videosoc_sdram_interface_bank7_rdata_valid));
	vns_new_master_rdata_valid1 <= vns_new_master_rdata_valid0;
	vns_new_master_rdata_valid2 <= vns_new_master_rdata_valid1;
	vns_new_master_rdata_valid3 <= vns_new_master_rdata_valid2;
	vns_new_master_rdata_valid4 <= vns_new_master_rdata_valid3;
	vns_new_master_rdata_valid5 <= vns_new_master_rdata_valid4;
	vns_new_master_rdata_valid6 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 1'd1) & soc_videosoc_sdram_interface_bank0_rdata_valid)) | ((vns_roundrobin1_grant == 1'd1) & soc_videosoc_sdram_interface_bank1_rdata_valid)) | ((vns_roundrobin2_grant == 1'd1) & soc_videosoc_sdram_interface_bank2_rdata_valid)) | ((vns_roundrobin3_grant == 1'd1) & soc_videosoc_sdram_interface_bank3_rdata_valid)) | ((vns_roundrobin4_grant == 1'd1) & soc_videosoc_sdram_interface_bank4_rdata_valid)) | ((vns_roundrobin5_grant == 1'd1) & soc_videosoc_sdram_interface_bank5_rdata_valid)) | ((vns_roundrobin6_grant == 1'd1) & soc_videosoc_sdram_interface_bank6_rdata_valid)) | ((vns_roundrobin7_grant == 1'd1) & soc_videosoc_sdram_interface_bank7_rdata_valid));
	vns_new_master_rdata_valid7 <= vns_new_master_rdata_valid6;
	vns_new_master_rdata_valid8 <= vns_new_master_rdata_valid7;
	vns_new_master_rdata_valid9 <= vns_new_master_rdata_valid8;
	vns_new_master_rdata_valid10 <= vns_new_master_rdata_valid9;
	vns_new_master_rdata_valid11 <= vns_new_master_rdata_valid10;
	vns_new_master_rdata_valid12 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 2'd2) & soc_videosoc_sdram_interface_bank0_rdata_valid)) | ((vns_roundrobin1_grant == 2'd2) & soc_videosoc_sdram_interface_bank1_rdata_valid)) | ((vns_roundrobin2_grant == 2'd2) & soc_videosoc_sdram_interface_bank2_rdata_valid)) | ((vns_roundrobin3_grant == 2'd2) & soc_videosoc_sdram_interface_bank3_rdata_valid)) | ((vns_roundrobin4_grant == 2'd2) & soc_videosoc_sdram_interface_bank4_rdata_valid)) | ((vns_roundrobin5_grant == 2'd2) & soc_videosoc_sdram_interface_bank5_rdata_valid)) | ((vns_roundrobin6_grant == 2'd2) & soc_videosoc_sdram_interface_bank6_rdata_valid)) | ((vns_roundrobin7_grant == 2'd2) & soc_videosoc_sdram_interface_bank7_rdata_valid));
	vns_new_master_rdata_valid13 <= vns_new_master_rdata_valid12;
	vns_new_master_rdata_valid14 <= vns_new_master_rdata_valid13;
	vns_new_master_rdata_valid15 <= vns_new_master_rdata_valid14;
	vns_new_master_rdata_valid16 <= vns_new_master_rdata_valid15;
	vns_new_master_rdata_valid17 <= vns_new_master_rdata_valid16;
	vns_new_master_rdata_valid18 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 2'd3) & soc_videosoc_sdram_interface_bank0_rdata_valid)) | ((vns_roundrobin1_grant == 2'd3) & soc_videosoc_sdram_interface_bank1_rdata_valid)) | ((vns_roundrobin2_grant == 2'd3) & soc_videosoc_sdram_interface_bank2_rdata_valid)) | ((vns_roundrobin3_grant == 2'd3) & soc_videosoc_sdram_interface_bank3_rdata_valid)) | ((vns_roundrobin4_grant == 2'd3) & soc_videosoc_sdram_interface_bank4_rdata_valid)) | ((vns_roundrobin5_grant == 2'd3) & soc_videosoc_sdram_interface_bank5_rdata_valid)) | ((vns_roundrobin6_grant == 2'd3) & soc_videosoc_sdram_interface_bank6_rdata_valid)) | ((vns_roundrobin7_grant == 2'd3) & soc_videosoc_sdram_interface_bank7_rdata_valid));
	vns_new_master_rdata_valid19 <= vns_new_master_rdata_valid18;
	vns_new_master_rdata_valid20 <= vns_new_master_rdata_valid19;
	vns_new_master_rdata_valid21 <= vns_new_master_rdata_valid20;
	vns_new_master_rdata_valid22 <= vns_new_master_rdata_valid21;
	vns_new_master_rdata_valid23 <= vns_new_master_rdata_valid22;
	vns_new_master_rdata_valid24 <= ((((((((1'd0 | ((vns_roundrobin0_grant == 3'd4) & soc_videosoc_sdram_interface_bank0_rdata_valid)) | ((vns_roundrobin1_grant == 3'd4) & soc_videosoc_sdram_interface_bank1_rdata_valid)) | ((vns_roundrobin2_grant == 3'd4) & soc_videosoc_sdram_interface_bank2_rdata_valid)) | ((vns_roundrobin3_grant == 3'd4) & soc_videosoc_sdram_interface_bank3_rdata_valid)) | ((vns_roundrobin4_grant == 3'd4) & soc_videosoc_sdram_interface_bank4_rdata_valid)) | ((vns_roundrobin5_grant == 3'd4) & soc_videosoc_sdram_interface_bank5_rdata_valid)) | ((vns_roundrobin6_grant == 3'd4) & soc_videosoc_sdram_interface_bank6_rdata_valid)) | ((vns_roundrobin7_grant == 3'd4) & soc_videosoc_sdram_interface_bank7_rdata_valid));
	vns_new_master_rdata_valid25 <= vns_new_master_rdata_valid24;
	vns_new_master_rdata_valid26 <= vns_new_master_rdata_valid25;
	vns_new_master_rdata_valid27 <= vns_new_master_rdata_valid26;
	vns_new_master_rdata_valid28 <= vns_new_master_rdata_valid27;
	vns_new_master_rdata_valid29 <= vns_new_master_rdata_valid28;
	soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary <= soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next_binary;
	soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q <= soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_next;
	soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary <= soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next_binary;
	soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q <= soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_next;
	soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary <= soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next_binary;
	soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q <= soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_next;
	soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary <= soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next_binary;
	soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q <= soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_next;
	if (vns_roundrobin0_ce) begin
		case (vns_roundrobin0_grant)
			1'd0: begin
				if (vns_roundrobin0_request[1]) begin
					vns_roundrobin0_grant <= 1'd1;
				end else begin
					if (vns_roundrobin0_request[2]) begin
						vns_roundrobin0_grant <= 2'd2;
					end else begin
						if (vns_roundrobin0_request[3]) begin
							vns_roundrobin0_grant <= 2'd3;
						end else begin
							if (vns_roundrobin0_request[4]) begin
								vns_roundrobin0_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin0_request[2]) begin
					vns_roundrobin0_grant <= 2'd2;
				end else begin
					if (vns_roundrobin0_request[3]) begin
						vns_roundrobin0_grant <= 2'd3;
					end else begin
						if (vns_roundrobin0_request[4]) begin
							vns_roundrobin0_grant <= 3'd4;
						end else begin
							if (vns_roundrobin0_request[0]) begin
								vns_roundrobin0_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin0_request[3]) begin
					vns_roundrobin0_grant <= 2'd3;
				end else begin
					if (vns_roundrobin0_request[4]) begin
						vns_roundrobin0_grant <= 3'd4;
					end else begin
						if (vns_roundrobin0_request[0]) begin
							vns_roundrobin0_grant <= 1'd0;
						end else begin
							if (vns_roundrobin0_request[1]) begin
								vns_roundrobin0_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin0_request[4]) begin
					vns_roundrobin0_grant <= 3'd4;
				end else begin
					if (vns_roundrobin0_request[0]) begin
						vns_roundrobin0_grant <= 1'd0;
					end else begin
						if (vns_roundrobin0_request[1]) begin
							vns_roundrobin0_grant <= 1'd1;
						end else begin
							if (vns_roundrobin0_request[2]) begin
								vns_roundrobin0_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin0_request[0]) begin
					vns_roundrobin0_grant <= 1'd0;
				end else begin
					if (vns_roundrobin0_request[1]) begin
						vns_roundrobin0_grant <= 1'd1;
					end else begin
						if (vns_roundrobin0_request[2]) begin
							vns_roundrobin0_grant <= 2'd2;
						end else begin
							if (vns_roundrobin0_request[3]) begin
								vns_roundrobin0_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	if (vns_roundrobin1_ce) begin
		case (vns_roundrobin1_grant)
			1'd0: begin
				if (vns_roundrobin1_request[1]) begin
					vns_roundrobin1_grant <= 1'd1;
				end else begin
					if (vns_roundrobin1_request[2]) begin
						vns_roundrobin1_grant <= 2'd2;
					end else begin
						if (vns_roundrobin1_request[3]) begin
							vns_roundrobin1_grant <= 2'd3;
						end else begin
							if (vns_roundrobin1_request[4]) begin
								vns_roundrobin1_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin1_request[2]) begin
					vns_roundrobin1_grant <= 2'd2;
				end else begin
					if (vns_roundrobin1_request[3]) begin
						vns_roundrobin1_grant <= 2'd3;
					end else begin
						if (vns_roundrobin1_request[4]) begin
							vns_roundrobin1_grant <= 3'd4;
						end else begin
							if (vns_roundrobin1_request[0]) begin
								vns_roundrobin1_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin1_request[3]) begin
					vns_roundrobin1_grant <= 2'd3;
				end else begin
					if (vns_roundrobin1_request[4]) begin
						vns_roundrobin1_grant <= 3'd4;
					end else begin
						if (vns_roundrobin1_request[0]) begin
							vns_roundrobin1_grant <= 1'd0;
						end else begin
							if (vns_roundrobin1_request[1]) begin
								vns_roundrobin1_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin1_request[4]) begin
					vns_roundrobin1_grant <= 3'd4;
				end else begin
					if (vns_roundrobin1_request[0]) begin
						vns_roundrobin1_grant <= 1'd0;
					end else begin
						if (vns_roundrobin1_request[1]) begin
							vns_roundrobin1_grant <= 1'd1;
						end else begin
							if (vns_roundrobin1_request[2]) begin
								vns_roundrobin1_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin1_request[0]) begin
					vns_roundrobin1_grant <= 1'd0;
				end else begin
					if (vns_roundrobin1_request[1]) begin
						vns_roundrobin1_grant <= 1'd1;
					end else begin
						if (vns_roundrobin1_request[2]) begin
							vns_roundrobin1_grant <= 2'd2;
						end else begin
							if (vns_roundrobin1_request[3]) begin
								vns_roundrobin1_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	if (vns_roundrobin2_ce) begin
		case (vns_roundrobin2_grant)
			1'd0: begin
				if (vns_roundrobin2_request[1]) begin
					vns_roundrobin2_grant <= 1'd1;
				end else begin
					if (vns_roundrobin2_request[2]) begin
						vns_roundrobin2_grant <= 2'd2;
					end else begin
						if (vns_roundrobin2_request[3]) begin
							vns_roundrobin2_grant <= 2'd3;
						end else begin
							if (vns_roundrobin2_request[4]) begin
								vns_roundrobin2_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin2_request[2]) begin
					vns_roundrobin2_grant <= 2'd2;
				end else begin
					if (vns_roundrobin2_request[3]) begin
						vns_roundrobin2_grant <= 2'd3;
					end else begin
						if (vns_roundrobin2_request[4]) begin
							vns_roundrobin2_grant <= 3'd4;
						end else begin
							if (vns_roundrobin2_request[0]) begin
								vns_roundrobin2_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin2_request[3]) begin
					vns_roundrobin2_grant <= 2'd3;
				end else begin
					if (vns_roundrobin2_request[4]) begin
						vns_roundrobin2_grant <= 3'd4;
					end else begin
						if (vns_roundrobin2_request[0]) begin
							vns_roundrobin2_grant <= 1'd0;
						end else begin
							if (vns_roundrobin2_request[1]) begin
								vns_roundrobin2_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin2_request[4]) begin
					vns_roundrobin2_grant <= 3'd4;
				end else begin
					if (vns_roundrobin2_request[0]) begin
						vns_roundrobin2_grant <= 1'd0;
					end else begin
						if (vns_roundrobin2_request[1]) begin
							vns_roundrobin2_grant <= 1'd1;
						end else begin
							if (vns_roundrobin2_request[2]) begin
								vns_roundrobin2_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin2_request[0]) begin
					vns_roundrobin2_grant <= 1'd0;
				end else begin
					if (vns_roundrobin2_request[1]) begin
						vns_roundrobin2_grant <= 1'd1;
					end else begin
						if (vns_roundrobin2_request[2]) begin
							vns_roundrobin2_grant <= 2'd2;
						end else begin
							if (vns_roundrobin2_request[3]) begin
								vns_roundrobin2_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	if (vns_roundrobin3_ce) begin
		case (vns_roundrobin3_grant)
			1'd0: begin
				if (vns_roundrobin3_request[1]) begin
					vns_roundrobin3_grant <= 1'd1;
				end else begin
					if (vns_roundrobin3_request[2]) begin
						vns_roundrobin3_grant <= 2'd2;
					end else begin
						if (vns_roundrobin3_request[3]) begin
							vns_roundrobin3_grant <= 2'd3;
						end else begin
							if (vns_roundrobin3_request[4]) begin
								vns_roundrobin3_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin3_request[2]) begin
					vns_roundrobin3_grant <= 2'd2;
				end else begin
					if (vns_roundrobin3_request[3]) begin
						vns_roundrobin3_grant <= 2'd3;
					end else begin
						if (vns_roundrobin3_request[4]) begin
							vns_roundrobin3_grant <= 3'd4;
						end else begin
							if (vns_roundrobin3_request[0]) begin
								vns_roundrobin3_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin3_request[3]) begin
					vns_roundrobin3_grant <= 2'd3;
				end else begin
					if (vns_roundrobin3_request[4]) begin
						vns_roundrobin3_grant <= 3'd4;
					end else begin
						if (vns_roundrobin3_request[0]) begin
							vns_roundrobin3_grant <= 1'd0;
						end else begin
							if (vns_roundrobin3_request[1]) begin
								vns_roundrobin3_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin3_request[4]) begin
					vns_roundrobin3_grant <= 3'd4;
				end else begin
					if (vns_roundrobin3_request[0]) begin
						vns_roundrobin3_grant <= 1'd0;
					end else begin
						if (vns_roundrobin3_request[1]) begin
							vns_roundrobin3_grant <= 1'd1;
						end else begin
							if (vns_roundrobin3_request[2]) begin
								vns_roundrobin3_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin3_request[0]) begin
					vns_roundrobin3_grant <= 1'd0;
				end else begin
					if (vns_roundrobin3_request[1]) begin
						vns_roundrobin3_grant <= 1'd1;
					end else begin
						if (vns_roundrobin3_request[2]) begin
							vns_roundrobin3_grant <= 2'd2;
						end else begin
							if (vns_roundrobin3_request[3]) begin
								vns_roundrobin3_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	if (vns_roundrobin4_ce) begin
		case (vns_roundrobin4_grant)
			1'd0: begin
				if (vns_roundrobin4_request[1]) begin
					vns_roundrobin4_grant <= 1'd1;
				end else begin
					if (vns_roundrobin4_request[2]) begin
						vns_roundrobin4_grant <= 2'd2;
					end else begin
						if (vns_roundrobin4_request[3]) begin
							vns_roundrobin4_grant <= 2'd3;
						end else begin
							if (vns_roundrobin4_request[4]) begin
								vns_roundrobin4_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin4_request[2]) begin
					vns_roundrobin4_grant <= 2'd2;
				end else begin
					if (vns_roundrobin4_request[3]) begin
						vns_roundrobin4_grant <= 2'd3;
					end else begin
						if (vns_roundrobin4_request[4]) begin
							vns_roundrobin4_grant <= 3'd4;
						end else begin
							if (vns_roundrobin4_request[0]) begin
								vns_roundrobin4_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin4_request[3]) begin
					vns_roundrobin4_grant <= 2'd3;
				end else begin
					if (vns_roundrobin4_request[4]) begin
						vns_roundrobin4_grant <= 3'd4;
					end else begin
						if (vns_roundrobin4_request[0]) begin
							vns_roundrobin4_grant <= 1'd0;
						end else begin
							if (vns_roundrobin4_request[1]) begin
								vns_roundrobin4_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin4_request[4]) begin
					vns_roundrobin4_grant <= 3'd4;
				end else begin
					if (vns_roundrobin4_request[0]) begin
						vns_roundrobin4_grant <= 1'd0;
					end else begin
						if (vns_roundrobin4_request[1]) begin
							vns_roundrobin4_grant <= 1'd1;
						end else begin
							if (vns_roundrobin4_request[2]) begin
								vns_roundrobin4_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin4_request[0]) begin
					vns_roundrobin4_grant <= 1'd0;
				end else begin
					if (vns_roundrobin4_request[1]) begin
						vns_roundrobin4_grant <= 1'd1;
					end else begin
						if (vns_roundrobin4_request[2]) begin
							vns_roundrobin4_grant <= 2'd2;
						end else begin
							if (vns_roundrobin4_request[3]) begin
								vns_roundrobin4_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	if (vns_roundrobin5_ce) begin
		case (vns_roundrobin5_grant)
			1'd0: begin
				if (vns_roundrobin5_request[1]) begin
					vns_roundrobin5_grant <= 1'd1;
				end else begin
					if (vns_roundrobin5_request[2]) begin
						vns_roundrobin5_grant <= 2'd2;
					end else begin
						if (vns_roundrobin5_request[3]) begin
							vns_roundrobin5_grant <= 2'd3;
						end else begin
							if (vns_roundrobin5_request[4]) begin
								vns_roundrobin5_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin5_request[2]) begin
					vns_roundrobin5_grant <= 2'd2;
				end else begin
					if (vns_roundrobin5_request[3]) begin
						vns_roundrobin5_grant <= 2'd3;
					end else begin
						if (vns_roundrobin5_request[4]) begin
							vns_roundrobin5_grant <= 3'd4;
						end else begin
							if (vns_roundrobin5_request[0]) begin
								vns_roundrobin5_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin5_request[3]) begin
					vns_roundrobin5_grant <= 2'd3;
				end else begin
					if (vns_roundrobin5_request[4]) begin
						vns_roundrobin5_grant <= 3'd4;
					end else begin
						if (vns_roundrobin5_request[0]) begin
							vns_roundrobin5_grant <= 1'd0;
						end else begin
							if (vns_roundrobin5_request[1]) begin
								vns_roundrobin5_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin5_request[4]) begin
					vns_roundrobin5_grant <= 3'd4;
				end else begin
					if (vns_roundrobin5_request[0]) begin
						vns_roundrobin5_grant <= 1'd0;
					end else begin
						if (vns_roundrobin5_request[1]) begin
							vns_roundrobin5_grant <= 1'd1;
						end else begin
							if (vns_roundrobin5_request[2]) begin
								vns_roundrobin5_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin5_request[0]) begin
					vns_roundrobin5_grant <= 1'd0;
				end else begin
					if (vns_roundrobin5_request[1]) begin
						vns_roundrobin5_grant <= 1'd1;
					end else begin
						if (vns_roundrobin5_request[2]) begin
							vns_roundrobin5_grant <= 2'd2;
						end else begin
							if (vns_roundrobin5_request[3]) begin
								vns_roundrobin5_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	if (vns_roundrobin6_ce) begin
		case (vns_roundrobin6_grant)
			1'd0: begin
				if (vns_roundrobin6_request[1]) begin
					vns_roundrobin6_grant <= 1'd1;
				end else begin
					if (vns_roundrobin6_request[2]) begin
						vns_roundrobin6_grant <= 2'd2;
					end else begin
						if (vns_roundrobin6_request[3]) begin
							vns_roundrobin6_grant <= 2'd3;
						end else begin
							if (vns_roundrobin6_request[4]) begin
								vns_roundrobin6_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin6_request[2]) begin
					vns_roundrobin6_grant <= 2'd2;
				end else begin
					if (vns_roundrobin6_request[3]) begin
						vns_roundrobin6_grant <= 2'd3;
					end else begin
						if (vns_roundrobin6_request[4]) begin
							vns_roundrobin6_grant <= 3'd4;
						end else begin
							if (vns_roundrobin6_request[0]) begin
								vns_roundrobin6_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin6_request[3]) begin
					vns_roundrobin6_grant <= 2'd3;
				end else begin
					if (vns_roundrobin6_request[4]) begin
						vns_roundrobin6_grant <= 3'd4;
					end else begin
						if (vns_roundrobin6_request[0]) begin
							vns_roundrobin6_grant <= 1'd0;
						end else begin
							if (vns_roundrobin6_request[1]) begin
								vns_roundrobin6_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin6_request[4]) begin
					vns_roundrobin6_grant <= 3'd4;
				end else begin
					if (vns_roundrobin6_request[0]) begin
						vns_roundrobin6_grant <= 1'd0;
					end else begin
						if (vns_roundrobin6_request[1]) begin
							vns_roundrobin6_grant <= 1'd1;
						end else begin
							if (vns_roundrobin6_request[2]) begin
								vns_roundrobin6_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin6_request[0]) begin
					vns_roundrobin6_grant <= 1'd0;
				end else begin
					if (vns_roundrobin6_request[1]) begin
						vns_roundrobin6_grant <= 1'd1;
					end else begin
						if (vns_roundrobin6_request[2]) begin
							vns_roundrobin6_grant <= 2'd2;
						end else begin
							if (vns_roundrobin6_request[3]) begin
								vns_roundrobin6_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	if (vns_roundrobin7_ce) begin
		case (vns_roundrobin7_grant)
			1'd0: begin
				if (vns_roundrobin7_request[1]) begin
					vns_roundrobin7_grant <= 1'd1;
				end else begin
					if (vns_roundrobin7_request[2]) begin
						vns_roundrobin7_grant <= 2'd2;
					end else begin
						if (vns_roundrobin7_request[3]) begin
							vns_roundrobin7_grant <= 2'd3;
						end else begin
							if (vns_roundrobin7_request[4]) begin
								vns_roundrobin7_grant <= 3'd4;
							end
						end
					end
				end
			end
			1'd1: begin
				if (vns_roundrobin7_request[2]) begin
					vns_roundrobin7_grant <= 2'd2;
				end else begin
					if (vns_roundrobin7_request[3]) begin
						vns_roundrobin7_grant <= 2'd3;
					end else begin
						if (vns_roundrobin7_request[4]) begin
							vns_roundrobin7_grant <= 3'd4;
						end else begin
							if (vns_roundrobin7_request[0]) begin
								vns_roundrobin7_grant <= 1'd0;
							end
						end
					end
				end
			end
			2'd2: begin
				if (vns_roundrobin7_request[3]) begin
					vns_roundrobin7_grant <= 2'd3;
				end else begin
					if (vns_roundrobin7_request[4]) begin
						vns_roundrobin7_grant <= 3'd4;
					end else begin
						if (vns_roundrobin7_request[0]) begin
							vns_roundrobin7_grant <= 1'd0;
						end else begin
							if (vns_roundrobin7_request[1]) begin
								vns_roundrobin7_grant <= 1'd1;
							end
						end
					end
				end
			end
			2'd3: begin
				if (vns_roundrobin7_request[4]) begin
					vns_roundrobin7_grant <= 3'd4;
				end else begin
					if (vns_roundrobin7_request[0]) begin
						vns_roundrobin7_grant <= 1'd0;
					end else begin
						if (vns_roundrobin7_request[1]) begin
							vns_roundrobin7_grant <= 1'd1;
						end else begin
							if (vns_roundrobin7_request[2]) begin
								vns_roundrobin7_grant <= 2'd2;
							end
						end
					end
				end
			end
			3'd4: begin
				if (vns_roundrobin7_request[0]) begin
					vns_roundrobin7_grant <= 1'd0;
				end else begin
					if (vns_roundrobin7_request[1]) begin
						vns_roundrobin7_grant <= 1'd1;
					end else begin
						if (vns_roundrobin7_request[2]) begin
							vns_roundrobin7_grant <= 2'd2;
						end else begin
							if (vns_roundrobin7_request[3]) begin
								vns_roundrobin7_grant <= 2'd3;
							end
						end
					end
				end
			end
		endcase
	end
	soc_videosoc_adr_offset_r <= soc_videosoc_interface0_wb_sdram_adr[0];
	vns_cache_state <= vns_cache_next_state;
	vns_litedramwishbone2native_state <= vns_litedramwishbone2native_next_state;
	soc_hdmi_in0_edid_sda_drv_reg <= soc_hdmi_in0_edid_sda_drv;
	{soc_hdmi_in0_edid_samp_carry, soc_hdmi_in0_edid_samp_count} <= (soc_hdmi_in0_edid_samp_count + 1'd1);
	if (soc_hdmi_in0_edid_samp_carry) begin
		soc_hdmi_in0_edid_scl_i <= soc_hdmi_in0_edid_scl_raw;
		soc_hdmi_in0_edid_sda_i <= soc_hdmi_in0_edid_sda_raw;
	end
	soc_hdmi_in0_edid_scl_r <= soc_hdmi_in0_edid_scl_i;
	soc_hdmi_in0_edid_sda_r <= soc_hdmi_in0_edid_sda_i;
	if (soc_hdmi_in0_edid_start) begin
		soc_hdmi_in0_edid_counter <= 1'd0;
	end
	if (soc_hdmi_in0_edid_scl_rising) begin
		if ((soc_hdmi_in0_edid_counter == 4'd8)) begin
			soc_hdmi_in0_edid_counter <= 1'd0;
		end else begin
			soc_hdmi_in0_edid_counter <= (soc_hdmi_in0_edid_counter + 1'd1);
			soc_hdmi_in0_edid_din <= {soc_hdmi_in0_edid_din[6:0], soc_hdmi_in0_edid_sda_i};
		end
	end
	if (soc_hdmi_in0_edid_update_is_read) begin
		soc_hdmi_in0_edid_is_read <= soc_hdmi_in0_edid_din[0];
	end
	if (soc_hdmi_in0_edid_oc_load) begin
		soc_hdmi_in0_edid_offset_counter <= soc_hdmi_in0_edid_din;
	end else begin
		if (soc_hdmi_in0_edid_oc_inc) begin
			soc_hdmi_in0_edid_offset_counter <= (soc_hdmi_in0_edid_offset_counter + 1'd1);
		end
	end
	if (soc_hdmi_in0_edid_data_drv_en) begin
		soc_hdmi_in0_edid_data_drv <= 1'd1;
	end else begin
		if (soc_hdmi_in0_edid_data_drv_stop) begin
			soc_hdmi_in0_edid_data_drv <= 1'd0;
		end
	end
	if (soc_hdmi_in0_edid_data_drv_en) begin
		case (soc_hdmi_in0_edid_counter)
			1'd0: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[7];
			end
			1'd1: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[6];
			end
			2'd2: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[5];
			end
			2'd3: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[4];
			end
			3'd4: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[3];
			end
			3'd5: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[2];
			end
			3'd6: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[1];
			end
			default: begin
				soc_hdmi_in0_edid_data_bit <= soc_hdmi_in0_edid_dat_r[0];
			end
		endcase
	end
	vns_edid0_state <= vns_edid0_next_state;
	if ((soc_hdmi_in0_pll_read_re | soc_hdmi_in0_pll_write_re)) begin
		soc_hdmi_in0_pll_drdy_status <= 1'd0;
	end else begin
		if (soc_hdmi_in0_pll_drdy) begin
			soc_hdmi_in0_pll_drdy_status <= 1'd1;
		end
	end
	if (((soc_hdmi_in0_s6datacapture0_do_delay_master_cal_i | soc_hdmi_in0_s6datacapture0_do_delay_inc_i) | soc_hdmi_in0_s6datacapture0_do_delay_dec_i)) begin
		soc_hdmi_in0_s6datacapture0_sys_delay_master_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in0_s6datacapture0_delay_master_done_o) begin
			soc_hdmi_in0_s6datacapture0_sys_delay_master_pending <= 1'd0;
		end
	end
	if (((soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_i | soc_hdmi_in0_s6datacapture0_do_delay_inc_i) | soc_hdmi_in0_s6datacapture0_do_delay_dec_i)) begin
		soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in0_s6datacapture0_delay_slave_done_o) begin
			soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r <= soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o;
	soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r <= soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o;
	if (soc_hdmi_in0_s6datacapture0_do_delay_master_cal_i) begin
		soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i <= (~soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture0_do_delay_master_rst_i) begin
		soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i <= (~soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_i) begin
		soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i <= (~soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_i) begin
		soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i <= (~soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture0_do_delay_inc_i) begin
		soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i <= (~soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture0_do_delay_dec_i) begin
		soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i <= (~soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture0_do_reset_lateness_i) begin
		soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i <= (~soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i);
	end
	if (soc_hdmi_in0_wer0_o) begin
		soc_hdmi_in0_wer0_wer_counter_sys <= soc_hdmi_in0_wer0_wer_counter_r;
	end
	if (soc_hdmi_in0_wer0_update_re) begin
		soc_hdmi_in0_wer0_status <= soc_hdmi_in0_wer0_wer_counter_sys;
	end
	soc_hdmi_in0_wer0_toggle_o_r <= soc_hdmi_in0_wer0_toggle_o;
	if (((soc_hdmi_in0_s6datacapture1_do_delay_master_cal_i | soc_hdmi_in0_s6datacapture1_do_delay_inc_i) | soc_hdmi_in0_s6datacapture1_do_delay_dec_i)) begin
		soc_hdmi_in0_s6datacapture1_sys_delay_master_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in0_s6datacapture1_delay_master_done_o) begin
			soc_hdmi_in0_s6datacapture1_sys_delay_master_pending <= 1'd0;
		end
	end
	if (((soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_i | soc_hdmi_in0_s6datacapture1_do_delay_inc_i) | soc_hdmi_in0_s6datacapture1_do_delay_dec_i)) begin
		soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in0_s6datacapture1_delay_slave_done_o) begin
			soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r <= soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o;
	soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r <= soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o;
	if (soc_hdmi_in0_s6datacapture1_do_delay_master_cal_i) begin
		soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i <= (~soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture1_do_delay_master_rst_i) begin
		soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i <= (~soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_i) begin
		soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i <= (~soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_i) begin
		soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i <= (~soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture1_do_delay_inc_i) begin
		soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i <= (~soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture1_do_delay_dec_i) begin
		soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i <= (~soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture1_do_reset_lateness_i) begin
		soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i <= (~soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i);
	end
	if (soc_hdmi_in0_wer1_o) begin
		soc_hdmi_in0_wer1_wer_counter_sys <= soc_hdmi_in0_wer1_wer_counter_r;
	end
	if (soc_hdmi_in0_wer1_update_re) begin
		soc_hdmi_in0_wer1_status <= soc_hdmi_in0_wer1_wer_counter_sys;
	end
	soc_hdmi_in0_wer1_toggle_o_r <= soc_hdmi_in0_wer1_toggle_o;
	if (((soc_hdmi_in0_s6datacapture2_do_delay_master_cal_i | soc_hdmi_in0_s6datacapture2_do_delay_inc_i) | soc_hdmi_in0_s6datacapture2_do_delay_dec_i)) begin
		soc_hdmi_in0_s6datacapture2_sys_delay_master_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in0_s6datacapture2_delay_master_done_o) begin
			soc_hdmi_in0_s6datacapture2_sys_delay_master_pending <= 1'd0;
		end
	end
	if (((soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_i | soc_hdmi_in0_s6datacapture2_do_delay_inc_i) | soc_hdmi_in0_s6datacapture2_do_delay_dec_i)) begin
		soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in0_s6datacapture2_delay_slave_done_o) begin
			soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r <= soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o;
	soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r <= soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o;
	if (soc_hdmi_in0_s6datacapture2_do_delay_master_cal_i) begin
		soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i <= (~soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture2_do_delay_master_rst_i) begin
		soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i <= (~soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_i) begin
		soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i <= (~soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_i) begin
		soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i <= (~soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture2_do_delay_inc_i) begin
		soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i <= (~soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture2_do_delay_dec_i) begin
		soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i <= (~soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i);
	end
	if (soc_hdmi_in0_s6datacapture2_do_reset_lateness_i) begin
		soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i <= (~soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i);
	end
	if (soc_hdmi_in0_wer2_o) begin
		soc_hdmi_in0_wer2_wer_counter_sys <= soc_hdmi_in0_wer2_wer_counter_r;
	end
	if (soc_hdmi_in0_wer2_update_re) begin
		soc_hdmi_in0_wer2_status <= soc_hdmi_in0_wer2_wer_counter_sys;
	end
	soc_hdmi_in0_wer2_toggle_o_r <= soc_hdmi_in0_wer2_toggle_o;
	if (soc_hdmi_in0_frame_overflow_re) begin
		soc_hdmi_in0_frame_overflow_mask <= 1'd1;
	end else begin
		if (soc_hdmi_in0_frame_overflow_reset_ack_o) begin
			soc_hdmi_in0_frame_overflow_mask <= 1'd0;
		end
	end
	soc_hdmi_in0_frame_fifo_graycounter1_q_binary <= soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary;
	soc_hdmi_in0_frame_fifo_graycounter1_q <= soc_hdmi_in0_frame_fifo_graycounter1_q_next;
	if (soc_hdmi_in0_frame_overflow_reset_i) begin
		soc_hdmi_in0_frame_overflow_reset_toggle_i <= (~soc_hdmi_in0_frame_overflow_reset_toggle_i);
	end
	soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r <= soc_hdmi_in0_frame_overflow_reset_ack_toggle_o;
	if (soc_hdmi_in0_dma_reset_words) begin
		soc_hdmi_in0_dma_current_address <= soc_hdmi_in0_dma_slot_array_address;
		soc_hdmi_in0_dma_mwords_remaining <= soc_hdmi_in0_dma_frame_size_storage;
	end else begin
		if (soc_hdmi_in0_dma_count_word) begin
			soc_hdmi_in0_dma_current_address <= (soc_hdmi_in0_dma_current_address + 1'd1);
			soc_hdmi_in0_dma_mwords_remaining <= (soc_hdmi_in0_dma_mwords_remaining - 1'd1);
		end
	end
	if (soc_hdmi_in0_dma_slot_array_change_slot) begin
		if (soc_hdmi_in0_dma_slot_array_slot1_address_valid) begin
			soc_hdmi_in0_dma_slot_array_current_slot <= 1'd1;
		end
		if (soc_hdmi_in0_dma_slot_array_slot0_address_valid) begin
			soc_hdmi_in0_dma_slot_array_current_slot <= 1'd0;
		end
	end
	if (((soc_hdmi_in0_dma_fifo_syncfifo_we & soc_hdmi_in0_dma_fifo_syncfifo_writable) & (~soc_hdmi_in0_dma_fifo_replace))) begin
		soc_hdmi_in0_dma_fifo_produce <= (soc_hdmi_in0_dma_fifo_produce + 1'd1);
	end
	if (soc_hdmi_in0_dma_fifo_do_read) begin
		soc_hdmi_in0_dma_fifo_consume <= (soc_hdmi_in0_dma_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_in0_dma_fifo_syncfifo_we & soc_hdmi_in0_dma_fifo_syncfifo_writable) & (~soc_hdmi_in0_dma_fifo_replace))) begin
		if ((~soc_hdmi_in0_dma_fifo_do_read)) begin
			soc_hdmi_in0_dma_fifo_level <= (soc_hdmi_in0_dma_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_in0_dma_fifo_do_read) begin
			soc_hdmi_in0_dma_fifo_level <= (soc_hdmi_in0_dma_fifo_level - 1'd1);
		end
	end
	vns_dma0_state <= vns_dma0_next_state;
	soc_hdmi_in1_edid_sda_drv_reg <= soc_hdmi_in1_edid_sda_drv;
	{soc_hdmi_in1_edid_samp_carry, soc_hdmi_in1_edid_samp_count} <= (soc_hdmi_in1_edid_samp_count + 1'd1);
	if (soc_hdmi_in1_edid_samp_carry) begin
		soc_hdmi_in1_edid_scl_i <= soc_hdmi_in1_edid_scl_raw;
		soc_hdmi_in1_edid_sda_i <= soc_hdmi_in1_edid_sda_raw;
	end
	soc_hdmi_in1_edid_scl_r <= soc_hdmi_in1_edid_scl_i;
	soc_hdmi_in1_edid_sda_r <= soc_hdmi_in1_edid_sda_i;
	if (soc_hdmi_in1_edid_start) begin
		soc_hdmi_in1_edid_counter <= 1'd0;
	end
	if (soc_hdmi_in1_edid_scl_rising) begin
		if ((soc_hdmi_in1_edid_counter == 4'd8)) begin
			soc_hdmi_in1_edid_counter <= 1'd0;
		end else begin
			soc_hdmi_in1_edid_counter <= (soc_hdmi_in1_edid_counter + 1'd1);
			soc_hdmi_in1_edid_din <= {soc_hdmi_in1_edid_din[6:0], soc_hdmi_in1_edid_sda_i};
		end
	end
	if (soc_hdmi_in1_edid_update_is_read) begin
		soc_hdmi_in1_edid_is_read <= soc_hdmi_in1_edid_din[0];
	end
	if (soc_hdmi_in1_edid_oc_load) begin
		soc_hdmi_in1_edid_offset_counter <= soc_hdmi_in1_edid_din;
	end else begin
		if (soc_hdmi_in1_edid_oc_inc) begin
			soc_hdmi_in1_edid_offset_counter <= (soc_hdmi_in1_edid_offset_counter + 1'd1);
		end
	end
	if (soc_hdmi_in1_edid_data_drv_en) begin
		soc_hdmi_in1_edid_data_drv <= 1'd1;
	end else begin
		if (soc_hdmi_in1_edid_data_drv_stop) begin
			soc_hdmi_in1_edid_data_drv <= 1'd0;
		end
	end
	if (soc_hdmi_in1_edid_data_drv_en) begin
		case (soc_hdmi_in1_edid_counter)
			1'd0: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[7];
			end
			1'd1: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[6];
			end
			2'd2: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[5];
			end
			2'd3: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[4];
			end
			3'd4: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[3];
			end
			3'd5: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[2];
			end
			3'd6: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[1];
			end
			default: begin
				soc_hdmi_in1_edid_data_bit <= soc_hdmi_in1_edid_dat_r[0];
			end
		endcase
	end
	vns_edid1_state <= vns_edid1_next_state;
	if ((soc_hdmi_in1_pll_read_re | soc_hdmi_in1_pll_write_re)) begin
		soc_hdmi_in1_pll_drdy_status <= 1'd0;
	end else begin
		if (soc_hdmi_in1_pll_drdy) begin
			soc_hdmi_in1_pll_drdy_status <= 1'd1;
		end
	end
	if (((soc_hdmi_in1_s6datacapture0_do_delay_master_cal_i | soc_hdmi_in1_s6datacapture0_do_delay_inc_i) | soc_hdmi_in1_s6datacapture0_do_delay_dec_i)) begin
		soc_hdmi_in1_s6datacapture0_sys_delay_master_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in1_s6datacapture0_delay_master_done_o) begin
			soc_hdmi_in1_s6datacapture0_sys_delay_master_pending <= 1'd0;
		end
	end
	if (((soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_i | soc_hdmi_in1_s6datacapture0_do_delay_inc_i) | soc_hdmi_in1_s6datacapture0_do_delay_dec_i)) begin
		soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in1_s6datacapture0_delay_slave_done_o) begin
			soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r <= soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o;
	soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r <= soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o;
	if (soc_hdmi_in1_s6datacapture0_do_delay_master_cal_i) begin
		soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i <= (~soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture0_do_delay_master_rst_i) begin
		soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i <= (~soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_i) begin
		soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i <= (~soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_i) begin
		soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i <= (~soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture0_do_delay_inc_i) begin
		soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i <= (~soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture0_do_delay_dec_i) begin
		soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i <= (~soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture0_do_reset_lateness_i) begin
		soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i <= (~soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i);
	end
	if (soc_hdmi_in1_wer0_o) begin
		soc_hdmi_in1_wer0_wer_counter_sys <= soc_hdmi_in1_wer0_wer_counter_r;
	end
	if (soc_hdmi_in1_wer0_update_re) begin
		soc_hdmi_in1_wer0_status <= soc_hdmi_in1_wer0_wer_counter_sys;
	end
	soc_hdmi_in1_wer0_toggle_o_r <= soc_hdmi_in1_wer0_toggle_o;
	if (((soc_hdmi_in1_s6datacapture1_do_delay_master_cal_i | soc_hdmi_in1_s6datacapture1_do_delay_inc_i) | soc_hdmi_in1_s6datacapture1_do_delay_dec_i)) begin
		soc_hdmi_in1_s6datacapture1_sys_delay_master_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in1_s6datacapture1_delay_master_done_o) begin
			soc_hdmi_in1_s6datacapture1_sys_delay_master_pending <= 1'd0;
		end
	end
	if (((soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_i | soc_hdmi_in1_s6datacapture1_do_delay_inc_i) | soc_hdmi_in1_s6datacapture1_do_delay_dec_i)) begin
		soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in1_s6datacapture1_delay_slave_done_o) begin
			soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r <= soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o;
	soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r <= soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o;
	if (soc_hdmi_in1_s6datacapture1_do_delay_master_cal_i) begin
		soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i <= (~soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture1_do_delay_master_rst_i) begin
		soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i <= (~soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_i) begin
		soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i <= (~soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_i) begin
		soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i <= (~soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture1_do_delay_inc_i) begin
		soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i <= (~soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture1_do_delay_dec_i) begin
		soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i <= (~soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture1_do_reset_lateness_i) begin
		soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i <= (~soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i);
	end
	if (soc_hdmi_in1_wer1_o) begin
		soc_hdmi_in1_wer1_wer_counter_sys <= soc_hdmi_in1_wer1_wer_counter_r;
	end
	if (soc_hdmi_in1_wer1_update_re) begin
		soc_hdmi_in1_wer1_status <= soc_hdmi_in1_wer1_wer_counter_sys;
	end
	soc_hdmi_in1_wer1_toggle_o_r <= soc_hdmi_in1_wer1_toggle_o;
	if (((soc_hdmi_in1_s6datacapture2_do_delay_master_cal_i | soc_hdmi_in1_s6datacapture2_do_delay_inc_i) | soc_hdmi_in1_s6datacapture2_do_delay_dec_i)) begin
		soc_hdmi_in1_s6datacapture2_sys_delay_master_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in1_s6datacapture2_delay_master_done_o) begin
			soc_hdmi_in1_s6datacapture2_sys_delay_master_pending <= 1'd0;
		end
	end
	if (((soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_i | soc_hdmi_in1_s6datacapture2_do_delay_inc_i) | soc_hdmi_in1_s6datacapture2_do_delay_dec_i)) begin
		soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending <= 1'd1;
	end else begin
		if (soc_hdmi_in1_s6datacapture2_delay_slave_done_o) begin
			soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending <= 1'd0;
		end
	end
	soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r <= soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o;
	soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r <= soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o;
	if (soc_hdmi_in1_s6datacapture2_do_delay_master_cal_i) begin
		soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i <= (~soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture2_do_delay_master_rst_i) begin
		soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i <= (~soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_i) begin
		soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i <= (~soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_i) begin
		soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i <= (~soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture2_do_delay_inc_i) begin
		soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i <= (~soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture2_do_delay_dec_i) begin
		soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i <= (~soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i);
	end
	if (soc_hdmi_in1_s6datacapture2_do_reset_lateness_i) begin
		soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i <= (~soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i);
	end
	if (soc_hdmi_in1_wer2_o) begin
		soc_hdmi_in1_wer2_wer_counter_sys <= soc_hdmi_in1_wer2_wer_counter_r;
	end
	if (soc_hdmi_in1_wer2_update_re) begin
		soc_hdmi_in1_wer2_status <= soc_hdmi_in1_wer2_wer_counter_sys;
	end
	soc_hdmi_in1_wer2_toggle_o_r <= soc_hdmi_in1_wer2_toggle_o;
	if (soc_hdmi_in1_frame_overflow_re) begin
		soc_hdmi_in1_frame_overflow_mask <= 1'd1;
	end else begin
		if (soc_hdmi_in1_frame_overflow_reset_ack_o) begin
			soc_hdmi_in1_frame_overflow_mask <= 1'd0;
		end
	end
	soc_hdmi_in1_frame_fifo_graycounter1_q_binary <= soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary;
	soc_hdmi_in1_frame_fifo_graycounter1_q <= soc_hdmi_in1_frame_fifo_graycounter1_q_next;
	if (soc_hdmi_in1_frame_overflow_reset_i) begin
		soc_hdmi_in1_frame_overflow_reset_toggle_i <= (~soc_hdmi_in1_frame_overflow_reset_toggle_i);
	end
	soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r <= soc_hdmi_in1_frame_overflow_reset_ack_toggle_o;
	if (soc_hdmi_in1_dma_reset_words) begin
		soc_hdmi_in1_dma_current_address <= soc_hdmi_in1_dma_slot_array_address;
		soc_hdmi_in1_dma_mwords_remaining <= soc_hdmi_in1_dma_frame_size_storage;
	end else begin
		if (soc_hdmi_in1_dma_count_word) begin
			soc_hdmi_in1_dma_current_address <= (soc_hdmi_in1_dma_current_address + 1'd1);
			soc_hdmi_in1_dma_mwords_remaining <= (soc_hdmi_in1_dma_mwords_remaining - 1'd1);
		end
	end
	if (soc_hdmi_in1_dma_slot_array_change_slot) begin
		if (soc_hdmi_in1_dma_slot_array_slot1_address_valid) begin
			soc_hdmi_in1_dma_slot_array_current_slot <= 1'd1;
		end
		if (soc_hdmi_in1_dma_slot_array_slot0_address_valid) begin
			soc_hdmi_in1_dma_slot_array_current_slot <= 1'd0;
		end
	end
	if (((soc_hdmi_in1_dma_fifo_syncfifo_we & soc_hdmi_in1_dma_fifo_syncfifo_writable) & (~soc_hdmi_in1_dma_fifo_replace))) begin
		soc_hdmi_in1_dma_fifo_produce <= (soc_hdmi_in1_dma_fifo_produce + 1'd1);
	end
	if (soc_hdmi_in1_dma_fifo_do_read) begin
		soc_hdmi_in1_dma_fifo_consume <= (soc_hdmi_in1_dma_fifo_consume + 1'd1);
	end
	if (((soc_hdmi_in1_dma_fifo_syncfifo_we & soc_hdmi_in1_dma_fifo_syncfifo_writable) & (~soc_hdmi_in1_dma_fifo_replace))) begin
		if ((~soc_hdmi_in1_dma_fifo_do_read)) begin
			soc_hdmi_in1_dma_fifo_level <= (soc_hdmi_in1_dma_fifo_level + 1'd1);
		end
	end else begin
		if (soc_hdmi_in1_dma_fifo_do_read) begin
			soc_hdmi_in1_dma_fifo_level <= (soc_hdmi_in1_dma_fifo_level - 1'd1);
		end
	end
	vns_dma1_state <= vns_dma1_next_state;
	soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary <= soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next_binary;
	soc_hdmi_out0_core_initiator_cdc_graycounter0_q <= soc_hdmi_out0_core_initiator_cdc_graycounter0_q_next;
	if (soc_hdmi_out0_core_i) begin
		soc_hdmi_out0_core_toggle_i <= (~soc_hdmi_out0_core_toggle_i);
	end
	if (soc_hdmi_out0_driver_clocking_send_cmd_data_re) begin
		soc_hdmi_out0_driver_clocking_remaining_bits <= 4'd10;
		soc_hdmi_out0_driver_clocking_sr <= soc_hdmi_out0_driver_clocking_cmd_data_storage;
	end else begin
		if (soc_hdmi_out0_driver_clocking_transmitting) begin
			soc_hdmi_out0_driver_clocking_remaining_bits <= (soc_hdmi_out0_driver_clocking_remaining_bits - 1'd1);
			soc_hdmi_out0_driver_clocking_sr <= soc_hdmi_out0_driver_clocking_sr[9:1];
		end
	end
	if (soc_hdmi_out0_driver_clocking_send_cmd_data_re) begin
		soc_hdmi_out0_driver_clocking_busy_counter <= 4'd13;
	end else begin
		if (soc_hdmi_out0_driver_clocking_busy) begin
			soc_hdmi_out0_driver_clocking_busy_counter <= (soc_hdmi_out0_driver_clocking_busy_counter - 1'd1);
		end
	end
	if ((soc_hdmi_out0_driver_clocking_pll_read_re | soc_hdmi_out0_driver_clocking_pll_write_re)) begin
		soc_hdmi_out0_driver_clocking_pll_drdy_status <= 1'd0;
	end else begin
		if (soc_hdmi_out0_driver_clocking_pll_drdy) begin
			soc_hdmi_out0_driver_clocking_pll_drdy_status <= 1'd1;
		end
	end
	soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary <= soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next_binary;
	soc_hdmi_out1_core_initiator_cdc_graycounter0_q <= soc_hdmi_out1_core_initiator_cdc_graycounter0_q_next;
	if (soc_hdmi_out1_core_i) begin
		soc_hdmi_out1_core_toggle_i <= (~soc_hdmi_out1_core_toggle_i);
	end
	case (vns_videosoc_grant)
		1'd0: begin
			if ((~vns_videosoc_request[0])) begin
				if (vns_videosoc_request[1]) begin
					vns_videosoc_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~vns_videosoc_request[1])) begin
				if (vns_videosoc_request[0]) begin
					vns_videosoc_grant <= 1'd0;
				end
			end
		end
	endcase
	vns_videosoc_slave_sel_r <= vns_videosoc_slave_sel;
	if (vns_videosoc_wait) begin
		if ((~vns_videosoc_done)) begin
			vns_videosoc_count <= (vns_videosoc_count - 1'd1);
		end
	end else begin
		vns_videosoc_count <= 20'd1000000;
	end
	vns_videosoc_interface0_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank0_sel) begin
		case (vns_videosoc_interface0_bank_bus_adr[3:0])
			1'd0: begin
				vns_videosoc_interface0_bank_bus_dat_r <= soc_videosoc_ctrl_reset_reset_w;
			end
			1'd1: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_scratch3_w;
			end
			2'd2: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_scratch2_w;
			end
			2'd3: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_scratch1_w;
			end
			3'd4: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_scratch0_w;
			end
			3'd5: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_bus_errors3_w;
			end
			3'd6: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_bus_errors2_w;
			end
			3'd7: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_bus_errors1_w;
			end
			4'd8: begin
				vns_videosoc_interface0_bank_bus_dat_r <= vns_videosoc_csrbank0_bus_errors0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank0_scratch3_re) begin
		soc_videosoc_ctrl_storage_full[31:24] <= vns_videosoc_csrbank0_scratch3_r;
	end
	if (vns_videosoc_csrbank0_scratch2_re) begin
		soc_videosoc_ctrl_storage_full[23:16] <= vns_videosoc_csrbank0_scratch2_r;
	end
	if (vns_videosoc_csrbank0_scratch1_re) begin
		soc_videosoc_ctrl_storage_full[15:8] <= vns_videosoc_csrbank0_scratch1_r;
	end
	if (vns_videosoc_csrbank0_scratch0_re) begin
		soc_videosoc_ctrl_storage_full[7:0] <= vns_videosoc_csrbank0_scratch0_r;
	end
	soc_videosoc_ctrl_re <= vns_videosoc_csrbank0_scratch0_re;
	vns_videosoc_sram0_sel_r <= vns_videosoc_sram0_sel;
	vns_videosoc_interface1_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank1_sel) begin
		case (vns_videosoc_interface1_bank_bus_adr[6:0])
			1'd0: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_edid_hpd_notif_w;
			end
			1'd1: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_edid_hpd_en0_w;
			end
			2'd2: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_pll_reset0_w;
			end
			2'd3: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_locked_w;
			end
			3'd4: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_pll_adr0_w;
			end
			3'd5: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_pll_dat_r1_w;
			end
			3'd6: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_pll_dat_r0_w;
			end
			3'd7: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_pll_dat_w1_w;
			end
			4'd8: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_pll_dat_w0_w;
			end
			4'd9: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_pll_read_w;
			end
			4'd10: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_pll_write_w;
			end
			4'd11: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_clocking_pll_drdy_w;
			end
			4'd12: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_s6datacapture0_dly_ctl_w;
			end
			4'd13: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data0_cap_dly_busy_w;
			end
			4'd14: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data0_cap_phase_w;
			end
			4'd15: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_s6datacapture0_phase_reset_w;
			end
			5'd16: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data0_charsync_char_synced_w;
			end
			5'd17: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data0_charsync_ctl_pos_w;
			end
			5'd18: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_wer0_update_w;
			end
			5'd19: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data0_wer_value2_w;
			end
			5'd20: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data0_wer_value1_w;
			end
			5'd21: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data0_wer_value0_w;
			end
			5'd22: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_s6datacapture1_dly_ctl_w;
			end
			5'd23: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data1_cap_dly_busy_w;
			end
			5'd24: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data1_cap_phase_w;
			end
			5'd25: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_s6datacapture1_phase_reset_w;
			end
			5'd26: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data1_charsync_char_synced_w;
			end
			5'd27: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data1_charsync_ctl_pos_w;
			end
			5'd28: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_wer1_update_w;
			end
			5'd29: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data1_wer_value2_w;
			end
			5'd30: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data1_wer_value1_w;
			end
			5'd31: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data1_wer_value0_w;
			end
			6'd32: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_s6datacapture2_dly_ctl_w;
			end
			6'd33: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data2_cap_dly_busy_w;
			end
			6'd34: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data2_cap_phase_w;
			end
			6'd35: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_s6datacapture2_phase_reset_w;
			end
			6'd36: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data2_charsync_char_synced_w;
			end
			6'd37: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data2_charsync_ctl_pos_w;
			end
			6'd38: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_wer2_update_w;
			end
			6'd39: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data2_wer_value2_w;
			end
			6'd40: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data2_wer_value1_w;
			end
			6'd41: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_data2_wer_value0_w;
			end
			6'd42: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_chansync_channels_synced_w;
			end
			6'd43: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_resdetection_hres1_w;
			end
			6'd44: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_resdetection_hres0_w;
			end
			6'd45: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_resdetection_vres1_w;
			end
			6'd46: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_resdetection_vres0_w;
			end
			6'd47: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_frame_overflow_w;
			end
			6'd48: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_frame_size3_w;
			end
			6'd49: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_frame_size2_w;
			end
			6'd50: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_frame_size1_w;
			end
			6'd51: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_frame_size0_w;
			end
			6'd52: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot0_status0_w;
			end
			6'd53: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot0_address3_w;
			end
			6'd54: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot0_address2_w;
			end
			6'd55: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot0_address1_w;
			end
			6'd56: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot0_address0_w;
			end
			6'd57: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot1_status0_w;
			end
			6'd58: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot1_address3_w;
			end
			6'd59: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot1_address2_w;
			end
			6'd60: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot1_address1_w;
			end
			6'd61: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_slot1_address0_w;
			end
			6'd62: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_dma_slot_array_status_w;
			end
			6'd63: begin
				vns_videosoc_interface1_bank_bus_dat_r <= soc_hdmi_in0_dma_slot_array_pending_w;
			end
			7'd64: begin
				vns_videosoc_interface1_bank_bus_dat_r <= vns_videosoc_csrbank1_dma_ev_enable0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank1_edid_hpd_en0_re) begin
		soc_hdmi_in0_edid_storage_full <= vns_videosoc_csrbank1_edid_hpd_en0_r;
	end
	soc_hdmi_in0_edid_re <= vns_videosoc_csrbank1_edid_hpd_en0_re;
	if (vns_videosoc_csrbank1_clocking_pll_reset0_re) begin
		soc_hdmi_in0_pll_reset_storage_full <= vns_videosoc_csrbank1_clocking_pll_reset0_r;
	end
	soc_hdmi_in0_pll_reset_re <= vns_videosoc_csrbank1_clocking_pll_reset0_re;
	if (vns_videosoc_csrbank1_clocking_pll_adr0_re) begin
		soc_hdmi_in0_pll_adr_storage_full[4:0] <= vns_videosoc_csrbank1_clocking_pll_adr0_r;
	end
	soc_hdmi_in0_pll_adr_re <= vns_videosoc_csrbank1_clocking_pll_adr0_re;
	if (vns_videosoc_csrbank1_clocking_pll_dat_w1_re) begin
		soc_hdmi_in0_pll_dat_w_storage_full[15:8] <= vns_videosoc_csrbank1_clocking_pll_dat_w1_r;
	end
	if (vns_videosoc_csrbank1_clocking_pll_dat_w0_re) begin
		soc_hdmi_in0_pll_dat_w_storage_full[7:0] <= vns_videosoc_csrbank1_clocking_pll_dat_w0_r;
	end
	soc_hdmi_in0_pll_dat_w_re <= vns_videosoc_csrbank1_clocking_pll_dat_w0_re;
	if (vns_videosoc_csrbank1_dma_frame_size3_re) begin
		soc_hdmi_in0_dma_frame_size_storage_full[26:24] <= vns_videosoc_csrbank1_dma_frame_size3_r;
	end
	if (vns_videosoc_csrbank1_dma_frame_size2_re) begin
		soc_hdmi_in0_dma_frame_size_storage_full[23:16] <= vns_videosoc_csrbank1_dma_frame_size2_r;
	end
	if (vns_videosoc_csrbank1_dma_frame_size1_re) begin
		soc_hdmi_in0_dma_frame_size_storage_full[15:8] <= vns_videosoc_csrbank1_dma_frame_size1_r;
	end
	if (vns_videosoc_csrbank1_dma_frame_size0_re) begin
		soc_hdmi_in0_dma_frame_size_storage_full[7:0] <= vns_videosoc_csrbank1_dma_frame_size0_r;
	end
	soc_hdmi_in0_dma_frame_size_re <= vns_videosoc_csrbank1_dma_frame_size0_re;
	if (soc_hdmi_in0_dma_slot_array_slot0_status_we) begin
		soc_hdmi_in0_dma_slot_array_slot0_status_storage_full <= (soc_hdmi_in0_dma_slot_array_slot0_status_dat_w <<< 1'd0);
	end
	if (vns_videosoc_csrbank1_dma_slot0_status0_re) begin
		soc_hdmi_in0_dma_slot_array_slot0_status_storage_full[1:0] <= vns_videosoc_csrbank1_dma_slot0_status0_r;
	end
	soc_hdmi_in0_dma_slot_array_slot0_status_re <= vns_videosoc_csrbank1_dma_slot0_status0_re;
	if (soc_hdmi_in0_dma_slot_array_slot0_address_we) begin
		soc_hdmi_in0_dma_slot_array_slot0_address_storage_full <= (soc_hdmi_in0_dma_slot_array_slot0_address_dat_w <<< 2'd3);
	end
	if (vns_videosoc_csrbank1_dma_slot0_address3_re) begin
		soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[26:24] <= vns_videosoc_csrbank1_dma_slot0_address3_r;
	end
	if (vns_videosoc_csrbank1_dma_slot0_address2_re) begin
		soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[23:16] <= vns_videosoc_csrbank1_dma_slot0_address2_r;
	end
	if (vns_videosoc_csrbank1_dma_slot0_address1_re) begin
		soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[15:8] <= vns_videosoc_csrbank1_dma_slot0_address1_r;
	end
	if (vns_videosoc_csrbank1_dma_slot0_address0_re) begin
		soc_hdmi_in0_dma_slot_array_slot0_address_storage_full[7:0] <= vns_videosoc_csrbank1_dma_slot0_address0_r;
	end
	soc_hdmi_in0_dma_slot_array_slot0_address_re <= vns_videosoc_csrbank1_dma_slot0_address0_re;
	if (soc_hdmi_in0_dma_slot_array_slot1_status_we) begin
		soc_hdmi_in0_dma_slot_array_slot1_status_storage_full <= (soc_hdmi_in0_dma_slot_array_slot1_status_dat_w <<< 1'd0);
	end
	if (vns_videosoc_csrbank1_dma_slot1_status0_re) begin
		soc_hdmi_in0_dma_slot_array_slot1_status_storage_full[1:0] <= vns_videosoc_csrbank1_dma_slot1_status0_r;
	end
	soc_hdmi_in0_dma_slot_array_slot1_status_re <= vns_videosoc_csrbank1_dma_slot1_status0_re;
	if (soc_hdmi_in0_dma_slot_array_slot1_address_we) begin
		soc_hdmi_in0_dma_slot_array_slot1_address_storage_full <= (soc_hdmi_in0_dma_slot_array_slot1_address_dat_w <<< 2'd3);
	end
	if (vns_videosoc_csrbank1_dma_slot1_address3_re) begin
		soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[26:24] <= vns_videosoc_csrbank1_dma_slot1_address3_r;
	end
	if (vns_videosoc_csrbank1_dma_slot1_address2_re) begin
		soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[23:16] <= vns_videosoc_csrbank1_dma_slot1_address2_r;
	end
	if (vns_videosoc_csrbank1_dma_slot1_address1_re) begin
		soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[15:8] <= vns_videosoc_csrbank1_dma_slot1_address1_r;
	end
	if (vns_videosoc_csrbank1_dma_slot1_address0_re) begin
		soc_hdmi_in0_dma_slot_array_slot1_address_storage_full[7:0] <= vns_videosoc_csrbank1_dma_slot1_address0_r;
	end
	soc_hdmi_in0_dma_slot_array_slot1_address_re <= vns_videosoc_csrbank1_dma_slot1_address0_re;
	if (vns_videosoc_csrbank1_dma_ev_enable0_re) begin
		soc_hdmi_in0_dma_slot_array_storage_full[1:0] <= vns_videosoc_csrbank1_dma_ev_enable0_r;
	end
	soc_hdmi_in0_dma_slot_array_re <= vns_videosoc_csrbank1_dma_ev_enable0_re;
	vns_videosoc_sram1_sel_r <= vns_videosoc_sram1_sel;
	vns_videosoc_interface2_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank2_sel) begin
		case (vns_videosoc_interface2_bank_bus_adr[6:0])
			1'd0: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_edid_hpd_notif_w;
			end
			1'd1: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_edid_hpd_en0_w;
			end
			2'd2: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_pll_reset0_w;
			end
			2'd3: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_locked_w;
			end
			3'd4: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_pll_adr0_w;
			end
			3'd5: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_pll_dat_r1_w;
			end
			3'd6: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_pll_dat_r0_w;
			end
			3'd7: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_pll_dat_w1_w;
			end
			4'd8: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_pll_dat_w0_w;
			end
			4'd9: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_pll_read_w;
			end
			4'd10: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_pll_write_w;
			end
			4'd11: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_clocking_pll_drdy_w;
			end
			4'd12: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_s6datacapture0_dly_ctl_w;
			end
			4'd13: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data0_cap_dly_busy_w;
			end
			4'd14: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data0_cap_phase_w;
			end
			4'd15: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_s6datacapture0_phase_reset_w;
			end
			5'd16: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data0_charsync_char_synced_w;
			end
			5'd17: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data0_charsync_ctl_pos_w;
			end
			5'd18: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_wer0_update_w;
			end
			5'd19: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data0_wer_value2_w;
			end
			5'd20: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data0_wer_value1_w;
			end
			5'd21: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data0_wer_value0_w;
			end
			5'd22: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_s6datacapture1_dly_ctl_w;
			end
			5'd23: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data1_cap_dly_busy_w;
			end
			5'd24: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data1_cap_phase_w;
			end
			5'd25: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_s6datacapture1_phase_reset_w;
			end
			5'd26: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data1_charsync_char_synced_w;
			end
			5'd27: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data1_charsync_ctl_pos_w;
			end
			5'd28: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_wer1_update_w;
			end
			5'd29: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data1_wer_value2_w;
			end
			5'd30: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data1_wer_value1_w;
			end
			5'd31: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data1_wer_value0_w;
			end
			6'd32: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_s6datacapture2_dly_ctl_w;
			end
			6'd33: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data2_cap_dly_busy_w;
			end
			6'd34: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data2_cap_phase_w;
			end
			6'd35: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_s6datacapture2_phase_reset_w;
			end
			6'd36: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data2_charsync_char_synced_w;
			end
			6'd37: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data2_charsync_ctl_pos_w;
			end
			6'd38: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_wer2_update_w;
			end
			6'd39: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data2_wer_value2_w;
			end
			6'd40: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data2_wer_value1_w;
			end
			6'd41: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_data2_wer_value0_w;
			end
			6'd42: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_chansync_channels_synced_w;
			end
			6'd43: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_resdetection_hres1_w;
			end
			6'd44: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_resdetection_hres0_w;
			end
			6'd45: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_resdetection_vres1_w;
			end
			6'd46: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_resdetection_vres0_w;
			end
			6'd47: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_frame_overflow_w;
			end
			6'd48: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_frame_size3_w;
			end
			6'd49: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_frame_size2_w;
			end
			6'd50: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_frame_size1_w;
			end
			6'd51: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_frame_size0_w;
			end
			6'd52: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot0_status0_w;
			end
			6'd53: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot0_address3_w;
			end
			6'd54: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot0_address2_w;
			end
			6'd55: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot0_address1_w;
			end
			6'd56: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot0_address0_w;
			end
			6'd57: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot1_status0_w;
			end
			6'd58: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot1_address3_w;
			end
			6'd59: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot1_address2_w;
			end
			6'd60: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot1_address1_w;
			end
			6'd61: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_slot1_address0_w;
			end
			6'd62: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_dma_slot_array_status_w;
			end
			6'd63: begin
				vns_videosoc_interface2_bank_bus_dat_r <= soc_hdmi_in1_dma_slot_array_pending_w;
			end
			7'd64: begin
				vns_videosoc_interface2_bank_bus_dat_r <= vns_videosoc_csrbank2_dma_ev_enable0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank2_edid_hpd_en0_re) begin
		soc_hdmi_in1_edid_storage_full <= vns_videosoc_csrbank2_edid_hpd_en0_r;
	end
	soc_hdmi_in1_edid_re <= vns_videosoc_csrbank2_edid_hpd_en0_re;
	if (vns_videosoc_csrbank2_clocking_pll_reset0_re) begin
		soc_hdmi_in1_pll_reset_storage_full <= vns_videosoc_csrbank2_clocking_pll_reset0_r;
	end
	soc_hdmi_in1_pll_reset_re <= vns_videosoc_csrbank2_clocking_pll_reset0_re;
	if (vns_videosoc_csrbank2_clocking_pll_adr0_re) begin
		soc_hdmi_in1_pll_adr_storage_full[4:0] <= vns_videosoc_csrbank2_clocking_pll_adr0_r;
	end
	soc_hdmi_in1_pll_adr_re <= vns_videosoc_csrbank2_clocking_pll_adr0_re;
	if (vns_videosoc_csrbank2_clocking_pll_dat_w1_re) begin
		soc_hdmi_in1_pll_dat_w_storage_full[15:8] <= vns_videosoc_csrbank2_clocking_pll_dat_w1_r;
	end
	if (vns_videosoc_csrbank2_clocking_pll_dat_w0_re) begin
		soc_hdmi_in1_pll_dat_w_storage_full[7:0] <= vns_videosoc_csrbank2_clocking_pll_dat_w0_r;
	end
	soc_hdmi_in1_pll_dat_w_re <= vns_videosoc_csrbank2_clocking_pll_dat_w0_re;
	if (vns_videosoc_csrbank2_dma_frame_size3_re) begin
		soc_hdmi_in1_dma_frame_size_storage_full[26:24] <= vns_videosoc_csrbank2_dma_frame_size3_r;
	end
	if (vns_videosoc_csrbank2_dma_frame_size2_re) begin
		soc_hdmi_in1_dma_frame_size_storage_full[23:16] <= vns_videosoc_csrbank2_dma_frame_size2_r;
	end
	if (vns_videosoc_csrbank2_dma_frame_size1_re) begin
		soc_hdmi_in1_dma_frame_size_storage_full[15:8] <= vns_videosoc_csrbank2_dma_frame_size1_r;
	end
	if (vns_videosoc_csrbank2_dma_frame_size0_re) begin
		soc_hdmi_in1_dma_frame_size_storage_full[7:0] <= vns_videosoc_csrbank2_dma_frame_size0_r;
	end
	soc_hdmi_in1_dma_frame_size_re <= vns_videosoc_csrbank2_dma_frame_size0_re;
	if (soc_hdmi_in1_dma_slot_array_slot0_status_we) begin
		soc_hdmi_in1_dma_slot_array_slot0_status_storage_full <= (soc_hdmi_in1_dma_slot_array_slot0_status_dat_w <<< 1'd0);
	end
	if (vns_videosoc_csrbank2_dma_slot0_status0_re) begin
		soc_hdmi_in1_dma_slot_array_slot0_status_storage_full[1:0] <= vns_videosoc_csrbank2_dma_slot0_status0_r;
	end
	soc_hdmi_in1_dma_slot_array_slot0_status_re <= vns_videosoc_csrbank2_dma_slot0_status0_re;
	if (soc_hdmi_in1_dma_slot_array_slot0_address_we) begin
		soc_hdmi_in1_dma_slot_array_slot0_address_storage_full <= (soc_hdmi_in1_dma_slot_array_slot0_address_dat_w <<< 2'd3);
	end
	if (vns_videosoc_csrbank2_dma_slot0_address3_re) begin
		soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[26:24] <= vns_videosoc_csrbank2_dma_slot0_address3_r;
	end
	if (vns_videosoc_csrbank2_dma_slot0_address2_re) begin
		soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[23:16] <= vns_videosoc_csrbank2_dma_slot0_address2_r;
	end
	if (vns_videosoc_csrbank2_dma_slot0_address1_re) begin
		soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[15:8] <= vns_videosoc_csrbank2_dma_slot0_address1_r;
	end
	if (vns_videosoc_csrbank2_dma_slot0_address0_re) begin
		soc_hdmi_in1_dma_slot_array_slot0_address_storage_full[7:0] <= vns_videosoc_csrbank2_dma_slot0_address0_r;
	end
	soc_hdmi_in1_dma_slot_array_slot0_address_re <= vns_videosoc_csrbank2_dma_slot0_address0_re;
	if (soc_hdmi_in1_dma_slot_array_slot1_status_we) begin
		soc_hdmi_in1_dma_slot_array_slot1_status_storage_full <= (soc_hdmi_in1_dma_slot_array_slot1_status_dat_w <<< 1'd0);
	end
	if (vns_videosoc_csrbank2_dma_slot1_status0_re) begin
		soc_hdmi_in1_dma_slot_array_slot1_status_storage_full[1:0] <= vns_videosoc_csrbank2_dma_slot1_status0_r;
	end
	soc_hdmi_in1_dma_slot_array_slot1_status_re <= vns_videosoc_csrbank2_dma_slot1_status0_re;
	if (soc_hdmi_in1_dma_slot_array_slot1_address_we) begin
		soc_hdmi_in1_dma_slot_array_slot1_address_storage_full <= (soc_hdmi_in1_dma_slot_array_slot1_address_dat_w <<< 2'd3);
	end
	if (vns_videosoc_csrbank2_dma_slot1_address3_re) begin
		soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[26:24] <= vns_videosoc_csrbank2_dma_slot1_address3_r;
	end
	if (vns_videosoc_csrbank2_dma_slot1_address2_re) begin
		soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[23:16] <= vns_videosoc_csrbank2_dma_slot1_address2_r;
	end
	if (vns_videosoc_csrbank2_dma_slot1_address1_re) begin
		soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[15:8] <= vns_videosoc_csrbank2_dma_slot1_address1_r;
	end
	if (vns_videosoc_csrbank2_dma_slot1_address0_re) begin
		soc_hdmi_in1_dma_slot_array_slot1_address_storage_full[7:0] <= vns_videosoc_csrbank2_dma_slot1_address0_r;
	end
	soc_hdmi_in1_dma_slot_array_slot1_address_re <= vns_videosoc_csrbank2_dma_slot1_address0_re;
	if (vns_videosoc_csrbank2_dma_ev_enable0_re) begin
		soc_hdmi_in1_dma_slot_array_storage_full[1:0] <= vns_videosoc_csrbank2_dma_ev_enable0_r;
	end
	soc_hdmi_in1_dma_slot_array_re <= vns_videosoc_csrbank2_dma_ev_enable0_re;
	vns_videosoc_interface3_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank3_sel) begin
		case (vns_videosoc_interface3_bank_bus_adr[5:0])
			1'd0: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_underflow_enable0_w;
			end
			1'd1: begin
				vns_videosoc_interface3_bank_bus_dat_r <= soc_hdmi_out0_core_underflow_update_underflow_update_w;
			end
			2'd2: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_underflow_counter3_w;
			end
			2'd3: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_underflow_counter2_w;
			end
			3'd4: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_underflow_counter1_w;
			end
			3'd5: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_underflow_counter0_w;
			end
			3'd6: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_enable0_w;
			end
			3'd7: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hres1_w;
			end
			4'd8: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hres0_w;
			end
			4'd9: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hsync_start1_w;
			end
			4'd10: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hsync_start0_w;
			end
			4'd11: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hsync_end1_w;
			end
			4'd12: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hsync_end0_w;
			end
			4'd13: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hscan1_w;
			end
			4'd14: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_hscan0_w;
			end
			4'd15: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vres1_w;
			end
			5'd16: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vres0_w;
			end
			5'd17: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vsync_start1_w;
			end
			5'd18: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vsync_start0_w;
			end
			5'd19: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vsync_end1_w;
			end
			5'd20: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vsync_end0_w;
			end
			5'd21: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vscan1_w;
			end
			5'd22: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_vscan0_w;
			end
			5'd23: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_base3_w;
			end
			5'd24: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_base2_w;
			end
			5'd25: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_base1_w;
			end
			5'd26: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_base0_w;
			end
			5'd27: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_length3_w;
			end
			5'd28: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_length2_w;
			end
			5'd29: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_length1_w;
			end
			5'd30: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_initiator_length0_w;
			end
			5'd31: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_dma_delay_base3_w;
			end
			6'd32: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_dma_delay_base2_w;
			end
			6'd33: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_dma_delay_base1_w;
			end
			6'd34: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_core_dma_delay_base0_w;
			end
			6'd35: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_cmd_data1_w;
			end
			6'd36: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_cmd_data0_w;
			end
			6'd37: begin
				vns_videosoc_interface3_bank_bus_dat_r <= soc_hdmi_out0_driver_clocking_send_cmd_data_w;
			end
			6'd38: begin
				vns_videosoc_interface3_bank_bus_dat_r <= soc_hdmi_out0_driver_clocking_send_go_w;
			end
			6'd39: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_status_w;
			end
			6'd40: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_pll_reset0_w;
			end
			6'd41: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_pll_adr0_w;
			end
			6'd42: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_pll_dat_r1_w;
			end
			6'd43: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_pll_dat_r0_w;
			end
			6'd44: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_w;
			end
			6'd45: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_w;
			end
			6'd46: begin
				vns_videosoc_interface3_bank_bus_dat_r <= soc_hdmi_out0_driver_clocking_pll_read_w;
			end
			6'd47: begin
				vns_videosoc_interface3_bank_bus_dat_r <= soc_hdmi_out0_driver_clocking_pll_write_w;
			end
			6'd48: begin
				vns_videosoc_interface3_bank_bus_dat_r <= vns_videosoc_csrbank3_driver_clocking_pll_drdy_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank3_core_underflow_enable0_re) begin
		soc_hdmi_out0_core_underflow_enable_storage_full <= vns_videosoc_csrbank3_core_underflow_enable0_r;
	end
	soc_hdmi_out0_core_underflow_enable_re <= vns_videosoc_csrbank3_core_underflow_enable0_re;
	if (vns_videosoc_csrbank3_core_initiator_enable0_re) begin
		soc_hdmi_out0_core_initiator_enable_storage_full <= vns_videosoc_csrbank3_core_initiator_enable0_r;
	end
	soc_hdmi_out0_core_initiator_enable_re <= vns_videosoc_csrbank3_core_initiator_enable0_re;
	if (vns_videosoc_csrbank3_core_initiator_hres1_re) begin
		vns_videosoc_csrbank3_core_initiator_hres_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_hres1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_hres0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage0_storage_full <= {vns_videosoc_csrbank3_core_initiator_hres_backstore, vns_videosoc_csrbank3_core_initiator_hres0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage0_re <= vns_videosoc_csrbank3_core_initiator_hres0_re;
	if (vns_videosoc_csrbank3_core_initiator_hsync_start1_re) begin
		vns_videosoc_csrbank3_core_initiator_hsync_start_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_hsync_start1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_hsync_start0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage1_storage_full <= {vns_videosoc_csrbank3_core_initiator_hsync_start_backstore, vns_videosoc_csrbank3_core_initiator_hsync_start0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage1_re <= vns_videosoc_csrbank3_core_initiator_hsync_start0_re;
	if (vns_videosoc_csrbank3_core_initiator_hsync_end1_re) begin
		vns_videosoc_csrbank3_core_initiator_hsync_end_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_hsync_end1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_hsync_end0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage2_storage_full <= {vns_videosoc_csrbank3_core_initiator_hsync_end_backstore, vns_videosoc_csrbank3_core_initiator_hsync_end0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage2_re <= vns_videosoc_csrbank3_core_initiator_hsync_end0_re;
	if (vns_videosoc_csrbank3_core_initiator_hscan1_re) begin
		vns_videosoc_csrbank3_core_initiator_hscan_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_hscan1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_hscan0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage3_storage_full <= {vns_videosoc_csrbank3_core_initiator_hscan_backstore, vns_videosoc_csrbank3_core_initiator_hscan0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage3_re <= vns_videosoc_csrbank3_core_initiator_hscan0_re;
	if (vns_videosoc_csrbank3_core_initiator_vres1_re) begin
		vns_videosoc_csrbank3_core_initiator_vres_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_vres1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_vres0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage4_storage_full <= {vns_videosoc_csrbank3_core_initiator_vres_backstore, vns_videosoc_csrbank3_core_initiator_vres0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage4_re <= vns_videosoc_csrbank3_core_initiator_vres0_re;
	if (vns_videosoc_csrbank3_core_initiator_vsync_start1_re) begin
		vns_videosoc_csrbank3_core_initiator_vsync_start_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_vsync_start1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_vsync_start0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage5_storage_full <= {vns_videosoc_csrbank3_core_initiator_vsync_start_backstore, vns_videosoc_csrbank3_core_initiator_vsync_start0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage5_re <= vns_videosoc_csrbank3_core_initiator_vsync_start0_re;
	if (vns_videosoc_csrbank3_core_initiator_vsync_end1_re) begin
		vns_videosoc_csrbank3_core_initiator_vsync_end_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_vsync_end1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_vsync_end0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage6_storage_full <= {vns_videosoc_csrbank3_core_initiator_vsync_end_backstore, vns_videosoc_csrbank3_core_initiator_vsync_end0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage6_re <= vns_videosoc_csrbank3_core_initiator_vsync_end0_re;
	if (vns_videosoc_csrbank3_core_initiator_vscan1_re) begin
		vns_videosoc_csrbank3_core_initiator_vscan_backstore[3:0] <= vns_videosoc_csrbank3_core_initiator_vscan1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_vscan0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage7_storage_full <= {vns_videosoc_csrbank3_core_initiator_vscan_backstore, vns_videosoc_csrbank3_core_initiator_vscan0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage7_re <= vns_videosoc_csrbank3_core_initiator_vscan0_re;
	if (vns_videosoc_csrbank3_core_initiator_base3_re) begin
		vns_videosoc_csrbank3_core_initiator_base_backstore[23:16] <= vns_videosoc_csrbank3_core_initiator_base3_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_base2_re) begin
		vns_videosoc_csrbank3_core_initiator_base_backstore[15:8] <= vns_videosoc_csrbank3_core_initiator_base2_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_base1_re) begin
		vns_videosoc_csrbank3_core_initiator_base_backstore[7:0] <= vns_videosoc_csrbank3_core_initiator_base1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_base0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage8_storage_full <= {vns_videosoc_csrbank3_core_initiator_base_backstore, vns_videosoc_csrbank3_core_initiator_base0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage8_re <= vns_videosoc_csrbank3_core_initiator_base0_re;
	if (vns_videosoc_csrbank3_core_initiator_length3_re) begin
		vns_videosoc_csrbank3_core_initiator_length_backstore[23:16] <= vns_videosoc_csrbank3_core_initiator_length3_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_length2_re) begin
		vns_videosoc_csrbank3_core_initiator_length_backstore[15:8] <= vns_videosoc_csrbank3_core_initiator_length2_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_length1_re) begin
		vns_videosoc_csrbank3_core_initiator_length_backstore[7:0] <= vns_videosoc_csrbank3_core_initiator_length1_r;
	end
	if (vns_videosoc_csrbank3_core_initiator_length0_re) begin
		soc_hdmi_out0_core_initiator_csrstorage9_storage_full <= {vns_videosoc_csrbank3_core_initiator_length_backstore, vns_videosoc_csrbank3_core_initiator_length0_r};
	end
	soc_hdmi_out0_core_initiator_csrstorage9_re <= vns_videosoc_csrbank3_core_initiator_length0_re;
	if (vns_videosoc_csrbank3_core_dma_delay_base3_re) begin
		soc_hdmi_out0_core_dmareader_storage_full[31:24] <= vns_videosoc_csrbank3_core_dma_delay_base3_r;
	end
	if (vns_videosoc_csrbank3_core_dma_delay_base2_re) begin
		soc_hdmi_out0_core_dmareader_storage_full[23:16] <= vns_videosoc_csrbank3_core_dma_delay_base2_r;
	end
	if (vns_videosoc_csrbank3_core_dma_delay_base1_re) begin
		soc_hdmi_out0_core_dmareader_storage_full[15:8] <= vns_videosoc_csrbank3_core_dma_delay_base1_r;
	end
	if (vns_videosoc_csrbank3_core_dma_delay_base0_re) begin
		soc_hdmi_out0_core_dmareader_storage_full[7:0] <= vns_videosoc_csrbank3_core_dma_delay_base0_r;
	end
	soc_hdmi_out0_core_dmareader_re <= vns_videosoc_csrbank3_core_dma_delay_base0_re;
	if (vns_videosoc_csrbank3_driver_clocking_cmd_data1_re) begin
		soc_hdmi_out0_driver_clocking_cmd_data_storage_full[9:8] <= vns_videosoc_csrbank3_driver_clocking_cmd_data1_r;
	end
	if (vns_videosoc_csrbank3_driver_clocking_cmd_data0_re) begin
		soc_hdmi_out0_driver_clocking_cmd_data_storage_full[7:0] <= vns_videosoc_csrbank3_driver_clocking_cmd_data0_r;
	end
	soc_hdmi_out0_driver_clocking_cmd_data_re <= vns_videosoc_csrbank3_driver_clocking_cmd_data0_re;
	if (vns_videosoc_csrbank3_driver_clocking_pll_reset0_re) begin
		soc_hdmi_out0_driver_clocking_pll_reset_storage_full <= vns_videosoc_csrbank3_driver_clocking_pll_reset0_r;
	end
	soc_hdmi_out0_driver_clocking_pll_reset_re <= vns_videosoc_csrbank3_driver_clocking_pll_reset0_re;
	if (vns_videosoc_csrbank3_driver_clocking_pll_adr0_re) begin
		soc_hdmi_out0_driver_clocking_pll_adr_storage_full[4:0] <= vns_videosoc_csrbank3_driver_clocking_pll_adr0_r;
	end
	soc_hdmi_out0_driver_clocking_pll_adr_re <= vns_videosoc_csrbank3_driver_clocking_pll_adr0_re;
	if (vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_re) begin
		soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full[15:8] <= vns_videosoc_csrbank3_driver_clocking_pll_dat_w1_r;
	end
	if (vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_re) begin
		soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full[7:0] <= vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_r;
	end
	soc_hdmi_out0_driver_clocking_pll_dat_w_re <= vns_videosoc_csrbank3_driver_clocking_pll_dat_w0_re;
	vns_videosoc_interface4_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank4_sel) begin
		case (vns_videosoc_interface4_bank_bus_adr[5:0])
			1'd0: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_underflow_enable0_w;
			end
			1'd1: begin
				vns_videosoc_interface4_bank_bus_dat_r <= soc_hdmi_out1_core_underflow_update_underflow_update_w;
			end
			2'd2: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_underflow_counter3_w;
			end
			2'd3: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_underflow_counter2_w;
			end
			3'd4: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_underflow_counter1_w;
			end
			3'd5: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_underflow_counter0_w;
			end
			3'd6: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_enable0_w;
			end
			3'd7: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hres1_w;
			end
			4'd8: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hres0_w;
			end
			4'd9: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hsync_start1_w;
			end
			4'd10: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hsync_start0_w;
			end
			4'd11: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hsync_end1_w;
			end
			4'd12: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hsync_end0_w;
			end
			4'd13: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hscan1_w;
			end
			4'd14: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_hscan0_w;
			end
			4'd15: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vres1_w;
			end
			5'd16: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vres0_w;
			end
			5'd17: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vsync_start1_w;
			end
			5'd18: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vsync_start0_w;
			end
			5'd19: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vsync_end1_w;
			end
			5'd20: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vsync_end0_w;
			end
			5'd21: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vscan1_w;
			end
			5'd22: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_vscan0_w;
			end
			5'd23: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_base3_w;
			end
			5'd24: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_base2_w;
			end
			5'd25: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_base1_w;
			end
			5'd26: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_base0_w;
			end
			5'd27: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_length3_w;
			end
			5'd28: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_length2_w;
			end
			5'd29: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_length1_w;
			end
			5'd30: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_initiator_length0_w;
			end
			5'd31: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_dma_delay_base3_w;
			end
			6'd32: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_dma_delay_base2_w;
			end
			6'd33: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_dma_delay_base1_w;
			end
			6'd34: begin
				vns_videosoc_interface4_bank_bus_dat_r <= vns_videosoc_csrbank4_core_dma_delay_base0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank4_core_underflow_enable0_re) begin
		soc_hdmi_out1_core_underflow_enable_storage_full <= vns_videosoc_csrbank4_core_underflow_enable0_r;
	end
	soc_hdmi_out1_core_underflow_enable_re <= vns_videosoc_csrbank4_core_underflow_enable0_re;
	if (vns_videosoc_csrbank4_core_initiator_enable0_re) begin
		soc_hdmi_out1_core_initiator_enable_storage_full <= vns_videosoc_csrbank4_core_initiator_enable0_r;
	end
	soc_hdmi_out1_core_initiator_enable_re <= vns_videosoc_csrbank4_core_initiator_enable0_re;
	if (vns_videosoc_csrbank4_core_initiator_hres1_re) begin
		vns_videosoc_csrbank4_core_initiator_hres_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_hres1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_hres0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage0_storage_full <= {vns_videosoc_csrbank4_core_initiator_hres_backstore, vns_videosoc_csrbank4_core_initiator_hres0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage0_re <= vns_videosoc_csrbank4_core_initiator_hres0_re;
	if (vns_videosoc_csrbank4_core_initiator_hsync_start1_re) begin
		vns_videosoc_csrbank4_core_initiator_hsync_start_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_hsync_start1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_hsync_start0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage1_storage_full <= {vns_videosoc_csrbank4_core_initiator_hsync_start_backstore, vns_videosoc_csrbank4_core_initiator_hsync_start0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage1_re <= vns_videosoc_csrbank4_core_initiator_hsync_start0_re;
	if (vns_videosoc_csrbank4_core_initiator_hsync_end1_re) begin
		vns_videosoc_csrbank4_core_initiator_hsync_end_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_hsync_end1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_hsync_end0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage2_storage_full <= {vns_videosoc_csrbank4_core_initiator_hsync_end_backstore, vns_videosoc_csrbank4_core_initiator_hsync_end0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage2_re <= vns_videosoc_csrbank4_core_initiator_hsync_end0_re;
	if (vns_videosoc_csrbank4_core_initiator_hscan1_re) begin
		vns_videosoc_csrbank4_core_initiator_hscan_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_hscan1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_hscan0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage3_storage_full <= {vns_videosoc_csrbank4_core_initiator_hscan_backstore, vns_videosoc_csrbank4_core_initiator_hscan0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage3_re <= vns_videosoc_csrbank4_core_initiator_hscan0_re;
	if (vns_videosoc_csrbank4_core_initiator_vres1_re) begin
		vns_videosoc_csrbank4_core_initiator_vres_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_vres1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_vres0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage4_storage_full <= {vns_videosoc_csrbank4_core_initiator_vres_backstore, vns_videosoc_csrbank4_core_initiator_vres0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage4_re <= vns_videosoc_csrbank4_core_initiator_vres0_re;
	if (vns_videosoc_csrbank4_core_initiator_vsync_start1_re) begin
		vns_videosoc_csrbank4_core_initiator_vsync_start_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_vsync_start1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_vsync_start0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage5_storage_full <= {vns_videosoc_csrbank4_core_initiator_vsync_start_backstore, vns_videosoc_csrbank4_core_initiator_vsync_start0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage5_re <= vns_videosoc_csrbank4_core_initiator_vsync_start0_re;
	if (vns_videosoc_csrbank4_core_initiator_vsync_end1_re) begin
		vns_videosoc_csrbank4_core_initiator_vsync_end_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_vsync_end1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_vsync_end0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage6_storage_full <= {vns_videosoc_csrbank4_core_initiator_vsync_end_backstore, vns_videosoc_csrbank4_core_initiator_vsync_end0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage6_re <= vns_videosoc_csrbank4_core_initiator_vsync_end0_re;
	if (vns_videosoc_csrbank4_core_initiator_vscan1_re) begin
		vns_videosoc_csrbank4_core_initiator_vscan_backstore[3:0] <= vns_videosoc_csrbank4_core_initiator_vscan1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_vscan0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage7_storage_full <= {vns_videosoc_csrbank4_core_initiator_vscan_backstore, vns_videosoc_csrbank4_core_initiator_vscan0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage7_re <= vns_videosoc_csrbank4_core_initiator_vscan0_re;
	if (vns_videosoc_csrbank4_core_initiator_base3_re) begin
		vns_videosoc_csrbank4_core_initiator_base_backstore[23:16] <= vns_videosoc_csrbank4_core_initiator_base3_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_base2_re) begin
		vns_videosoc_csrbank4_core_initiator_base_backstore[15:8] <= vns_videosoc_csrbank4_core_initiator_base2_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_base1_re) begin
		vns_videosoc_csrbank4_core_initiator_base_backstore[7:0] <= vns_videosoc_csrbank4_core_initiator_base1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_base0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage8_storage_full <= {vns_videosoc_csrbank4_core_initiator_base_backstore, vns_videosoc_csrbank4_core_initiator_base0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage8_re <= vns_videosoc_csrbank4_core_initiator_base0_re;
	if (vns_videosoc_csrbank4_core_initiator_length3_re) begin
		vns_videosoc_csrbank4_core_initiator_length_backstore[23:16] <= vns_videosoc_csrbank4_core_initiator_length3_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_length2_re) begin
		vns_videosoc_csrbank4_core_initiator_length_backstore[15:8] <= vns_videosoc_csrbank4_core_initiator_length2_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_length1_re) begin
		vns_videosoc_csrbank4_core_initiator_length_backstore[7:0] <= vns_videosoc_csrbank4_core_initiator_length1_r;
	end
	if (vns_videosoc_csrbank4_core_initiator_length0_re) begin
		soc_hdmi_out1_core_initiator_csrstorage9_storage_full <= {vns_videosoc_csrbank4_core_initiator_length_backstore, vns_videosoc_csrbank4_core_initiator_length0_r};
	end
	soc_hdmi_out1_core_initiator_csrstorage9_re <= vns_videosoc_csrbank4_core_initiator_length0_re;
	if (vns_videosoc_csrbank4_core_dma_delay_base3_re) begin
		soc_hdmi_out1_core_dmareader_storage_full[31:24] <= vns_videosoc_csrbank4_core_dma_delay_base3_r;
	end
	if (vns_videosoc_csrbank4_core_dma_delay_base2_re) begin
		soc_hdmi_out1_core_dmareader_storage_full[23:16] <= vns_videosoc_csrbank4_core_dma_delay_base2_r;
	end
	if (vns_videosoc_csrbank4_core_dma_delay_base1_re) begin
		soc_hdmi_out1_core_dmareader_storage_full[15:8] <= vns_videosoc_csrbank4_core_dma_delay_base1_r;
	end
	if (vns_videosoc_csrbank4_core_dma_delay_base0_re) begin
		soc_hdmi_out1_core_dmareader_storage_full[7:0] <= vns_videosoc_csrbank4_core_dma_delay_base0_r;
	end
	soc_hdmi_out1_core_dmareader_re <= vns_videosoc_csrbank4_core_dma_delay_base0_re;
	vns_videosoc_sram2_sel_r <= vns_videosoc_sram2_sel;
	vns_videosoc_interface5_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank5_sel) begin
		case (vns_videosoc_interface5_bank_bus_adr[5:0])
			1'd0: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id7_w;
			end
			1'd1: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id6_w;
			end
			2'd2: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id5_w;
			end
			2'd3: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id4_w;
			end
			3'd4: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id3_w;
			end
			3'd5: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id2_w;
			end
			3'd6: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id1_w;
			end
			3'd7: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_dna_id0_w;
			end
			4'd8: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit19_w;
			end
			4'd9: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit18_w;
			end
			4'd10: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit17_w;
			end
			4'd11: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit16_w;
			end
			4'd12: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit15_w;
			end
			4'd13: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit14_w;
			end
			4'd14: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit13_w;
			end
			4'd15: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit12_w;
			end
			5'd16: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit11_w;
			end
			5'd17: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit10_w;
			end
			5'd18: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit9_w;
			end
			5'd19: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit8_w;
			end
			5'd20: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit7_w;
			end
			5'd21: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit6_w;
			end
			5'd22: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit5_w;
			end
			5'd23: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit4_w;
			end
			5'd24: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit3_w;
			end
			5'd25: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit2_w;
			end
			5'd26: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit1_w;
			end
			5'd27: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_git_commit0_w;
			end
			5'd28: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform7_w;
			end
			5'd29: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform6_w;
			end
			5'd30: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform5_w;
			end
			5'd31: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform4_w;
			end
			6'd32: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform3_w;
			end
			6'd33: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform2_w;
			end
			6'd34: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform1_w;
			end
			6'd35: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_platform0_w;
			end
			6'd36: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target7_w;
			end
			6'd37: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target6_w;
			end
			6'd38: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target5_w;
			end
			6'd39: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target4_w;
			end
			6'd40: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target3_w;
			end
			6'd41: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target2_w;
			end
			6'd42: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target1_w;
			end
			6'd43: begin
				vns_videosoc_interface5_bank_bus_dat_r <= vns_videosoc_csrbank5_platform_target0_w;
			end
		endcase
	end
	vns_videosoc_interface6_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank6_sel) begin
		case (vns_videosoc_interface6_bank_bus_adr[5:0])
			1'd0: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_control0_w;
			end
			1'd1: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_command0_w;
			end
			2'd2: begin
				vns_videosoc_interface6_bank_bus_dat_r <= soc_videosoc_sdram_phaseinjector0_command_issue_w;
			end
			2'd3: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_address1_w;
			end
			3'd4: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_address0_w;
			end
			3'd5: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_baddress0_w;
			end
			3'd6: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_wrdata3_w;
			end
			3'd7: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_wrdata2_w;
			end
			4'd8: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_wrdata1_w;
			end
			4'd9: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_wrdata0_w;
			end
			4'd10: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_rddata3_w;
			end
			4'd11: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_rddata2_w;
			end
			4'd12: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_rddata1_w;
			end
			4'd13: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi0_rddata0_w;
			end
			4'd14: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_command0_w;
			end
			4'd15: begin
				vns_videosoc_interface6_bank_bus_dat_r <= soc_videosoc_sdram_phaseinjector1_command_issue_w;
			end
			5'd16: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_address1_w;
			end
			5'd17: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_address0_w;
			end
			5'd18: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_baddress0_w;
			end
			5'd19: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_wrdata3_w;
			end
			5'd20: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_wrdata2_w;
			end
			5'd21: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_wrdata1_w;
			end
			5'd22: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_wrdata0_w;
			end
			5'd23: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_rddata3_w;
			end
			5'd24: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_rddata2_w;
			end
			5'd25: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_rddata1_w;
			end
			5'd26: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_dfii_pi1_rddata0_w;
			end
			5'd27: begin
				vns_videosoc_interface6_bank_bus_dat_r <= soc_videosoc_sdram_bandwidth_update_w;
			end
			5'd28: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_controller_bandwidth_nreads2_w;
			end
			5'd29: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_controller_bandwidth_nreads1_w;
			end
			5'd30: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_controller_bandwidth_nreads0_w;
			end
			5'd31: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_controller_bandwidth_nwrites2_w;
			end
			6'd32: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_controller_bandwidth_nwrites1_w;
			end
			6'd33: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_controller_bandwidth_nwrites0_w;
			end
			6'd34: begin
				vns_videosoc_interface6_bank_bus_dat_r <= vns_videosoc_csrbank6_controller_bandwidth_data_width_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank6_dfii_control0_re) begin
		soc_videosoc_sdram_storage_full[3:0] <= vns_videosoc_csrbank6_dfii_control0_r;
	end
	soc_videosoc_sdram_re <= vns_videosoc_csrbank6_dfii_control0_re;
	if (vns_videosoc_csrbank6_dfii_pi0_command0_re) begin
		soc_videosoc_sdram_phaseinjector0_command_storage_full[5:0] <= vns_videosoc_csrbank6_dfii_pi0_command0_r;
	end
	soc_videosoc_sdram_phaseinjector0_command_re <= vns_videosoc_csrbank6_dfii_pi0_command0_re;
	if (vns_videosoc_csrbank6_dfii_pi0_address1_re) begin
		soc_videosoc_sdram_phaseinjector0_address_storage_full[12:8] <= vns_videosoc_csrbank6_dfii_pi0_address1_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi0_address0_re) begin
		soc_videosoc_sdram_phaseinjector0_address_storage_full[7:0] <= vns_videosoc_csrbank6_dfii_pi0_address0_r;
	end
	soc_videosoc_sdram_phaseinjector0_address_re <= vns_videosoc_csrbank6_dfii_pi0_address0_re;
	if (vns_videosoc_csrbank6_dfii_pi0_baddress0_re) begin
		soc_videosoc_sdram_phaseinjector0_baddress_storage_full[2:0] <= vns_videosoc_csrbank6_dfii_pi0_baddress0_r;
	end
	soc_videosoc_sdram_phaseinjector0_baddress_re <= vns_videosoc_csrbank6_dfii_pi0_baddress0_re;
	if (vns_videosoc_csrbank6_dfii_pi0_wrdata3_re) begin
		soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[31:24] <= vns_videosoc_csrbank6_dfii_pi0_wrdata3_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi0_wrdata2_re) begin
		soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[23:16] <= vns_videosoc_csrbank6_dfii_pi0_wrdata2_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi0_wrdata1_re) begin
		soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[15:8] <= vns_videosoc_csrbank6_dfii_pi0_wrdata1_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi0_wrdata0_re) begin
		soc_videosoc_sdram_phaseinjector0_wrdata_storage_full[7:0] <= vns_videosoc_csrbank6_dfii_pi0_wrdata0_r;
	end
	soc_videosoc_sdram_phaseinjector0_wrdata_re <= vns_videosoc_csrbank6_dfii_pi0_wrdata0_re;
	if (vns_videosoc_csrbank6_dfii_pi1_command0_re) begin
		soc_videosoc_sdram_phaseinjector1_command_storage_full[5:0] <= vns_videosoc_csrbank6_dfii_pi1_command0_r;
	end
	soc_videosoc_sdram_phaseinjector1_command_re <= vns_videosoc_csrbank6_dfii_pi1_command0_re;
	if (vns_videosoc_csrbank6_dfii_pi1_address1_re) begin
		soc_videosoc_sdram_phaseinjector1_address_storage_full[12:8] <= vns_videosoc_csrbank6_dfii_pi1_address1_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi1_address0_re) begin
		soc_videosoc_sdram_phaseinjector1_address_storage_full[7:0] <= vns_videosoc_csrbank6_dfii_pi1_address0_r;
	end
	soc_videosoc_sdram_phaseinjector1_address_re <= vns_videosoc_csrbank6_dfii_pi1_address0_re;
	if (vns_videosoc_csrbank6_dfii_pi1_baddress0_re) begin
		soc_videosoc_sdram_phaseinjector1_baddress_storage_full[2:0] <= vns_videosoc_csrbank6_dfii_pi1_baddress0_r;
	end
	soc_videosoc_sdram_phaseinjector1_baddress_re <= vns_videosoc_csrbank6_dfii_pi1_baddress0_re;
	if (vns_videosoc_csrbank6_dfii_pi1_wrdata3_re) begin
		soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[31:24] <= vns_videosoc_csrbank6_dfii_pi1_wrdata3_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi1_wrdata2_re) begin
		soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[23:16] <= vns_videosoc_csrbank6_dfii_pi1_wrdata2_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi1_wrdata1_re) begin
		soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[15:8] <= vns_videosoc_csrbank6_dfii_pi1_wrdata1_r;
	end
	if (vns_videosoc_csrbank6_dfii_pi1_wrdata0_re) begin
		soc_videosoc_sdram_phaseinjector1_wrdata_storage_full[7:0] <= vns_videosoc_csrbank6_dfii_pi1_wrdata0_r;
	end
	soc_videosoc_sdram_phaseinjector1_wrdata_re <= vns_videosoc_csrbank6_dfii_pi1_wrdata0_re;
	vns_videosoc_interface7_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank7_sel) begin
		case (vns_videosoc_interface7_bank_bus_adr[1:0])
			1'd0: begin
				vns_videosoc_interface7_bank_bus_dat_r <= vns_videosoc_csrbank7_bitbang0_w;
			end
			1'd1: begin
				vns_videosoc_interface7_bank_bus_dat_r <= vns_videosoc_csrbank7_miso_w;
			end
			2'd2: begin
				vns_videosoc_interface7_bank_bus_dat_r <= vns_videosoc_csrbank7_bitbang_en0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank7_bitbang0_re) begin
		soc_spiflash_bitbang_storage_full[3:0] <= vns_videosoc_csrbank7_bitbang0_r;
	end
	soc_spiflash_bitbang_re <= vns_videosoc_csrbank7_bitbang0_re;
	if (vns_videosoc_csrbank7_bitbang_en0_re) begin
		soc_spiflash_bitbang_en_storage_full <= vns_videosoc_csrbank7_bitbang_en0_r;
	end
	soc_spiflash_bitbang_en_re <= vns_videosoc_csrbank7_bitbang_en0_re;
	vns_videosoc_interface8_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank8_sel) begin
		case (vns_videosoc_interface8_bank_bus_adr[4:0])
			1'd0: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_load3_w;
			end
			1'd1: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_load2_w;
			end
			2'd2: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_load1_w;
			end
			2'd3: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_load0_w;
			end
			3'd4: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_reload3_w;
			end
			3'd5: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_reload2_w;
			end
			3'd6: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_reload1_w;
			end
			3'd7: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_reload0_w;
			end
			4'd8: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_en0_w;
			end
			4'd9: begin
				vns_videosoc_interface8_bank_bus_dat_r <= soc_videosoc_timer0_update_value_w;
			end
			4'd10: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_value3_w;
			end
			4'd11: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_value2_w;
			end
			4'd12: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_value1_w;
			end
			4'd13: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_value0_w;
			end
			4'd14: begin
				vns_videosoc_interface8_bank_bus_dat_r <= soc_videosoc_timer0_eventmanager_status_w;
			end
			4'd15: begin
				vns_videosoc_interface8_bank_bus_dat_r <= soc_videosoc_timer0_eventmanager_pending_w;
			end
			5'd16: begin
				vns_videosoc_interface8_bank_bus_dat_r <= vns_videosoc_csrbank8_ev_enable0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank8_load3_re) begin
		soc_videosoc_timer0_load_storage_full[31:24] <= vns_videosoc_csrbank8_load3_r;
	end
	if (vns_videosoc_csrbank8_load2_re) begin
		soc_videosoc_timer0_load_storage_full[23:16] <= vns_videosoc_csrbank8_load2_r;
	end
	if (vns_videosoc_csrbank8_load1_re) begin
		soc_videosoc_timer0_load_storage_full[15:8] <= vns_videosoc_csrbank8_load1_r;
	end
	if (vns_videosoc_csrbank8_load0_re) begin
		soc_videosoc_timer0_load_storage_full[7:0] <= vns_videosoc_csrbank8_load0_r;
	end
	soc_videosoc_timer0_load_re <= vns_videosoc_csrbank8_load0_re;
	if (vns_videosoc_csrbank8_reload3_re) begin
		soc_videosoc_timer0_reload_storage_full[31:24] <= vns_videosoc_csrbank8_reload3_r;
	end
	if (vns_videosoc_csrbank8_reload2_re) begin
		soc_videosoc_timer0_reload_storage_full[23:16] <= vns_videosoc_csrbank8_reload2_r;
	end
	if (vns_videosoc_csrbank8_reload1_re) begin
		soc_videosoc_timer0_reload_storage_full[15:8] <= vns_videosoc_csrbank8_reload1_r;
	end
	if (vns_videosoc_csrbank8_reload0_re) begin
		soc_videosoc_timer0_reload_storage_full[7:0] <= vns_videosoc_csrbank8_reload0_r;
	end
	soc_videosoc_timer0_reload_re <= vns_videosoc_csrbank8_reload0_re;
	if (vns_videosoc_csrbank8_en0_re) begin
		soc_videosoc_timer0_en_storage_full <= vns_videosoc_csrbank8_en0_r;
	end
	soc_videosoc_timer0_en_re <= vns_videosoc_csrbank8_en0_re;
	if (vns_videosoc_csrbank8_ev_enable0_re) begin
		soc_videosoc_timer0_eventmanager_storage_full <= vns_videosoc_csrbank8_ev_enable0_r;
	end
	soc_videosoc_timer0_eventmanager_re <= vns_videosoc_csrbank8_ev_enable0_re;
	vns_videosoc_interface9_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank9_sel) begin
		case (vns_videosoc_interface9_bank_bus_adr[2:0])
			1'd0: begin
				vns_videosoc_interface9_bank_bus_dat_r <= soc_videosoc_uart_rxtx_w;
			end
			1'd1: begin
				vns_videosoc_interface9_bank_bus_dat_r <= vns_videosoc_csrbank9_txfull_w;
			end
			2'd2: begin
				vns_videosoc_interface9_bank_bus_dat_r <= vns_videosoc_csrbank9_rxempty_w;
			end
			2'd3: begin
				vns_videosoc_interface9_bank_bus_dat_r <= soc_videosoc_uart_eventmanager_status_w;
			end
			3'd4: begin
				vns_videosoc_interface9_bank_bus_dat_r <= soc_videosoc_uart_eventmanager_pending_w;
			end
			3'd5: begin
				vns_videosoc_interface9_bank_bus_dat_r <= vns_videosoc_csrbank9_ev_enable0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank9_ev_enable0_re) begin
		soc_videosoc_uart_eventmanager_storage_full[1:0] <= vns_videosoc_csrbank9_ev_enable0_r;
	end
	soc_videosoc_uart_eventmanager_re <= vns_videosoc_csrbank9_ev_enable0_re;
	vns_videosoc_interface10_bank_bus_dat_r <= 1'd0;
	if (vns_videosoc_csrbank10_sel) begin
		case (vns_videosoc_interface10_bank_bus_adr[1:0])
			1'd0: begin
				vns_videosoc_interface10_bank_bus_dat_r <= vns_videosoc_csrbank10_tuning_word3_w;
			end
			1'd1: begin
				vns_videosoc_interface10_bank_bus_dat_r <= vns_videosoc_csrbank10_tuning_word2_w;
			end
			2'd2: begin
				vns_videosoc_interface10_bank_bus_dat_r <= vns_videosoc_csrbank10_tuning_word1_w;
			end
			2'd3: begin
				vns_videosoc_interface10_bank_bus_dat_r <= vns_videosoc_csrbank10_tuning_word0_w;
			end
		endcase
	end
	if (vns_videosoc_csrbank10_tuning_word3_re) begin
		soc_videosoc_uart_phy_storage_full[31:24] <= vns_videosoc_csrbank10_tuning_word3_r;
	end
	if (vns_videosoc_csrbank10_tuning_word2_re) begin
		soc_videosoc_uart_phy_storage_full[23:16] <= vns_videosoc_csrbank10_tuning_word2_r;
	end
	if (vns_videosoc_csrbank10_tuning_word1_re) begin
		soc_videosoc_uart_phy_storage_full[15:8] <= vns_videosoc_csrbank10_tuning_word1_r;
	end
	if (vns_videosoc_csrbank10_tuning_word0_re) begin
		soc_videosoc_uart_phy_storage_full[7:0] <= vns_videosoc_csrbank10_tuning_word0_r;
	end
	soc_videosoc_uart_phy_re <= vns_videosoc_csrbank10_tuning_word0_re;
	if (sys_rst) begin
		soc_videosoc_ctrl_storage_full <= 32'd305419896;
		soc_videosoc_ctrl_re <= 1'd0;
		soc_videosoc_ctrl_bus_errors <= 32'd0;
		soc_videosoc_rom_bus_ack <= 1'd0;
		soc_videosoc_sram_bus_ack <= 1'd0;
		soc_videosoc_interface_adr <= 14'd0;
		soc_videosoc_interface_we <= 1'd0;
		soc_videosoc_interface_dat_w <= 8'd0;
		soc_videosoc_bus_wishbone_dat_r <= 32'd0;
		soc_videosoc_bus_wishbone_ack <= 1'd0;
		soc_videosoc_counter <= 2'd0;
		serial_tx <= 1'd1;
		soc_videosoc_uart_phy_storage_full <= 32'd6597069;
		soc_videosoc_uart_phy_re <= 1'd0;
		soc_videosoc_uart_phy_sink_ready <= 1'd0;
		soc_videosoc_uart_phy_uart_clk_txen <= 1'd0;
		soc_videosoc_uart_phy_phase_accumulator_tx <= 32'd0;
		soc_videosoc_uart_phy_tx_reg <= 8'd0;
		soc_videosoc_uart_phy_tx_bitcount <= 4'd0;
		soc_videosoc_uart_phy_tx_busy <= 1'd0;
		soc_videosoc_uart_phy_source_valid <= 1'd0;
		soc_videosoc_uart_phy_source_payload_data <= 8'd0;
		soc_videosoc_uart_phy_uart_clk_rxen <= 1'd0;
		soc_videosoc_uart_phy_phase_accumulator_rx <= 32'd0;
		soc_videosoc_uart_phy_rx_r <= 1'd0;
		soc_videosoc_uart_phy_rx_reg <= 8'd0;
		soc_videosoc_uart_phy_rx_bitcount <= 4'd0;
		soc_videosoc_uart_phy_rx_busy <= 1'd0;
		soc_videosoc_uart_tx_pending <= 1'd0;
		soc_videosoc_uart_tx_old_trigger <= 1'd0;
		soc_videosoc_uart_rx_pending <= 1'd0;
		soc_videosoc_uart_rx_old_trigger <= 1'd0;
		soc_videosoc_uart_eventmanager_storage_full <= 2'd0;
		soc_videosoc_uart_eventmanager_re <= 1'd0;
		soc_videosoc_uart_tx_fifo_readable <= 1'd0;
		soc_videosoc_uart_tx_fifo_level0 <= 5'd0;
		soc_videosoc_uart_tx_fifo_produce <= 4'd0;
		soc_videosoc_uart_tx_fifo_consume <= 4'd0;
		soc_videosoc_uart_rx_fifo_readable <= 1'd0;
		soc_videosoc_uart_rx_fifo_level0 <= 5'd0;
		soc_videosoc_uart_rx_fifo_produce <= 4'd0;
		soc_videosoc_uart_rx_fifo_consume <= 4'd0;
		soc_videosoc_timer0_load_storage_full <= 32'd0;
		soc_videosoc_timer0_load_re <= 1'd0;
		soc_videosoc_timer0_reload_storage_full <= 32'd0;
		soc_videosoc_timer0_reload_re <= 1'd0;
		soc_videosoc_timer0_en_storage_full <= 1'd0;
		soc_videosoc_timer0_en_re <= 1'd0;
		soc_videosoc_timer0_value_status <= 32'd0;
		soc_videosoc_timer0_zero_pending <= 1'd0;
		soc_videosoc_timer0_zero_old_trigger <= 1'd0;
		soc_videosoc_timer0_eventmanager_storage_full <= 1'd0;
		soc_videosoc_timer0_eventmanager_re <= 1'd0;
		soc_videosoc_timer0_value <= 32'd0;
		soc_dna_status <= 57'd0;
		soc_dna_cnt <= 7'd0;
		soc_spiflash_bus_ack <= 1'd0;
		soc_spiflash_bitbang_storage_full <= 4'd0;
		soc_spiflash_bitbang_re <= 1'd0;
		soc_spiflash_bitbang_en_storage_full <= 1'd0;
		soc_spiflash_bitbang_en_re <= 1'd0;
		soc_spiflash_cs_n <= 1'd1;
		soc_spiflash_clk <= 1'd0;
		soc_spiflash_dq_oe <= 1'd0;
		soc_spiflash_sr <= 32'd0;
		soc_spiflash_i1 <= 2'd0;
		soc_spiflash_dqi <= 4'd0;
		soc_spiflash_counter <= 8'd0;
		soc_ddrphy_phase_sys <= 1'd0;
		soc_ddrphy_bitslip_cnt <= 4'd0;
		soc_ddrphy_bitslip_inc <= 1'd0;
		soc_ddrphy_record2_wrdata <= 32'd0;
		soc_ddrphy_record2_wrdata_mask <= 4'd0;
		soc_ddrphy_record3_wrdata <= 32'd0;
		soc_ddrphy_record3_wrdata_mask <= 4'd0;
		soc_ddrphy_drive_dq_n1 <= 1'd0;
		soc_ddrphy_wrdata_en_d <= 1'd0;
		soc_ddrphy_rddata_sr <= 5'd0;
		soc_videosoc_sdram_storage_full <= 4'd0;
		soc_videosoc_sdram_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector0_command_storage_full <= 6'd0;
		soc_videosoc_sdram_phaseinjector0_command_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector0_address_storage_full <= 13'd0;
		soc_videosoc_sdram_phaseinjector0_address_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector0_baddress_storage_full <= 3'd0;
		soc_videosoc_sdram_phaseinjector0_baddress_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector0_wrdata_storage_full <= 32'd0;
		soc_videosoc_sdram_phaseinjector0_wrdata_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector0_status <= 32'd0;
		soc_videosoc_sdram_phaseinjector1_command_storage_full <= 6'd0;
		soc_videosoc_sdram_phaseinjector1_command_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector1_address_storage_full <= 13'd0;
		soc_videosoc_sdram_phaseinjector1_address_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector1_baddress_storage_full <= 3'd0;
		soc_videosoc_sdram_phaseinjector1_baddress_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector1_wrdata_storage_full <= 32'd0;
		soc_videosoc_sdram_phaseinjector1_wrdata_re <= 1'd0;
		soc_videosoc_sdram_phaseinjector1_status <= 32'd0;
		soc_videosoc_sdram_dfi_p0_address <= 13'd0;
		soc_videosoc_sdram_dfi_p0_bank <= 3'd0;
		soc_videosoc_sdram_dfi_p0_cas_n <= 1'd1;
		soc_videosoc_sdram_dfi_p0_cs_n <= 1'd1;
		soc_videosoc_sdram_dfi_p0_ras_n <= 1'd1;
		soc_videosoc_sdram_dfi_p0_we_n <= 1'd1;
		soc_videosoc_sdram_dfi_p0_wrdata_en <= 1'd0;
		soc_videosoc_sdram_dfi_p0_rddata_en <= 1'd0;
		soc_videosoc_sdram_dfi_p1_address <= 13'd0;
		soc_videosoc_sdram_dfi_p1_bank <= 3'd0;
		soc_videosoc_sdram_dfi_p1_cas_n <= 1'd1;
		soc_videosoc_sdram_dfi_p1_cs_n <= 1'd1;
		soc_videosoc_sdram_dfi_p1_ras_n <= 1'd1;
		soc_videosoc_sdram_dfi_p1_we_n <= 1'd1;
		soc_videosoc_sdram_dfi_p1_wrdata_en <= 1'd0;
		soc_videosoc_sdram_dfi_p1_rddata_en <= 1'd0;
		soc_videosoc_sdram_cmd_payload_a <= 13'd0;
		soc_videosoc_sdram_cmd_payload_ba <= 3'd0;
		soc_videosoc_sdram_cmd_payload_cas <= 1'd0;
		soc_videosoc_sdram_cmd_payload_ras <= 1'd0;
		soc_videosoc_sdram_cmd_payload_we <= 1'd0;
		soc_videosoc_sdram_timer_count <= 10'd585;
		soc_videosoc_sdram_generator_done <= 1'd0;
		soc_videosoc_sdram_generator_counter <= 4'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine0_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine0_row <= 13'd0;
		soc_videosoc_sdram_bankmachine0_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine0_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine1_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine1_row <= 13'd0;
		soc_videosoc_sdram_bankmachine1_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine1_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine2_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine2_row <= 13'd0;
		soc_videosoc_sdram_bankmachine2_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine2_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine3_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine3_row <= 13'd0;
		soc_videosoc_sdram_bankmachine3_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine3_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine4_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine4_row <= 13'd0;
		soc_videosoc_sdram_bankmachine4_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine4_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine5_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine5_row <= 13'd0;
		soc_videosoc_sdram_bankmachine5_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine5_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine6_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine6_row <= 13'd0;
		soc_videosoc_sdram_bankmachine6_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine6_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_level <= 4'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce <= 3'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_consume <= 3'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_source_payload_addr <= 21'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_valid_n <= 1'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_first_n <= 1'd0;
		soc_videosoc_sdram_bankmachine7_cmd_buffer_last_n <= 1'd0;
		soc_videosoc_sdram_bankmachine7_row <= 13'd0;
		soc_videosoc_sdram_bankmachine7_row_opened <= 1'd0;
		soc_videosoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
		soc_videosoc_sdram_bankmachine7_twtpcon_count <= 3'd0;
		soc_videosoc_sdram_choose_cmd_grant <= 3'd0;
		soc_videosoc_sdram_choose_req_grant <= 3'd0;
		soc_videosoc_sdram_tccdcon_ready <= 1'd1;
		soc_videosoc_sdram_tccdcon_count <= 1'd0;
		soc_videosoc_sdram_twtrcon_ready <= 1'd1;
		soc_videosoc_sdram_twtrcon_count <= 3'd0;
		soc_videosoc_sdram_time0 <= 5'd0;
		soc_videosoc_sdram_time1 <= 4'd0;
		soc_videosoc_sdram_bandwidth_nreads_status <= 24'd0;
		soc_videosoc_sdram_bandwidth_nwrites_status <= 24'd0;
		soc_videosoc_sdram_bandwidth_cmd_valid <= 1'd0;
		soc_videosoc_sdram_bandwidth_cmd_ready <= 1'd0;
		soc_videosoc_sdram_bandwidth_cmd_is_read <= 1'd0;
		soc_videosoc_sdram_bandwidth_cmd_is_write <= 1'd0;
		soc_videosoc_sdram_bandwidth_counter <= 24'd0;
		soc_videosoc_sdram_bandwidth_period <= 1'd0;
		soc_videosoc_sdram_bandwidth_nreads <= 24'd0;
		soc_videosoc_sdram_bandwidth_nwrites <= 24'd0;
		soc_videosoc_sdram_bandwidth_nreads_r <= 24'd0;
		soc_videosoc_sdram_bandwidth_nwrites_r <= 24'd0;
		soc_videosoc_adr_offset_r <= 1'd0;
		soc_hdmi_in0_edid_storage_full <= 1'd0;
		soc_hdmi_in0_edid_re <= 1'd0;
		soc_hdmi_in0_edid_sda_i <= 1'd0;
		soc_hdmi_in0_edid_sda_drv_reg <= 1'd0;
		soc_hdmi_in0_edid_scl_i <= 1'd0;
		soc_hdmi_in0_edid_samp_count <= 6'd0;
		soc_hdmi_in0_edid_samp_carry <= 1'd0;
		soc_hdmi_in0_edid_scl_r <= 1'd0;
		soc_hdmi_in0_edid_sda_r <= 1'd0;
		soc_hdmi_in0_edid_din <= 8'd0;
		soc_hdmi_in0_edid_counter <= 4'd0;
		soc_hdmi_in0_edid_is_read <= 1'd0;
		soc_hdmi_in0_edid_offset_counter <= 8'd0;
		soc_hdmi_in0_edid_data_bit <= 1'd0;
		soc_hdmi_in0_edid_data_drv <= 1'd0;
		soc_hdmi_in0_pll_reset_storage_full <= 1'd1;
		soc_hdmi_in0_pll_reset_re <= 1'd0;
		soc_hdmi_in0_pll_adr_storage_full <= 5'd0;
		soc_hdmi_in0_pll_adr_re <= 1'd0;
		soc_hdmi_in0_pll_dat_w_storage_full <= 16'd0;
		soc_hdmi_in0_pll_dat_w_re <= 1'd0;
		soc_hdmi_in0_pll_drdy_status <= 1'd0;
		soc_hdmi_in0_s6datacapture0_sys_delay_master_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending <= 1'd0;
		soc_hdmi_in0_wer0_status <= 24'd0;
		soc_hdmi_in0_wer0_wer_counter_sys <= 24'd0;
		soc_hdmi_in0_s6datacapture1_sys_delay_master_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending <= 1'd0;
		soc_hdmi_in0_wer1_status <= 24'd0;
		soc_hdmi_in0_wer1_wer_counter_sys <= 24'd0;
		soc_hdmi_in0_s6datacapture2_sys_delay_master_pending <= 1'd0;
		soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending <= 1'd0;
		soc_hdmi_in0_wer2_status <= 24'd0;
		soc_hdmi_in0_wer2_wer_counter_sys <= 24'd0;
		soc_hdmi_in0_frame_fifo_graycounter1_q <= 10'd0;
		soc_hdmi_in0_frame_fifo_graycounter1_q_binary <= 10'd0;
		soc_hdmi_in0_frame_overflow_mask <= 1'd0;
		soc_hdmi_in0_dma_frame_size_storage_full <= 27'd0;
		soc_hdmi_in0_dma_frame_size_re <= 1'd0;
		soc_hdmi_in0_dma_slot_array_slot0_status_storage_full <= 2'd0;
		soc_hdmi_in0_dma_slot_array_slot0_status_re <= 1'd0;
		soc_hdmi_in0_dma_slot_array_slot0_address_storage_full <= 27'd0;
		soc_hdmi_in0_dma_slot_array_slot0_address_re <= 1'd0;
		soc_hdmi_in0_dma_slot_array_slot1_status_storage_full <= 2'd0;
		soc_hdmi_in0_dma_slot_array_slot1_status_re <= 1'd0;
		soc_hdmi_in0_dma_slot_array_slot1_address_storage_full <= 27'd0;
		soc_hdmi_in0_dma_slot_array_slot1_address_re <= 1'd0;
		soc_hdmi_in0_dma_slot_array_storage_full <= 2'd0;
		soc_hdmi_in0_dma_slot_array_re <= 1'd0;
		soc_hdmi_in0_dma_slot_array_current_slot <= 1'd0;
		soc_hdmi_in0_dma_current_address <= 24'd0;
		soc_hdmi_in0_dma_mwords_remaining <= 24'd0;
		soc_hdmi_in0_dma_fifo_level <= 5'd0;
		soc_hdmi_in0_dma_fifo_produce <= 4'd0;
		soc_hdmi_in0_dma_fifo_consume <= 4'd0;
		soc_hdmi_in1_edid_storage_full <= 1'd0;
		soc_hdmi_in1_edid_re <= 1'd0;
		soc_hdmi_in1_edid_sda_i <= 1'd0;
		soc_hdmi_in1_edid_sda_drv_reg <= 1'd0;
		soc_hdmi_in1_edid_scl_i <= 1'd0;
		soc_hdmi_in1_edid_samp_count <= 6'd0;
		soc_hdmi_in1_edid_samp_carry <= 1'd0;
		soc_hdmi_in1_edid_scl_r <= 1'd0;
		soc_hdmi_in1_edid_sda_r <= 1'd0;
		soc_hdmi_in1_edid_din <= 8'd0;
		soc_hdmi_in1_edid_counter <= 4'd0;
		soc_hdmi_in1_edid_is_read <= 1'd0;
		soc_hdmi_in1_edid_offset_counter <= 8'd0;
		soc_hdmi_in1_edid_data_bit <= 1'd0;
		soc_hdmi_in1_edid_data_drv <= 1'd0;
		soc_hdmi_in1_pll_reset_storage_full <= 1'd1;
		soc_hdmi_in1_pll_reset_re <= 1'd0;
		soc_hdmi_in1_pll_adr_storage_full <= 5'd0;
		soc_hdmi_in1_pll_adr_re <= 1'd0;
		soc_hdmi_in1_pll_dat_w_storage_full <= 16'd0;
		soc_hdmi_in1_pll_dat_w_re <= 1'd0;
		soc_hdmi_in1_pll_drdy_status <= 1'd0;
		soc_hdmi_in1_s6datacapture0_sys_delay_master_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending <= 1'd0;
		soc_hdmi_in1_wer0_status <= 24'd0;
		soc_hdmi_in1_wer0_wer_counter_sys <= 24'd0;
		soc_hdmi_in1_s6datacapture1_sys_delay_master_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending <= 1'd0;
		soc_hdmi_in1_wer1_status <= 24'd0;
		soc_hdmi_in1_wer1_wer_counter_sys <= 24'd0;
		soc_hdmi_in1_s6datacapture2_sys_delay_master_pending <= 1'd0;
		soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending <= 1'd0;
		soc_hdmi_in1_wer2_status <= 24'd0;
		soc_hdmi_in1_wer2_wer_counter_sys <= 24'd0;
		soc_hdmi_in1_frame_fifo_graycounter1_q <= 10'd0;
		soc_hdmi_in1_frame_fifo_graycounter1_q_binary <= 10'd0;
		soc_hdmi_in1_frame_overflow_mask <= 1'd0;
		soc_hdmi_in1_dma_frame_size_storage_full <= 27'd0;
		soc_hdmi_in1_dma_frame_size_re <= 1'd0;
		soc_hdmi_in1_dma_slot_array_slot0_status_storage_full <= 2'd0;
		soc_hdmi_in1_dma_slot_array_slot0_status_re <= 1'd0;
		soc_hdmi_in1_dma_slot_array_slot0_address_storage_full <= 27'd0;
		soc_hdmi_in1_dma_slot_array_slot0_address_re <= 1'd0;
		soc_hdmi_in1_dma_slot_array_slot1_status_storage_full <= 2'd0;
		soc_hdmi_in1_dma_slot_array_slot1_status_re <= 1'd0;
		soc_hdmi_in1_dma_slot_array_slot1_address_storage_full <= 27'd0;
		soc_hdmi_in1_dma_slot_array_slot1_address_re <= 1'd0;
		soc_hdmi_in1_dma_slot_array_storage_full <= 2'd0;
		soc_hdmi_in1_dma_slot_array_re <= 1'd0;
		soc_hdmi_in1_dma_slot_array_current_slot <= 1'd0;
		soc_hdmi_in1_dma_current_address <= 24'd0;
		soc_hdmi_in1_dma_mwords_remaining <= 24'd0;
		soc_hdmi_in1_dma_fifo_level <= 5'd0;
		soc_hdmi_in1_dma_fifo_produce <= 4'd0;
		soc_hdmi_in1_dma_fifo_consume <= 4'd0;
		soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q <= 3'd0;
		soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary <= 3'd0;
		soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q <= 5'd0;
		soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary <= 5'd0;
		soc_hdmi_out0_core_underflow_enable_storage_full <= 1'd0;
		soc_hdmi_out0_core_underflow_enable_re <= 1'd0;
		soc_hdmi_out0_core_initiator_cdc_graycounter0_q <= 2'd0;
		soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary <= 2'd0;
		soc_hdmi_out0_core_initiator_enable_storage_full <= 1'd0;
		soc_hdmi_out0_core_initiator_enable_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage0_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage0_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage1_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage1_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage2_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage2_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage3_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage3_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage4_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage4_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage5_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage5_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage6_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage6_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage7_storage_full <= 12'd0;
		soc_hdmi_out0_core_initiator_csrstorage7_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage8_storage_full <= 32'd0;
		soc_hdmi_out0_core_initiator_csrstorage8_re <= 1'd0;
		soc_hdmi_out0_core_initiator_csrstorage9_storage_full <= 32'd0;
		soc_hdmi_out0_core_initiator_csrstorage9_re <= 1'd0;
		soc_hdmi_out0_core_dmareader_storage_full <= 32'd0;
		soc_hdmi_out0_core_dmareader_re <= 1'd0;
		soc_hdmi_out0_driver_clocking_cmd_data_storage_full <= 10'd0;
		soc_hdmi_out0_driver_clocking_cmd_data_re <= 1'd0;
		soc_hdmi_out0_driver_clocking_pll_reset_storage_full <= 1'd0;
		soc_hdmi_out0_driver_clocking_pll_reset_re <= 1'd0;
		soc_hdmi_out0_driver_clocking_pll_adr_storage_full <= 5'd0;
		soc_hdmi_out0_driver_clocking_pll_adr_re <= 1'd0;
		soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full <= 16'd0;
		soc_hdmi_out0_driver_clocking_pll_dat_w_re <= 1'd0;
		soc_hdmi_out0_driver_clocking_pll_drdy_status <= 1'd0;
		soc_hdmi_out0_driver_clocking_remaining_bits <= 4'd0;
		soc_hdmi_out0_driver_clocking_sr <= 10'd0;
		soc_hdmi_out0_driver_clocking_busy_counter <= 4'd0;
		soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q <= 3'd0;
		soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary <= 3'd0;
		soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q <= 5'd0;
		soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary <= 5'd0;
		soc_hdmi_out1_core_underflow_enable_storage_full <= 1'd0;
		soc_hdmi_out1_core_underflow_enable_re <= 1'd0;
		soc_hdmi_out1_core_initiator_cdc_graycounter0_q <= 2'd0;
		soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary <= 2'd0;
		soc_hdmi_out1_core_initiator_enable_storage_full <= 1'd0;
		soc_hdmi_out1_core_initiator_enable_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage0_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage0_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage1_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage1_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage2_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage2_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage3_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage3_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage4_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage4_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage5_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage5_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage6_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage6_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage7_storage_full <= 12'd0;
		soc_hdmi_out1_core_initiator_csrstorage7_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage8_storage_full <= 32'd0;
		soc_hdmi_out1_core_initiator_csrstorage8_re <= 1'd0;
		soc_hdmi_out1_core_initiator_csrstorage9_storage_full <= 32'd0;
		soc_hdmi_out1_core_initiator_csrstorage9_re <= 1'd0;
		soc_hdmi_out1_core_dmareader_storage_full <= 32'd0;
		soc_hdmi_out1_core_dmareader_re <= 1'd0;
		vns_refresher_state <= 2'd0;
		vns_bankmachine0_state <= 3'd0;
		vns_bankmachine1_state <= 3'd0;
		vns_bankmachine2_state <= 3'd0;
		vns_bankmachine3_state <= 3'd0;
		vns_bankmachine4_state <= 3'd0;
		vns_bankmachine5_state <= 3'd0;
		vns_bankmachine6_state <= 3'd0;
		vns_bankmachine7_state <= 3'd0;
		vns_multiplexer_state <= 3'd0;
		vns_roundrobin0_grant <= 3'd0;
		vns_roundrobin1_grant <= 3'd0;
		vns_roundrobin2_grant <= 3'd0;
		vns_roundrobin3_grant <= 3'd0;
		vns_roundrobin4_grant <= 3'd0;
		vns_roundrobin5_grant <= 3'd0;
		vns_roundrobin6_grant <= 3'd0;
		vns_roundrobin7_grant <= 3'd0;
		vns_rbank <= 3'd0;
		vns_wbank <= 3'd0;
		vns_new_master_wdata_ready0 <= 1'd0;
		vns_new_master_wdata_ready1 <= 1'd0;
		vns_new_master_wdata_ready2 <= 1'd0;
		vns_new_master_wdata_ready3 <= 1'd0;
		vns_new_master_wdata_ready4 <= 1'd0;
		vns_new_master_rdata_valid0 <= 1'd0;
		vns_new_master_rdata_valid1 <= 1'd0;
		vns_new_master_rdata_valid2 <= 1'd0;
		vns_new_master_rdata_valid3 <= 1'd0;
		vns_new_master_rdata_valid4 <= 1'd0;
		vns_new_master_rdata_valid5 <= 1'd0;
		vns_new_master_rdata_valid6 <= 1'd0;
		vns_new_master_rdata_valid7 <= 1'd0;
		vns_new_master_rdata_valid8 <= 1'd0;
		vns_new_master_rdata_valid9 <= 1'd0;
		vns_new_master_rdata_valid10 <= 1'd0;
		vns_new_master_rdata_valid11 <= 1'd0;
		vns_new_master_rdata_valid12 <= 1'd0;
		vns_new_master_rdata_valid13 <= 1'd0;
		vns_new_master_rdata_valid14 <= 1'd0;
		vns_new_master_rdata_valid15 <= 1'd0;
		vns_new_master_rdata_valid16 <= 1'd0;
		vns_new_master_rdata_valid17 <= 1'd0;
		vns_new_master_rdata_valid18 <= 1'd0;
		vns_new_master_rdata_valid19 <= 1'd0;
		vns_new_master_rdata_valid20 <= 1'd0;
		vns_new_master_rdata_valid21 <= 1'd0;
		vns_new_master_rdata_valid22 <= 1'd0;
		vns_new_master_rdata_valid23 <= 1'd0;
		vns_new_master_rdata_valid24 <= 1'd0;
		vns_new_master_rdata_valid25 <= 1'd0;
		vns_new_master_rdata_valid26 <= 1'd0;
		vns_new_master_rdata_valid27 <= 1'd0;
		vns_new_master_rdata_valid28 <= 1'd0;
		vns_new_master_rdata_valid29 <= 1'd0;
		vns_cache_state <= 3'd0;
		vns_litedramwishbone2native_state <= 2'd0;
		vns_edid0_state <= 4'd0;
		vns_dma0_state <= 2'd0;
		vns_edid1_state <= 4'd0;
		vns_dma1_state <= 2'd0;
		vns_videosoc_grant <= 1'd0;
		vns_videosoc_slave_sel_r <= 5'd0;
		vns_videosoc_count <= 20'd1000000;
		vns_videosoc_interface0_bank_bus_dat_r <= 8'd0;
		vns_videosoc_sram0_sel_r <= 1'd0;
		vns_videosoc_interface1_bank_bus_dat_r <= 8'd0;
		vns_videosoc_sram1_sel_r <= 1'd0;
		vns_videosoc_interface2_bank_bus_dat_r <= 8'd0;
		vns_videosoc_interface3_bank_bus_dat_r <= 8'd0;
		vns_videosoc_csrbank3_core_initiator_hres_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_hsync_start_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_hsync_end_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_hscan_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_vres_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_vsync_start_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_vsync_end_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_vscan_backstore <= 4'd0;
		vns_videosoc_csrbank3_core_initiator_base_backstore <= 24'd0;
		vns_videosoc_csrbank3_core_initiator_length_backstore <= 24'd0;
		vns_videosoc_interface4_bank_bus_dat_r <= 8'd0;
		vns_videosoc_csrbank4_core_initiator_hres_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_hsync_start_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_hsync_end_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_hscan_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_vres_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_vsync_start_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_vsync_end_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_vscan_backstore <= 4'd0;
		vns_videosoc_csrbank4_core_initiator_base_backstore <= 24'd0;
		vns_videosoc_csrbank4_core_initiator_length_backstore <= 24'd0;
		vns_videosoc_sram2_sel_r <= 1'd0;
		vns_videosoc_interface5_bank_bus_dat_r <= 8'd0;
		vns_videosoc_interface6_bank_bus_dat_r <= 8'd0;
		vns_videosoc_interface7_bank_bus_dat_r <= 8'd0;
		vns_videosoc_interface8_bank_bus_dat_r <= 8'd0;
		vns_videosoc_interface9_bank_bus_dat_r <= 8'd0;
		vns_videosoc_interface10_bank_bus_dat_r <= 8'd0;
	end
	vns_xilinxmultiregimpl0_regs0 <= serial_rx;
	vns_xilinxmultiregimpl0_regs1 <= vns_xilinxmultiregimpl0_regs0;
	vns_xilinxmultiregimpl1_regs0 <= hdmi_in0_scl;
	vns_xilinxmultiregimpl1_regs1 <= vns_xilinxmultiregimpl1_regs0;
	vns_xilinxmultiregimpl2_regs0 <= soc_hdmi_in0_edid_sda_i_async;
	vns_xilinxmultiregimpl2_regs1 <= vns_xilinxmultiregimpl2_regs0;
	vns_xilinxmultiregimpl3_regs0 <= soc_hdmi_in0_locked_async;
	vns_xilinxmultiregimpl3_regs1 <= vns_xilinxmultiregimpl3_regs0;
	vns_xilinxmultiregimpl4_regs0 <= soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i;
	vns_xilinxmultiregimpl4_regs1 <= vns_xilinxmultiregimpl4_regs0;
	vns_xilinxmultiregimpl5_regs0 <= soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i;
	vns_xilinxmultiregimpl5_regs1 <= vns_xilinxmultiregimpl5_regs0;
	vns_xilinxmultiregimpl12_regs0 <= {soc_hdmi_in0_s6datacapture0_too_early, soc_hdmi_in0_s6datacapture0_too_late};
	vns_xilinxmultiregimpl12_regs1 <= vns_xilinxmultiregimpl12_regs0;
	vns_xilinxmultiregimpl14_regs0 <= soc_hdmi_in0_charsync0_synced;
	vns_xilinxmultiregimpl14_regs1 <= vns_xilinxmultiregimpl14_regs0;
	vns_xilinxmultiregimpl15_regs0 <= soc_hdmi_in0_charsync0_word_sel;
	vns_xilinxmultiregimpl15_regs1 <= vns_xilinxmultiregimpl15_regs0;
	vns_xilinxmultiregimpl16_regs0 <= soc_hdmi_in0_wer0_toggle_i;
	vns_xilinxmultiregimpl16_regs1 <= vns_xilinxmultiregimpl16_regs0;
	vns_xilinxmultiregimpl17_regs0 <= soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i;
	vns_xilinxmultiregimpl17_regs1 <= vns_xilinxmultiregimpl17_regs0;
	vns_xilinxmultiregimpl18_regs0 <= soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i;
	vns_xilinxmultiregimpl18_regs1 <= vns_xilinxmultiregimpl18_regs0;
	vns_xilinxmultiregimpl25_regs0 <= {soc_hdmi_in0_s6datacapture1_too_early, soc_hdmi_in0_s6datacapture1_too_late};
	vns_xilinxmultiregimpl25_regs1 <= vns_xilinxmultiregimpl25_regs0;
	vns_xilinxmultiregimpl27_regs0 <= soc_hdmi_in0_charsync1_synced;
	vns_xilinxmultiregimpl27_regs1 <= vns_xilinxmultiregimpl27_regs0;
	vns_xilinxmultiregimpl28_regs0 <= soc_hdmi_in0_charsync1_word_sel;
	vns_xilinxmultiregimpl28_regs1 <= vns_xilinxmultiregimpl28_regs0;
	vns_xilinxmultiregimpl29_regs0 <= soc_hdmi_in0_wer1_toggle_i;
	vns_xilinxmultiregimpl29_regs1 <= vns_xilinxmultiregimpl29_regs0;
	vns_xilinxmultiregimpl30_regs0 <= soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i;
	vns_xilinxmultiregimpl30_regs1 <= vns_xilinxmultiregimpl30_regs0;
	vns_xilinxmultiregimpl31_regs0 <= soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i;
	vns_xilinxmultiregimpl31_regs1 <= vns_xilinxmultiregimpl31_regs0;
	vns_xilinxmultiregimpl38_regs0 <= {soc_hdmi_in0_s6datacapture2_too_early, soc_hdmi_in0_s6datacapture2_too_late};
	vns_xilinxmultiregimpl38_regs1 <= vns_xilinxmultiregimpl38_regs0;
	vns_xilinxmultiregimpl40_regs0 <= soc_hdmi_in0_charsync2_synced;
	vns_xilinxmultiregimpl40_regs1 <= vns_xilinxmultiregimpl40_regs0;
	vns_xilinxmultiregimpl41_regs0 <= soc_hdmi_in0_charsync2_word_sel;
	vns_xilinxmultiregimpl41_regs1 <= vns_xilinxmultiregimpl41_regs0;
	vns_xilinxmultiregimpl42_regs0 <= soc_hdmi_in0_wer2_toggle_i;
	vns_xilinxmultiregimpl42_regs1 <= vns_xilinxmultiregimpl42_regs0;
	vns_xilinxmultiregimpl43_regs0 <= soc_hdmi_in0_chansync_chan_synced;
	vns_xilinxmultiregimpl43_regs1 <= vns_xilinxmultiregimpl43_regs0;
	vns_xilinxmultiregimpl44_regs0 <= soc_hdmi_in0_resdetection_hcounter_st;
	vns_xilinxmultiregimpl44_regs1 <= vns_xilinxmultiregimpl44_regs0;
	vns_xilinxmultiregimpl45_regs0 <= soc_hdmi_in0_resdetection_vcounter_st;
	vns_xilinxmultiregimpl45_regs1 <= vns_xilinxmultiregimpl45_regs0;
	vns_xilinxmultiregimpl46_regs0 <= soc_hdmi_in0_frame_fifo_graycounter0_q;
	vns_xilinxmultiregimpl46_regs1 <= vns_xilinxmultiregimpl46_regs0;
	vns_xilinxmultiregimpl48_regs0 <= soc_hdmi_in0_frame_pix_overflow;
	vns_xilinxmultiregimpl48_regs1 <= vns_xilinxmultiregimpl48_regs0;
	vns_xilinxmultiregimpl50_regs0 <= soc_hdmi_in0_frame_overflow_reset_ack_toggle_i;
	vns_xilinxmultiregimpl50_regs1 <= vns_xilinxmultiregimpl50_regs0;
	vns_xilinxmultiregimpl51_regs0 <= hdmi_in1_scl;
	vns_xilinxmultiregimpl51_regs1 <= vns_xilinxmultiregimpl51_regs0;
	vns_xilinxmultiregimpl52_regs0 <= soc_hdmi_in1_edid_sda_i_async;
	vns_xilinxmultiregimpl52_regs1 <= vns_xilinxmultiregimpl52_regs0;
	vns_xilinxmultiregimpl53_regs0 <= soc_hdmi_in1_locked_async;
	vns_xilinxmultiregimpl53_regs1 <= vns_xilinxmultiregimpl53_regs0;
	vns_xilinxmultiregimpl54_regs0 <= soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i;
	vns_xilinxmultiregimpl54_regs1 <= vns_xilinxmultiregimpl54_regs0;
	vns_xilinxmultiregimpl55_regs0 <= soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i;
	vns_xilinxmultiregimpl55_regs1 <= vns_xilinxmultiregimpl55_regs0;
	vns_xilinxmultiregimpl62_regs0 <= {soc_hdmi_in1_s6datacapture0_too_early, soc_hdmi_in1_s6datacapture0_too_late};
	vns_xilinxmultiregimpl62_regs1 <= vns_xilinxmultiregimpl62_regs0;
	vns_xilinxmultiregimpl64_regs0 <= soc_hdmi_in1_charsync0_synced;
	vns_xilinxmultiregimpl64_regs1 <= vns_xilinxmultiregimpl64_regs0;
	vns_xilinxmultiregimpl65_regs0 <= soc_hdmi_in1_charsync0_word_sel;
	vns_xilinxmultiregimpl65_regs1 <= vns_xilinxmultiregimpl65_regs0;
	vns_xilinxmultiregimpl66_regs0 <= soc_hdmi_in1_wer0_toggle_i;
	vns_xilinxmultiregimpl66_regs1 <= vns_xilinxmultiregimpl66_regs0;
	vns_xilinxmultiregimpl67_regs0 <= soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i;
	vns_xilinxmultiregimpl67_regs1 <= vns_xilinxmultiregimpl67_regs0;
	vns_xilinxmultiregimpl68_regs0 <= soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i;
	vns_xilinxmultiregimpl68_regs1 <= vns_xilinxmultiregimpl68_regs0;
	vns_xilinxmultiregimpl75_regs0 <= {soc_hdmi_in1_s6datacapture1_too_early, soc_hdmi_in1_s6datacapture1_too_late};
	vns_xilinxmultiregimpl75_regs1 <= vns_xilinxmultiregimpl75_regs0;
	vns_xilinxmultiregimpl77_regs0 <= soc_hdmi_in1_charsync1_synced;
	vns_xilinxmultiregimpl77_regs1 <= vns_xilinxmultiregimpl77_regs0;
	vns_xilinxmultiregimpl78_regs0 <= soc_hdmi_in1_charsync1_word_sel;
	vns_xilinxmultiregimpl78_regs1 <= vns_xilinxmultiregimpl78_regs0;
	vns_xilinxmultiregimpl79_regs0 <= soc_hdmi_in1_wer1_toggle_i;
	vns_xilinxmultiregimpl79_regs1 <= vns_xilinxmultiregimpl79_regs0;
	vns_xilinxmultiregimpl80_regs0 <= soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i;
	vns_xilinxmultiregimpl80_regs1 <= vns_xilinxmultiregimpl80_regs0;
	vns_xilinxmultiregimpl81_regs0 <= soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i;
	vns_xilinxmultiregimpl81_regs1 <= vns_xilinxmultiregimpl81_regs0;
	vns_xilinxmultiregimpl88_regs0 <= {soc_hdmi_in1_s6datacapture2_too_early, soc_hdmi_in1_s6datacapture2_too_late};
	vns_xilinxmultiregimpl88_regs1 <= vns_xilinxmultiregimpl88_regs0;
	vns_xilinxmultiregimpl90_regs0 <= soc_hdmi_in1_charsync2_synced;
	vns_xilinxmultiregimpl90_regs1 <= vns_xilinxmultiregimpl90_regs0;
	vns_xilinxmultiregimpl91_regs0 <= soc_hdmi_in1_charsync2_word_sel;
	vns_xilinxmultiregimpl91_regs1 <= vns_xilinxmultiregimpl91_regs0;
	vns_xilinxmultiregimpl92_regs0 <= soc_hdmi_in1_wer2_toggle_i;
	vns_xilinxmultiregimpl92_regs1 <= vns_xilinxmultiregimpl92_regs0;
	vns_xilinxmultiregimpl93_regs0 <= soc_hdmi_in1_chansync_chan_synced;
	vns_xilinxmultiregimpl93_regs1 <= vns_xilinxmultiregimpl93_regs0;
	vns_xilinxmultiregimpl94_regs0 <= soc_hdmi_in1_resdetection_hcounter_st;
	vns_xilinxmultiregimpl94_regs1 <= vns_xilinxmultiregimpl94_regs0;
	vns_xilinxmultiregimpl95_regs0 <= soc_hdmi_in1_resdetection_vcounter_st;
	vns_xilinxmultiregimpl95_regs1 <= vns_xilinxmultiregimpl95_regs0;
	vns_xilinxmultiregimpl96_regs0 <= soc_hdmi_in1_frame_fifo_graycounter0_q;
	vns_xilinxmultiregimpl96_regs1 <= vns_xilinxmultiregimpl96_regs0;
	vns_xilinxmultiregimpl98_regs0 <= soc_hdmi_in1_frame_pix_overflow;
	vns_xilinxmultiregimpl98_regs1 <= vns_xilinxmultiregimpl98_regs0;
	vns_xilinxmultiregimpl100_regs0 <= soc_hdmi_in1_frame_overflow_reset_ack_toggle_i;
	vns_xilinxmultiregimpl100_regs1 <= vns_xilinxmultiregimpl100_regs0;
	vns_xilinxmultiregimpl101_regs0 <= soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q;
	vns_xilinxmultiregimpl101_regs1 <= vns_xilinxmultiregimpl101_regs0;
	vns_xilinxmultiregimpl104_regs0 <= soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q;
	vns_xilinxmultiregimpl104_regs1 <= vns_xilinxmultiregimpl104_regs0;
	vns_xilinxmultiregimpl106_regs0 <= soc_hdmi_out0_core_initiator_cdc_graycounter1_q;
	vns_xilinxmultiregimpl106_regs1 <= vns_xilinxmultiregimpl106_regs0;
	vns_xilinxmultiregimpl107_regs0 <= soc_hdmi_out0_core_underflow_enable_storage;
	vns_xilinxmultiregimpl107_regs1 <= vns_xilinxmultiregimpl107_regs0;
	vns_xilinxmultiregimpl109_regs0 <= soc_hdmi_out0_driver_clocking_locked_async;
	vns_xilinxmultiregimpl109_regs1 <= vns_xilinxmultiregimpl109_regs0;
	vns_xilinxmultiregimpl110_regs0 <= soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q;
	vns_xilinxmultiregimpl110_regs1 <= vns_xilinxmultiregimpl110_regs0;
	vns_xilinxmultiregimpl113_regs0 <= soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q;
	vns_xilinxmultiregimpl113_regs1 <= vns_xilinxmultiregimpl113_regs0;
	vns_xilinxmultiregimpl115_regs0 <= soc_hdmi_out1_core_initiator_cdc_graycounter1_q;
	vns_xilinxmultiregimpl115_regs1 <= vns_xilinxmultiregimpl115_regs0;
	vns_xilinxmultiregimpl116_regs0 <= soc_hdmi_out1_core_underflow_enable_storage;
	vns_xilinxmultiregimpl116_regs1 <= vns_xilinxmultiregimpl116_regs0;
end

lm32_cpu #(
	.eba_reset(32'h00000000)
) lm32_cpu (
	.D_ACK_I(soc_videosoc_lm32_dbus_ack),
	.D_DAT_I(soc_videosoc_lm32_dbus_dat_r),
	.D_ERR_I(soc_videosoc_lm32_dbus_err),
	.D_RTY_I(1'd0),
	.I_ACK_I(soc_videosoc_lm32_ibus_ack),
	.I_DAT_I(soc_videosoc_lm32_ibus_dat_r),
	.I_ERR_I(soc_videosoc_lm32_ibus_err),
	.I_RTY_I(1'd0),
	.clk_i(sys_clk),
	.interrupt(soc_videosoc_lm32_interrupt),
	.rst_i((sys_rst | soc_videosoc_lm32_reset)),
	.D_ADR_O(soc_videosoc_lm32_d_adr_o),
	.D_BTE_O(soc_videosoc_lm32_dbus_bte),
	.D_CTI_O(soc_videosoc_lm32_dbus_cti),
	.D_CYC_O(soc_videosoc_lm32_dbus_cyc),
	.D_DAT_O(soc_videosoc_lm32_dbus_dat_w),
	.D_SEL_O(soc_videosoc_lm32_dbus_sel),
	.D_STB_O(soc_videosoc_lm32_dbus_stb),
	.D_WE_O(soc_videosoc_lm32_dbus_we),
	.I_ADR_O(soc_videosoc_lm32_i_adr_o),
	.I_BTE_O(soc_videosoc_lm32_ibus_bte),
	.I_CTI_O(soc_videosoc_lm32_ibus_cti),
	.I_CYC_O(soc_videosoc_lm32_ibus_cyc),
	.I_DAT_O(soc_videosoc_lm32_ibus_dat_w),
	.I_SEL_O(soc_videosoc_lm32_ibus_sel),
	.I_STB_O(soc_videosoc_lm32_ibus_stb),
	.I_WE_O(soc_videosoc_lm32_ibus_we)
);

reg [31:0] mem[0:8191];
reg [12:0] memadr;
always @(posedge sys_clk) begin
	memadr <= soc_videosoc_rom_adr;
end

assign soc_videosoc_rom_dat_r = mem[memadr];

initial begin
	$readmemh("mem.init", mem);
end

reg [31:0] mem_1[0:8191];
reg [12:0] memadr_1;
always @(posedge sys_clk) begin
	if (soc_videosoc_sram_we[0])
		mem_1[soc_videosoc_sram_adr][7:0] <= soc_videosoc_sram_dat_w[7:0];
	if (soc_videosoc_sram_we[1])
		mem_1[soc_videosoc_sram_adr][15:8] <= soc_videosoc_sram_dat_w[15:8];
	if (soc_videosoc_sram_we[2])
		mem_1[soc_videosoc_sram_adr][23:16] <= soc_videosoc_sram_dat_w[23:16];
	if (soc_videosoc_sram_we[3])
		mem_1[soc_videosoc_sram_adr][31:24] <= soc_videosoc_sram_dat_w[31:24];
	memadr_1 <= soc_videosoc_sram_adr;
end

assign soc_videosoc_sram_dat_r = mem_1[memadr_1];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [9:0] storage[0:15];
reg [9:0] memdat;
reg [9:0] memdat_1;
always @(posedge sys_clk) begin
	if (soc_videosoc_uart_tx_fifo_wrport_we)
		storage[soc_videosoc_uart_tx_fifo_wrport_adr] <= soc_videosoc_uart_tx_fifo_wrport_dat_w;
	memdat <= storage[soc_videosoc_uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (soc_videosoc_uart_tx_fifo_rdport_re)
		memdat_1 <= storage[soc_videosoc_uart_tx_fifo_rdport_adr];
end

assign soc_videosoc_uart_tx_fifo_wrport_dat_r = memdat;
assign soc_videosoc_uart_tx_fifo_rdport_dat_r = memdat_1;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_2;
reg [9:0] memdat_3;
always @(posedge sys_clk) begin
	if (soc_videosoc_uart_rx_fifo_wrport_we)
		storage_1[soc_videosoc_uart_rx_fifo_wrport_adr] <= soc_videosoc_uart_rx_fifo_wrport_dat_w;
	memdat_2 <= storage_1[soc_videosoc_uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (soc_videosoc_uart_rx_fifo_rdport_re)
		memdat_3 <= storage_1[soc_videosoc_uart_rx_fifo_rdport_adr];
end

assign soc_videosoc_uart_rx_fifo_wrport_dat_r = memdat_2;
assign soc_videosoc_uart_rx_fifo_rdport_dat_r = memdat_3;

reg [7:0] mem_2[0:8];
reg [3:0] memadr_2;
always @(posedge sys_clk) begin
	memadr_2 <= vns_videosoc_sram2_adr;
end

assign vns_videosoc_sram2_dat_r = mem_2[memadr_2];

initial begin
	$readmemh("mem_2.init", mem_2);
end

IBUFG IBUFG(
	.I(clk100),
	.O(soc_crg_clk100a)
);

BUFIO2 #(
	.DIVIDE(1'd1),
	.DIVIDE_BYPASS("TRUE"),
	.I_INVERT("FALSE")
) BUFIO2 (
	.I(soc_crg_clk100a),
	.DIVCLK(soc_crg_clk100b)
);

PLL_ADV #(
	.BANDWIDTH("OPTIMIZED"),
	.CLKFBOUT_MULT(3'd6),
	.CLKFBOUT_PHASE(0.0),
	.CLKIN1_PERIOD(10.0),
	.CLKIN2_PERIOD(0.0),
	.CLKOUT0_DIVIDE(2'd2),
	.CLKOUT0_DUTY_CYCLE(0.5),
	.CLKOUT0_PHASE(0.0),
	.CLKOUT1_DIVIDE(4'd9),
	.CLKOUT1_DUTY_CYCLE(0.5),
	.CLKOUT1_PHASE(0.0),
	.CLKOUT2_DIVIDE(3'd4),
	.CLKOUT2_DUTY_CYCLE(0.5),
	.CLKOUT2_PHASE(270.0),
	.CLKOUT3_DIVIDE(3'd4),
	.CLKOUT3_DUTY_CYCLE(0.5),
	.CLKOUT3_PHASE(250.0),
	.CLKOUT4_DIVIDE(4'd12),
	.CLKOUT4_DUTY_CYCLE(0.5),
	.CLKOUT4_PHASE(0.0),
	.CLKOUT5_DIVIDE(4'd8),
	.CLKOUT5_DUTY_CYCLE(0.5),
	.CLKOUT5_PHASE(0.0),
	.CLK_FEEDBACK("CLKFBOUT"),
	.COMPENSATION("INTERNAL"),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER(0.01),
	.SIM_DEVICE("SPARTAN6")
) crg_pll_adv (
	.CLKFBIN(soc_crg_pll_fb),
	.CLKIN1(soc_crg_clk100b),
	.CLKIN2(1'd0),
	.CLKINSEL(1'd1),
	.DADDR(1'd0),
	.DCLK(1'd0),
	.DEN(1'd0),
	.DI(1'd0),
	.DWE(1'd0),
	.REL(1'd0),
	.RST(1'd0),
	.CLKFBOUT(soc_crg_pll_fb),
	.CLKOUT0(soc_crg_unbuf_sdram_full),
	.CLKOUT1(soc_crg_unbuf_encoder),
	.CLKOUT2(soc_crg_unbuf_sdram_half_a),
	.CLKOUT3(soc_crg_unbuf_sdram_half_b),
	.CLKOUT4(soc_crg_unbuf_unused),
	.CLKOUT5(soc_crg_unbuf_sys),
	.LOCKED(soc_crg_pll_lckd)
);

BUFG sys_bufg(
	.I(soc_crg_unbuf_sys),
	.O(sys_clk)
);

BUFPLL #(
	.DIVIDE(3'd4)
) sdram_full_bufpll (
	.GCLK(sys_clk),
	.LOCKED(soc_crg_pll_lckd),
	.PLLIN(soc_crg_unbuf_sdram_full),
	.IOCLK(sdram_full_wr_clk),
	.SERDESSTROBE(soc_crg_clk4x_wr_strb)
);

BUFG sdram_half_a_bufpll(
	.I(soc_crg_unbuf_sdram_half_a),
	.O(sdram_half_clk)
);

BUFG sdram_half_b_bufpll(
	.I(soc_crg_unbuf_sdram_half_b),
	.O(soc_crg_clk_sdram_half_shifted)
);

ODDR2 #(
	.DDR_ALIGNMENT("NONE"),
	.INIT(1'd0),
	.SRTYPE("SYNC")
) ODDR2 (
	.C0(soc_crg_clk_sdram_half_shifted),
	.C1((~soc_crg_clk_sdram_half_shifted)),
	.CE(1'd1),
	.D0(1'd1),
	.D1(1'd0),
	.R(1'd0),
	.S(1'd0),
	.Q(soc_crg_output_clk)
);

OBUFDS OBUFDS(
	.I(soc_crg_output_clk),
	.O(ddram_clock_p),
	.OB(ddram_clock_n)
);

DCM_CLKGEN #(
	.CLKFXDV_DIVIDE(2'd2),
	.CLKFX_DIVIDE(3'd4),
	.CLKFX_MD_MAX(0.5),
	.CLKFX_MULTIPLY(2'd2),
	.CLKIN_PERIOD(10.0),
	.SPREAD_SPECTRUM("NONE"),
	.STARTUP_WAIT("FALSE")
) crg_periph_dcm_clkgen (
	.CLKIN(soc_crg_clk100a),
	.FREEZEDCM(1'd0),
	.RST(sys_rst),
	.CLKFX(base50_clk),
	.LOCKED(soc_crg_dcm_base50_locked)
);

BUFG encoder_bufg(
	.I(soc_crg_unbuf_encoder),
	.O(encoder_clk)
);

DNA_PORT DNA_PORT(
	.CLK(soc_dna_cnt[0]),
	.DIN(soc_dna_status[56]),
	.READ((soc_dna_cnt < 2'd2)),
	.SHIFT(1'd1),
	.DOUT(soc_dna_do)
);

assign spiflash4x_dq = soc_spiflash_oe ? soc_spiflash_o : 4'bz;
assign soc_spiflash_i0 = spiflash4x_dq;

ODDR2 #(
	.DDR_ALIGNMENT("C0"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_1 (
	.C0(sdram_half_clk),
	.C1(soc_ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(1'd0),
	.D1(1'd1),
	.R(1'd0),
	.S(1'd0),
	.Q(soc_ddrphy_dqs_o[0])
);

ODDR2 #(
	.DDR_ALIGNMENT("C0"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_2 (
	.C0(sdram_half_clk),
	.C1(soc_ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(soc_ddrphy_dqs_t_d0),
	.D1(soc_ddrphy_dqs_t_d1),
	.R(1'd0),
	.S(1'd0),
	.Q(soc_ddrphy_dqs_t[0])
);

OBUFTDS OBUFTDS(
	.I(soc_ddrphy_dqs_o[0]),
	.T(soc_ddrphy_dqs_t[0]),
	.O(ddram_dqs[0]),
	.OB(ddram_dqs_n[0])
);

ODDR2 #(
	.DDR_ALIGNMENT("C0"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_3 (
	.C0(sdram_half_clk),
	.C1(soc_ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(1'd0),
	.D1(1'd1),
	.R(1'd0),
	.S(1'd0),
	.Q(soc_ddrphy_dqs_o[1])
);

ODDR2 #(
	.DDR_ALIGNMENT("C0"),
	.INIT(1'd0),
	.SRTYPE("ASYNC")
) ODDR2_4 (
	.C0(sdram_half_clk),
	.C1(soc_ddrphy_sdram_half_clk_n),
	.CE(1'd1),
	.D0(soc_ddrphy_dqs_t_d0),
	.D1(soc_ddrphy_dqs_t_d1),
	.R(1'd0),
	.S(1'd0),
	.Q(soc_ddrphy_dqs_t[1])
);

OBUFTDS OBUFTDS_1(
	.I(soc_ddrphy_dqs_o[1]),
	.T(soc_ddrphy_dqs_t[1]),
	.O(ddram_dqs[1]),
	.OB(ddram_dqs_n[1])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy0[0]),
	.D2(vns_slice_proxy1[0]),
	.D3(vns_slice_proxy2[0]),
	.D4(vns_slice_proxy3[0]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[0]),
	.TQ(soc_ddrphy_dq_t[0])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[0]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[16]),
	.Q2(soc_ddrphy_record0_rddata[0]),
	.Q3(soc_ddrphy_record1_rddata[16]),
	.Q4(soc_ddrphy_record1_rddata[0])
);

IOBUF IOBUF(
	.I(soc_ddrphy_dq_o[0]),
	.T(soc_ddrphy_dq_t[0]),
	.IO(ddram_dq[0]),
	.O(soc_ddrphy_dq_i[0])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_1 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy4[1]),
	.D2(vns_slice_proxy5[1]),
	.D3(vns_slice_proxy6[1]),
	.D4(vns_slice_proxy7[1]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[1]),
	.TQ(soc_ddrphy_dq_t[1])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_1 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[1]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[17]),
	.Q2(soc_ddrphy_record0_rddata[1]),
	.Q3(soc_ddrphy_record1_rddata[17]),
	.Q4(soc_ddrphy_record1_rddata[1])
);

IOBUF IOBUF_1(
	.I(soc_ddrphy_dq_o[1]),
	.T(soc_ddrphy_dq_t[1]),
	.IO(ddram_dq[1]),
	.O(soc_ddrphy_dq_i[1])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_2 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy8[2]),
	.D2(vns_slice_proxy9[2]),
	.D3(vns_slice_proxy10[2]),
	.D4(vns_slice_proxy11[2]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[2]),
	.TQ(soc_ddrphy_dq_t[2])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_2 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[2]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[18]),
	.Q2(soc_ddrphy_record0_rddata[2]),
	.Q3(soc_ddrphy_record1_rddata[18]),
	.Q4(soc_ddrphy_record1_rddata[2])
);

IOBUF IOBUF_2(
	.I(soc_ddrphy_dq_o[2]),
	.T(soc_ddrphy_dq_t[2]),
	.IO(ddram_dq[2]),
	.O(soc_ddrphy_dq_i[2])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_3 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy12[3]),
	.D2(vns_slice_proxy13[3]),
	.D3(vns_slice_proxy14[3]),
	.D4(vns_slice_proxy15[3]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[3]),
	.TQ(soc_ddrphy_dq_t[3])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_3 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[3]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[19]),
	.Q2(soc_ddrphy_record0_rddata[3]),
	.Q3(soc_ddrphy_record1_rddata[19]),
	.Q4(soc_ddrphy_record1_rddata[3])
);

IOBUF IOBUF_3(
	.I(soc_ddrphy_dq_o[3]),
	.T(soc_ddrphy_dq_t[3]),
	.IO(ddram_dq[3]),
	.O(soc_ddrphy_dq_i[3])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_4 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy16[4]),
	.D2(vns_slice_proxy17[4]),
	.D3(vns_slice_proxy18[4]),
	.D4(vns_slice_proxy19[4]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[4]),
	.TQ(soc_ddrphy_dq_t[4])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_4 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[4]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[20]),
	.Q2(soc_ddrphy_record0_rddata[4]),
	.Q3(soc_ddrphy_record1_rddata[20]),
	.Q4(soc_ddrphy_record1_rddata[4])
);

IOBUF IOBUF_4(
	.I(soc_ddrphy_dq_o[4]),
	.T(soc_ddrphy_dq_t[4]),
	.IO(ddram_dq[4]),
	.O(soc_ddrphy_dq_i[4])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_5 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy20[5]),
	.D2(vns_slice_proxy21[5]),
	.D3(vns_slice_proxy22[5]),
	.D4(vns_slice_proxy23[5]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[5]),
	.TQ(soc_ddrphy_dq_t[5])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_5 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[5]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[21]),
	.Q2(soc_ddrphy_record0_rddata[5]),
	.Q3(soc_ddrphy_record1_rddata[21]),
	.Q4(soc_ddrphy_record1_rddata[5])
);

IOBUF IOBUF_5(
	.I(soc_ddrphy_dq_o[5]),
	.T(soc_ddrphy_dq_t[5]),
	.IO(ddram_dq[5]),
	.O(soc_ddrphy_dq_i[5])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_6 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy24[6]),
	.D2(vns_slice_proxy25[6]),
	.D3(vns_slice_proxy26[6]),
	.D4(vns_slice_proxy27[6]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[6]),
	.TQ(soc_ddrphy_dq_t[6])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_6 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[6]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[22]),
	.Q2(soc_ddrphy_record0_rddata[6]),
	.Q3(soc_ddrphy_record1_rddata[22]),
	.Q4(soc_ddrphy_record1_rddata[6])
);

IOBUF IOBUF_6(
	.I(soc_ddrphy_dq_o[6]),
	.T(soc_ddrphy_dq_t[6]),
	.IO(ddram_dq[6]),
	.O(soc_ddrphy_dq_i[6])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_7 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy28[7]),
	.D2(vns_slice_proxy29[7]),
	.D3(vns_slice_proxy30[7]),
	.D4(vns_slice_proxy31[7]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[7]),
	.TQ(soc_ddrphy_dq_t[7])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_7 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[7]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[23]),
	.Q2(soc_ddrphy_record0_rddata[7]),
	.Q3(soc_ddrphy_record1_rddata[23]),
	.Q4(soc_ddrphy_record1_rddata[7])
);

IOBUF IOBUF_7(
	.I(soc_ddrphy_dq_o[7]),
	.T(soc_ddrphy_dq_t[7]),
	.IO(ddram_dq[7]),
	.O(soc_ddrphy_dq_i[7])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_8 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy32[8]),
	.D2(vns_slice_proxy33[8]),
	.D3(vns_slice_proxy34[8]),
	.D4(vns_slice_proxy35[8]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[8]),
	.TQ(soc_ddrphy_dq_t[8])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_8 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[8]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[24]),
	.Q2(soc_ddrphy_record0_rddata[8]),
	.Q3(soc_ddrphy_record1_rddata[24]),
	.Q4(soc_ddrphy_record1_rddata[8])
);

IOBUF IOBUF_8(
	.I(soc_ddrphy_dq_o[8]),
	.T(soc_ddrphy_dq_t[8]),
	.IO(ddram_dq[8]),
	.O(soc_ddrphy_dq_i[8])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_9 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy36[9]),
	.D2(vns_slice_proxy37[9]),
	.D3(vns_slice_proxy38[9]),
	.D4(vns_slice_proxy39[9]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[9]),
	.TQ(soc_ddrphy_dq_t[9])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_9 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[9]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[25]),
	.Q2(soc_ddrphy_record0_rddata[9]),
	.Q3(soc_ddrphy_record1_rddata[25]),
	.Q4(soc_ddrphy_record1_rddata[9])
);

IOBUF IOBUF_9(
	.I(soc_ddrphy_dq_o[9]),
	.T(soc_ddrphy_dq_t[9]),
	.IO(ddram_dq[9]),
	.O(soc_ddrphy_dq_i[9])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_10 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy40[10]),
	.D2(vns_slice_proxy41[10]),
	.D3(vns_slice_proxy42[10]),
	.D4(vns_slice_proxy43[10]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[10]),
	.TQ(soc_ddrphy_dq_t[10])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_10 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[10]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[26]),
	.Q2(soc_ddrphy_record0_rddata[10]),
	.Q3(soc_ddrphy_record1_rddata[26]),
	.Q4(soc_ddrphy_record1_rddata[10])
);

IOBUF IOBUF_10(
	.I(soc_ddrphy_dq_o[10]),
	.T(soc_ddrphy_dq_t[10]),
	.IO(ddram_dq[10]),
	.O(soc_ddrphy_dq_i[10])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_11 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy44[11]),
	.D2(vns_slice_proxy45[11]),
	.D3(vns_slice_proxy46[11]),
	.D4(vns_slice_proxy47[11]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[11]),
	.TQ(soc_ddrphy_dq_t[11])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_11 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[11]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[27]),
	.Q2(soc_ddrphy_record0_rddata[11]),
	.Q3(soc_ddrphy_record1_rddata[27]),
	.Q4(soc_ddrphy_record1_rddata[11])
);

IOBUF IOBUF_11(
	.I(soc_ddrphy_dq_o[11]),
	.T(soc_ddrphy_dq_t[11]),
	.IO(ddram_dq[11]),
	.O(soc_ddrphy_dq_i[11])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_12 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy48[12]),
	.D2(vns_slice_proxy49[12]),
	.D3(vns_slice_proxy50[12]),
	.D4(vns_slice_proxy51[12]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[12]),
	.TQ(soc_ddrphy_dq_t[12])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_12 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[12]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[28]),
	.Q2(soc_ddrphy_record0_rddata[12]),
	.Q3(soc_ddrphy_record1_rddata[28]),
	.Q4(soc_ddrphy_record1_rddata[12])
);

IOBUF IOBUF_12(
	.I(soc_ddrphy_dq_o[12]),
	.T(soc_ddrphy_dq_t[12]),
	.IO(ddram_dq[12]),
	.O(soc_ddrphy_dq_i[12])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_13 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy52[13]),
	.D2(vns_slice_proxy53[13]),
	.D3(vns_slice_proxy54[13]),
	.D4(vns_slice_proxy55[13]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[13]),
	.TQ(soc_ddrphy_dq_t[13])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_13 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[13]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[29]),
	.Q2(soc_ddrphy_record0_rddata[13]),
	.Q3(soc_ddrphy_record1_rddata[29]),
	.Q4(soc_ddrphy_record1_rddata[13])
);

IOBUF IOBUF_13(
	.I(soc_ddrphy_dq_o[13]),
	.T(soc_ddrphy_dq_t[13]),
	.IO(ddram_dq[13]),
	.O(soc_ddrphy_dq_i[13])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_14 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy56[14]),
	.D2(vns_slice_proxy57[14]),
	.D3(vns_slice_proxy58[14]),
	.D4(vns_slice_proxy59[14]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[14]),
	.TQ(soc_ddrphy_dq_t[14])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_14 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[14]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[30]),
	.Q2(soc_ddrphy_record0_rddata[14]),
	.Q3(soc_ddrphy_record1_rddata[30]),
	.Q4(soc_ddrphy_record1_rddata[14])
);

IOBUF IOBUF_14(
	.I(soc_ddrphy_dq_o[14]),
	.T(soc_ddrphy_dq_t[14]),
	.IO(ddram_dq[14]),
	.O(soc_ddrphy_dq_i[14])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_15 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy60[15]),
	.D2(vns_slice_proxy61[15]),
	.D3(vns_slice_proxy62[15]),
	.D4(vns_slice_proxy63[15]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.T1(soc_ddrphy_drive_dq_n1),
	.T2(soc_ddrphy_drive_dq_n1),
	.T3(soc_ddrphy_drive_dq_n1),
	.T4(soc_ddrphy_drive_dq_n1),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_ddrphy_dq_o[15]),
	.TQ(soc_ddrphy_dq_t[15])
);

ISERDES2 #(
	.BITSLIP_ENABLE("TRUE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd4),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("NONE")
) ISERDES2_15 (
	.BITSLIP(soc_ddrphy_bitslip_inc),
	.CE0(1'd1),
	.CLK0(sdram_full_rd_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D(soc_ddrphy_dq_i[15]),
	.IOCE(soc_ddrphy_clk4x_rd_strb),
	.RST(sys_rst),
	.Q1(soc_ddrphy_record0_rddata[31]),
	.Q2(soc_ddrphy_record0_rddata[15]),
	.Q3(soc_ddrphy_record1_rddata[31]),
	.Q4(soc_ddrphy_record1_rddata[15])
);

IOBUF IOBUF_15(
	.I(soc_ddrphy_dq_o[15]),
	.T(soc_ddrphy_dq_t[15]),
	.IO(ddram_dq[15]),
	.O(soc_ddrphy_dq_i[15])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_16 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy64[0]),
	.D2(vns_slice_proxy65[0]),
	.D3(vns_slice_proxy66[0]),
	.D4(vns_slice_proxy67[0]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.TCE(1'd0),
	.TRAIN(1'd0),
	.OQ(ddram_dm[0])
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd4),
	.OUTPUT_MODE("SINGLE_ENDED"),
	.SERDES_MODE("NONE")
) OSERDES2_17 (
	.CLK0(sdram_full_wr_clk),
	.CLK1(1'd0),
	.CLKDIV(sys_clk),
	.D1(vns_slice_proxy68[1]),
	.D2(vns_slice_proxy69[1]),
	.D3(vns_slice_proxy70[1]),
	.D4(vns_slice_proxy71[1]),
	.IOCE(soc_ddrphy_clk4x_wr_strb),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.SHIFTIN3(1'd0),
	.SHIFTIN4(1'd0),
	.TCE(1'd0),
	.TRAIN(1'd0),
	.OQ(ddram_dm[1])
);

reg [23:0] storage_2[0:7];
reg [23:0] memdat_4;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage_2[soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat_4 <= storage_2[soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_4;
assign soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[soc_videosoc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_3[0:7];
reg [23:0] memdat_5;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_3[soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_5 <= storage_3[soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_5;
assign soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[soc_videosoc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_4[0:7];
reg [23:0] memdat_6;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_4[soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_6 <= storage_4[soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
assign soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[soc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_5[0:7];
reg [23:0] memdat_7;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_5[soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_7 <= storage_5[soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
assign soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[soc_videosoc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_6[0:7];
reg [23:0] memdat_8;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
		storage_6[soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;
	memdat_8 <= storage_6[soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_8;
assign soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_6[soc_videosoc_sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_7[0:7];
reg [23:0] memdat_9;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
		storage_7[soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;
	memdat_9 <= storage_7[soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_9;
assign soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_7[soc_videosoc_sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_8[0:7];
reg [23:0] memdat_10;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
		storage_8[soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;
	memdat_10 <= storage_8[soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_10;
assign soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_8[soc_videosoc_sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr];

reg [23:0] storage_9[0:7];
reg [23:0] memdat_11;
always @(posedge sys_clk) begin
	if (soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
		storage_9[soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;
	memdat_11 <= storage_9[soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_11;
assign soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_9[soc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr];

reg [63:0] data_mem[0:1023];
reg [9:0] memadr_3;
always @(posedge sys_clk) begin
	if (soc_videosoc_data_port_we[0])
		data_mem[soc_videosoc_data_port_adr][7:0] <= soc_videosoc_data_port_dat_w[7:0];
	if (soc_videosoc_data_port_we[1])
		data_mem[soc_videosoc_data_port_adr][15:8] <= soc_videosoc_data_port_dat_w[15:8];
	if (soc_videosoc_data_port_we[2])
		data_mem[soc_videosoc_data_port_adr][23:16] <= soc_videosoc_data_port_dat_w[23:16];
	if (soc_videosoc_data_port_we[3])
		data_mem[soc_videosoc_data_port_adr][31:24] <= soc_videosoc_data_port_dat_w[31:24];
	if (soc_videosoc_data_port_we[4])
		data_mem[soc_videosoc_data_port_adr][39:32] <= soc_videosoc_data_port_dat_w[39:32];
	if (soc_videosoc_data_port_we[5])
		data_mem[soc_videosoc_data_port_adr][47:40] <= soc_videosoc_data_port_dat_w[47:40];
	if (soc_videosoc_data_port_we[6])
		data_mem[soc_videosoc_data_port_adr][55:48] <= soc_videosoc_data_port_dat_w[55:48];
	if (soc_videosoc_data_port_we[7])
		data_mem[soc_videosoc_data_port_adr][63:56] <= soc_videosoc_data_port_dat_w[63:56];
	memadr_3 <= soc_videosoc_data_port_adr;
end

assign soc_videosoc_data_port_dat_r = data_mem[memadr_3];

reg [21:0] tag_mem[0:1023];
reg [9:0] memadr_4;
always @(posedge sys_clk) begin
	if (soc_videosoc_tag_port_we)
		tag_mem[soc_videosoc_tag_port_adr] <= soc_videosoc_tag_port_dat_w;
	memadr_4 <= soc_videosoc_tag_port_adr;
end

assign soc_videosoc_tag_port_dat_r = tag_mem[memadr_4];

reg [7:0] edid_mem[0:255];
reg [7:0] memadr_5;
reg [7:0] memadr_6;
always @(posedge sys_clk) begin
	memadr_5 <= soc_hdmi_in0_edid_adr;
end

always @(posedge sys_clk) begin
	if (vns_videosoc_sram0_we)
		edid_mem[vns_videosoc_sram0_adr] <= vns_videosoc_sram0_dat_w;
	memadr_6 <= vns_videosoc_sram0_adr;
end

assign soc_hdmi_in0_edid_dat_r = edid_mem[memadr_5];
assign vns_videosoc_sram0_dat_r = edid_mem[memadr_6];

initial begin
	$readmemh("edid_mem.init", edid_mem);
end

assign hdmi_in0_sda = soc_hdmi_in0_edid_sda_drv_reg ? 1'd0 : 1'bz;
assign soc_hdmi_in0_edid_sda_i_async = hdmi_in0_sda;

IBUFDS hdmi_in_ibufds(
	.I(hdmi_in0_clk_p),
	.IB(hdmi_in0_clk_n),
	.O(soc_hdmi_in0_clk_input)
);

PLL_ADV #(
	.CLKFBOUT_MULT(4'd10),
	.CLKOUT0_DIVIDE(1'd1),
	.CLKOUT1_DIVIDE(3'd5),
	.CLKOUT2_DIVIDE(4'd10),
	.COMPENSATION("INTERNAL")
) hdmi_in_pll_adv (
	.CLKFBIN(soc_hdmi_in0_clkfbout),
	.CLKIN1(soc_hdmi_in0_clk_input),
	.CLKINSEL(1'd1),
	.DADDR(soc_hdmi_in0_pll_adr_storage),
	.DCLK(sys_clk),
	.DEN((soc_hdmi_in0_pll_read_re | soc_hdmi_in0_pll_write_re)),
	.DI(soc_hdmi_in0_pll_dat_w_storage),
	.DWE(soc_hdmi_in0_pll_write_re),
	.RST(soc_hdmi_in0_pll_reset_storage),
	.CLKFBOUT(soc_hdmi_in0_clkfbout),
	.CLKOUT0(soc_hdmi_in0_pll_clk0),
	.CLKOUT1(soc_hdmi_in0_pll_clk1),
	.CLKOUT2(soc_hdmi_in0_pll_clk2),
	.DO(soc_hdmi_in0_pll_dat_r_status),
	.DRDY(soc_hdmi_in0_pll_drdy),
	.LOCKED(soc_hdmi_in0_pll_locked)
);

BUFPLL #(
	.DIVIDE(3'd5)
) hdmi_in_bufpll (
	.GCLK(hdmi_in0_pix2x_clk),
	.LOCKED(soc_hdmi_in0_pll_locked),
	.PLLIN(soc_hdmi_in0_pll_clk0),
	.IOCLK(hdmi_in0_pix10x_clk),
	.LOCK(soc_hdmi_in0_locked_async),
	.SERDESSTROBE(soc_hdmi_in0_serdesstrobe)
);

BUFG hdmi_in_pix2x_bufg(
	.I(soc_hdmi_in0_pll_clk1),
	.O(hdmi_in0_pix2x_clk)
);

BUFG hdmi_in_pix_bufg(
	.I(soc_hdmi_in0_pll_clk2),
	.O(hdmi_in0_pix_clk)
);

IBUFDS IBUFDS(
	.I(hdmi_in0_data0_p),
	.IB(hdmi_in0_data0_n),
	.O(soc_hdmi_in0_s6datacapture0_pad_se)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("STAY_AT_LIMIT"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("MASTER")
) IODELAY2 (
	.CAL(soc_hdmi_in0_s6datacapture0_delay_master_cal),
	.CE(soc_hdmi_in0_s6datacapture0_delay_ce),
	.CLK(hdmi_in0_pix2x_clk),
	.IDATAIN(soc_hdmi_in0_s6datacapture0_pad_se),
	.INC(soc_hdmi_in0_s6datacapture0_delay_inc),
	.IOCLK0(hdmi_in0_pix10x_clk),
	.RST(soc_hdmi_in0_s6datacapture0_delay_master_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in0_s6datacapture0_delay_master_busy),
	.DATAOUT(soc_hdmi_in0_s6datacapture0_pad_delayed_master)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("WRAPAROUND"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("SLAVE")
) IODELAY2_1 (
	.CAL(soc_hdmi_in0_s6datacapture0_delay_slave_cal),
	.CE(soc_hdmi_in0_s6datacapture0_delay_ce),
	.CLK(hdmi_in0_pix2x_clk),
	.IDATAIN(soc_hdmi_in0_s6datacapture0_pad_se),
	.INC(soc_hdmi_in0_s6datacapture0_delay_inc),
	.IOCLK0(hdmi_in0_pix10x_clk),
	.RST(soc_hdmi_in0_s6datacapture0_delay_slave_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in0_s6datacapture0_delay_slave_busy),
	.DATAOUT(soc_hdmi_in0_s6datacapture0_pad_delayed_slave)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("MASTER")
) ISERDES2_16 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in0_pix10x_clk),
	.CLKDIV(hdmi_in0_pix2x_clk),
	.D(soc_hdmi_in0_s6datacapture0_pad_delayed_master),
	.IOCE(soc_hdmi_in0_s6datacapture0_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in0_s6datacapture0_pd_edge),
	.INCDEC(soc_hdmi_in0_s6datacapture0_pd_incdec),
	.Q1(soc_hdmi_in0_s6datacapture0_dsr2[1]),
	.Q2(soc_hdmi_in0_s6datacapture0_dsr2[2]),
	.Q3(soc_hdmi_in0_s6datacapture0_dsr2[3]),
	.Q4(soc_hdmi_in0_s6datacapture0_dsr2[4]),
	.SHIFTOUT(soc_hdmi_in0_s6datacapture0_pd_cascade),
	.VALID(soc_hdmi_in0_s6datacapture0_pd_valid)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("SLAVE")
) ISERDES2_17 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in0_pix10x_clk),
	.CLKDIV(hdmi_in0_pix2x_clk),
	.D(soc_hdmi_in0_s6datacapture0_pad_delayed_slave),
	.IOCE(soc_hdmi_in0_s6datacapture0_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in0_s6datacapture0_pd_cascade),
	.Q4(soc_hdmi_in0_s6datacapture0_dsr2[0]),
	.SHIFTOUT(soc_hdmi_in0_s6datacapture0_pd_edge)
);

IBUFDS IBUFDS_1(
	.I(hdmi_in0_data1_p),
	.IB(hdmi_in0_data1_n),
	.O(soc_hdmi_in0_s6datacapture1_pad_se)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("STAY_AT_LIMIT"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("MASTER")
) IODELAY2_2 (
	.CAL(soc_hdmi_in0_s6datacapture1_delay_master_cal),
	.CE(soc_hdmi_in0_s6datacapture1_delay_ce),
	.CLK(hdmi_in0_pix2x_clk),
	.IDATAIN(soc_hdmi_in0_s6datacapture1_pad_se),
	.INC(soc_hdmi_in0_s6datacapture1_delay_inc),
	.IOCLK0(hdmi_in0_pix10x_clk),
	.RST(soc_hdmi_in0_s6datacapture1_delay_master_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in0_s6datacapture1_delay_master_busy),
	.DATAOUT(soc_hdmi_in0_s6datacapture1_pad_delayed_master)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("WRAPAROUND"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("SLAVE")
) IODELAY2_3 (
	.CAL(soc_hdmi_in0_s6datacapture1_delay_slave_cal),
	.CE(soc_hdmi_in0_s6datacapture1_delay_ce),
	.CLK(hdmi_in0_pix2x_clk),
	.IDATAIN(soc_hdmi_in0_s6datacapture1_pad_se),
	.INC(soc_hdmi_in0_s6datacapture1_delay_inc),
	.IOCLK0(hdmi_in0_pix10x_clk),
	.RST(soc_hdmi_in0_s6datacapture1_delay_slave_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in0_s6datacapture1_delay_slave_busy),
	.DATAOUT(soc_hdmi_in0_s6datacapture1_pad_delayed_slave)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("MASTER")
) ISERDES2_18 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in0_pix10x_clk),
	.CLKDIV(hdmi_in0_pix2x_clk),
	.D(soc_hdmi_in0_s6datacapture1_pad_delayed_master),
	.IOCE(soc_hdmi_in0_s6datacapture1_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in0_s6datacapture1_pd_edge),
	.INCDEC(soc_hdmi_in0_s6datacapture1_pd_incdec),
	.Q1(soc_hdmi_in0_s6datacapture1_dsr2[1]),
	.Q2(soc_hdmi_in0_s6datacapture1_dsr2[2]),
	.Q3(soc_hdmi_in0_s6datacapture1_dsr2[3]),
	.Q4(soc_hdmi_in0_s6datacapture1_dsr2[4]),
	.SHIFTOUT(soc_hdmi_in0_s6datacapture1_pd_cascade),
	.VALID(soc_hdmi_in0_s6datacapture1_pd_valid)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("SLAVE")
) ISERDES2_19 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in0_pix10x_clk),
	.CLKDIV(hdmi_in0_pix2x_clk),
	.D(soc_hdmi_in0_s6datacapture1_pad_delayed_slave),
	.IOCE(soc_hdmi_in0_s6datacapture1_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in0_s6datacapture1_pd_cascade),
	.Q4(soc_hdmi_in0_s6datacapture1_dsr2[0]),
	.SHIFTOUT(soc_hdmi_in0_s6datacapture1_pd_edge)
);

IBUFDS IBUFDS_2(
	.I(hdmi_in0_data2_p),
	.IB(hdmi_in0_data2_n),
	.O(soc_hdmi_in0_s6datacapture2_pad_se)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("STAY_AT_LIMIT"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("MASTER")
) IODELAY2_4 (
	.CAL(soc_hdmi_in0_s6datacapture2_delay_master_cal),
	.CE(soc_hdmi_in0_s6datacapture2_delay_ce),
	.CLK(hdmi_in0_pix2x_clk),
	.IDATAIN(soc_hdmi_in0_s6datacapture2_pad_se),
	.INC(soc_hdmi_in0_s6datacapture2_delay_inc),
	.IOCLK0(hdmi_in0_pix10x_clk),
	.RST(soc_hdmi_in0_s6datacapture2_delay_master_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in0_s6datacapture2_delay_master_busy),
	.DATAOUT(soc_hdmi_in0_s6datacapture2_pad_delayed_master)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("WRAPAROUND"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("SLAVE")
) IODELAY2_5 (
	.CAL(soc_hdmi_in0_s6datacapture2_delay_slave_cal),
	.CE(soc_hdmi_in0_s6datacapture2_delay_ce),
	.CLK(hdmi_in0_pix2x_clk),
	.IDATAIN(soc_hdmi_in0_s6datacapture2_pad_se),
	.INC(soc_hdmi_in0_s6datacapture2_delay_inc),
	.IOCLK0(hdmi_in0_pix10x_clk),
	.RST(soc_hdmi_in0_s6datacapture2_delay_slave_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in0_s6datacapture2_delay_slave_busy),
	.DATAOUT(soc_hdmi_in0_s6datacapture2_pad_delayed_slave)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("MASTER")
) ISERDES2_20 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in0_pix10x_clk),
	.CLKDIV(hdmi_in0_pix2x_clk),
	.D(soc_hdmi_in0_s6datacapture2_pad_delayed_master),
	.IOCE(soc_hdmi_in0_s6datacapture2_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in0_s6datacapture2_pd_edge),
	.INCDEC(soc_hdmi_in0_s6datacapture2_pd_incdec),
	.Q1(soc_hdmi_in0_s6datacapture2_dsr2[1]),
	.Q2(soc_hdmi_in0_s6datacapture2_dsr2[2]),
	.Q3(soc_hdmi_in0_s6datacapture2_dsr2[3]),
	.Q4(soc_hdmi_in0_s6datacapture2_dsr2[4]),
	.SHIFTOUT(soc_hdmi_in0_s6datacapture2_pd_cascade),
	.VALID(soc_hdmi_in0_s6datacapture2_pd_valid)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("SLAVE")
) ISERDES2_21 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in0_pix10x_clk),
	.CLKDIV(hdmi_in0_pix2x_clk),
	.D(soc_hdmi_in0_s6datacapture2_pad_delayed_slave),
	.IOCE(soc_hdmi_in0_s6datacapture2_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in0_s6datacapture2_pd_cascade),
	.Q4(soc_hdmi_in0_s6datacapture2_dsr2[0]),
	.SHIFTOUT(soc_hdmi_in0_s6datacapture2_pd_edge)
);

reg [20:0] storage_10[0:7];
reg [2:0] memadr_7;
always @(posedge hdmi_in0_pix_clk) begin
	if (soc_hdmi_in0_chansync_syncbuffer0_wrport_we)
		storage_10[soc_hdmi_in0_chansync_syncbuffer0_wrport_adr] <= soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_w;
	memadr_7 <= soc_hdmi_in0_chansync_syncbuffer0_wrport_adr;
end

always @(posedge hdmi_in0_pix_clk) begin
end

assign soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r = storage_10[memadr_7];
assign soc_hdmi_in0_chansync_syncbuffer0_rdport_dat_r = storage_10[soc_hdmi_in0_chansync_syncbuffer0_rdport_adr];

reg [20:0] storage_11[0:7];
reg [2:0] memadr_8;
always @(posedge hdmi_in0_pix_clk) begin
	if (soc_hdmi_in0_chansync_syncbuffer1_wrport_we)
		storage_11[soc_hdmi_in0_chansync_syncbuffer1_wrport_adr] <= soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_w;
	memadr_8 <= soc_hdmi_in0_chansync_syncbuffer1_wrport_adr;
end

always @(posedge hdmi_in0_pix_clk) begin
end

assign soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r = storage_11[memadr_8];
assign soc_hdmi_in0_chansync_syncbuffer1_rdport_dat_r = storage_11[soc_hdmi_in0_chansync_syncbuffer1_rdport_adr];

reg [20:0] storage_12[0:7];
reg [2:0] memadr_9;
always @(posedge hdmi_in0_pix_clk) begin
	if (soc_hdmi_in0_chansync_syncbuffer2_wrport_we)
		storage_12[soc_hdmi_in0_chansync_syncbuffer2_wrport_adr] <= soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_w;
	memadr_9 <= soc_hdmi_in0_chansync_syncbuffer2_wrport_adr;
end

always @(posedge hdmi_in0_pix_clk) begin
end

assign soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r = storage_12[memadr_9];
assign soc_hdmi_in0_chansync_syncbuffer2_rdport_dat_r = storage_12[soc_hdmi_in0_chansync_syncbuffer2_rdport_adr];

reg [66:0] storage_13[0:511];
reg [8:0] memadr_10;
reg [8:0] memadr_11;
always @(posedge hdmi_in0_pix_clk) begin
	if (soc_hdmi_in0_frame_fifo_wrport_we)
		storage_13[soc_hdmi_in0_frame_fifo_wrport_adr] <= soc_hdmi_in0_frame_fifo_wrport_dat_w;
	memadr_10 <= soc_hdmi_in0_frame_fifo_wrport_adr;
end

always @(posedge sys_clk) begin
	memadr_11 <= soc_hdmi_in0_frame_fifo_rdport_adr;
end

assign soc_hdmi_in0_frame_fifo_wrport_dat_r = storage_13[memadr_10];
assign soc_hdmi_in0_frame_fifo_rdport_dat_r = storage_13[memadr_11];

reg [65:0] storage_14[0:15];
reg [65:0] memdat_12;
always @(posedge sys_clk) begin
	if (soc_hdmi_in0_dma_fifo_wrport_we)
		storage_14[soc_hdmi_in0_dma_fifo_wrport_adr] <= soc_hdmi_in0_dma_fifo_wrport_dat_w;
	memdat_12 <= storage_14[soc_hdmi_in0_dma_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_hdmi_in0_dma_fifo_wrport_dat_r = memdat_12;
assign soc_hdmi_in0_dma_fifo_rdport_dat_r = storage_14[soc_hdmi_in0_dma_fifo_rdport_adr];

reg [7:0] edid_mem_1[0:255];
reg [7:0] memadr_12;
reg [7:0] memadr_13;
always @(posedge sys_clk) begin
	memadr_12 <= soc_hdmi_in1_edid_adr;
end

always @(posedge sys_clk) begin
	if (vns_videosoc_sram1_we)
		edid_mem_1[vns_videosoc_sram1_adr] <= vns_videosoc_sram1_dat_w;
	memadr_13 <= vns_videosoc_sram1_adr;
end

assign soc_hdmi_in1_edid_dat_r = edid_mem_1[memadr_12];
assign vns_videosoc_sram1_dat_r = edid_mem_1[memadr_13];

initial begin
	$readmemh("edid_mem_1.init", edid_mem_1);
end

assign hdmi_in1_sda = soc_hdmi_in1_edid_sda_drv_reg ? 1'd0 : 1'bz;
assign soc_hdmi_in1_edid_sda_i_async = hdmi_in1_sda;

IBUFDS hdmi_in_ibufds_1(
	.I(hdmi_in1_clk_p),
	.IB(hdmi_in1_clk_n),
	.O(soc_hdmi_in1_clk_input)
);

PLL_ADV #(
	.CLKFBOUT_MULT(4'd10),
	.CLKOUT0_DIVIDE(1'd1),
	.CLKOUT1_DIVIDE(3'd5),
	.CLKOUT2_DIVIDE(4'd10),
	.COMPENSATION("INTERNAL")
) hdmi_in_pll_adv_1 (
	.CLKFBIN(soc_hdmi_in1_clkfbout),
	.CLKIN1(soc_hdmi_in1_clk_input),
	.CLKINSEL(1'd1),
	.DADDR(soc_hdmi_in1_pll_adr_storage),
	.DCLK(sys_clk),
	.DEN((soc_hdmi_in1_pll_read_re | soc_hdmi_in1_pll_write_re)),
	.DI(soc_hdmi_in1_pll_dat_w_storage),
	.DWE(soc_hdmi_in1_pll_write_re),
	.RST(soc_hdmi_in1_pll_reset_storage),
	.CLKFBOUT(soc_hdmi_in1_clkfbout),
	.CLKOUT0(soc_hdmi_in1_pll_clk0),
	.CLKOUT1(soc_hdmi_in1_pll_clk1),
	.CLKOUT2(soc_hdmi_in1_pll_clk2),
	.DO(soc_hdmi_in1_pll_dat_r_status),
	.DRDY(soc_hdmi_in1_pll_drdy),
	.LOCKED(soc_hdmi_in1_pll_locked)
);

BUFPLL #(
	.DIVIDE(3'd5)
) hdmi_in_bufpll_1 (
	.GCLK(hdmi_in1_pix2x_clk),
	.LOCKED(soc_hdmi_in1_pll_locked),
	.PLLIN(soc_hdmi_in1_pll_clk0),
	.IOCLK(hdmi_in1_pix10x_clk),
	.LOCK(soc_hdmi_in1_locked_async),
	.SERDESSTROBE(soc_hdmi_in1_serdesstrobe)
);

BUFG hdmi_in_pix2x_bufg_1(
	.I(soc_hdmi_in1_pll_clk1),
	.O(hdmi_in1_pix2x_clk)
);

BUFG hdmi_in_pix_bufg_1(
	.I(soc_hdmi_in1_pll_clk2),
	.O(hdmi_in1_pix_clk)
);

IBUFDS IBUFDS_3(
	.I(hdmi_in1_data0_p),
	.IB(hdmi_in1_data0_n),
	.O(soc_hdmi_in1_s6datacapture0_pad_se)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("STAY_AT_LIMIT"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("MASTER")
) IODELAY2_6 (
	.CAL(soc_hdmi_in1_s6datacapture0_delay_master_cal),
	.CE(soc_hdmi_in1_s6datacapture0_delay_ce),
	.CLK(hdmi_in1_pix2x_clk),
	.IDATAIN(soc_hdmi_in1_s6datacapture0_pad_se),
	.INC(soc_hdmi_in1_s6datacapture0_delay_inc),
	.IOCLK0(hdmi_in1_pix10x_clk),
	.RST(soc_hdmi_in1_s6datacapture0_delay_master_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in1_s6datacapture0_delay_master_busy),
	.DATAOUT(soc_hdmi_in1_s6datacapture0_pad_delayed_master)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("WRAPAROUND"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("SLAVE")
) IODELAY2_7 (
	.CAL(soc_hdmi_in1_s6datacapture0_delay_slave_cal),
	.CE(soc_hdmi_in1_s6datacapture0_delay_ce),
	.CLK(hdmi_in1_pix2x_clk),
	.IDATAIN(soc_hdmi_in1_s6datacapture0_pad_se),
	.INC(soc_hdmi_in1_s6datacapture0_delay_inc),
	.IOCLK0(hdmi_in1_pix10x_clk),
	.RST(soc_hdmi_in1_s6datacapture0_delay_slave_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in1_s6datacapture0_delay_slave_busy),
	.DATAOUT(soc_hdmi_in1_s6datacapture0_pad_delayed_slave)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("MASTER")
) ISERDES2_22 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in1_pix10x_clk),
	.CLKDIV(hdmi_in1_pix2x_clk),
	.D(soc_hdmi_in1_s6datacapture0_pad_delayed_master),
	.IOCE(soc_hdmi_in1_s6datacapture0_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in1_s6datacapture0_pd_edge),
	.INCDEC(soc_hdmi_in1_s6datacapture0_pd_incdec),
	.Q1(soc_hdmi_in1_s6datacapture0_dsr2[1]),
	.Q2(soc_hdmi_in1_s6datacapture0_dsr2[2]),
	.Q3(soc_hdmi_in1_s6datacapture0_dsr2[3]),
	.Q4(soc_hdmi_in1_s6datacapture0_dsr2[4]),
	.SHIFTOUT(soc_hdmi_in1_s6datacapture0_pd_cascade),
	.VALID(soc_hdmi_in1_s6datacapture0_pd_valid)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("SLAVE")
) ISERDES2_23 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in1_pix10x_clk),
	.CLKDIV(hdmi_in1_pix2x_clk),
	.D(soc_hdmi_in1_s6datacapture0_pad_delayed_slave),
	.IOCE(soc_hdmi_in1_s6datacapture0_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in1_s6datacapture0_pd_cascade),
	.Q4(soc_hdmi_in1_s6datacapture0_dsr2[0]),
	.SHIFTOUT(soc_hdmi_in1_s6datacapture0_pd_edge)
);

IBUFDS IBUFDS_4(
	.I(hdmi_in1_data1_p),
	.IB(hdmi_in1_data1_n),
	.O(soc_hdmi_in1_s6datacapture1_pad_se)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("STAY_AT_LIMIT"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("MASTER")
) IODELAY2_8 (
	.CAL(soc_hdmi_in1_s6datacapture1_delay_master_cal),
	.CE(soc_hdmi_in1_s6datacapture1_delay_ce),
	.CLK(hdmi_in1_pix2x_clk),
	.IDATAIN(soc_hdmi_in1_s6datacapture1_pad_se),
	.INC(soc_hdmi_in1_s6datacapture1_delay_inc),
	.IOCLK0(hdmi_in1_pix10x_clk),
	.RST(soc_hdmi_in1_s6datacapture1_delay_master_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in1_s6datacapture1_delay_master_busy),
	.DATAOUT(soc_hdmi_in1_s6datacapture1_pad_delayed_master)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("WRAPAROUND"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("SLAVE")
) IODELAY2_9 (
	.CAL(soc_hdmi_in1_s6datacapture1_delay_slave_cal),
	.CE(soc_hdmi_in1_s6datacapture1_delay_ce),
	.CLK(hdmi_in1_pix2x_clk),
	.IDATAIN(soc_hdmi_in1_s6datacapture1_pad_se),
	.INC(soc_hdmi_in1_s6datacapture1_delay_inc),
	.IOCLK0(hdmi_in1_pix10x_clk),
	.RST(soc_hdmi_in1_s6datacapture1_delay_slave_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in1_s6datacapture1_delay_slave_busy),
	.DATAOUT(soc_hdmi_in1_s6datacapture1_pad_delayed_slave)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("MASTER")
) ISERDES2_24 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in1_pix10x_clk),
	.CLKDIV(hdmi_in1_pix2x_clk),
	.D(soc_hdmi_in1_s6datacapture1_pad_delayed_master),
	.IOCE(soc_hdmi_in1_s6datacapture1_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in1_s6datacapture1_pd_edge),
	.INCDEC(soc_hdmi_in1_s6datacapture1_pd_incdec),
	.Q1(soc_hdmi_in1_s6datacapture1_dsr2[1]),
	.Q2(soc_hdmi_in1_s6datacapture1_dsr2[2]),
	.Q3(soc_hdmi_in1_s6datacapture1_dsr2[3]),
	.Q4(soc_hdmi_in1_s6datacapture1_dsr2[4]),
	.SHIFTOUT(soc_hdmi_in1_s6datacapture1_pd_cascade),
	.VALID(soc_hdmi_in1_s6datacapture1_pd_valid)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("SLAVE")
) ISERDES2_25 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in1_pix10x_clk),
	.CLKDIV(hdmi_in1_pix2x_clk),
	.D(soc_hdmi_in1_s6datacapture1_pad_delayed_slave),
	.IOCE(soc_hdmi_in1_s6datacapture1_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in1_s6datacapture1_pd_cascade),
	.Q4(soc_hdmi_in1_s6datacapture1_dsr2[0]),
	.SHIFTOUT(soc_hdmi_in1_s6datacapture1_pd_edge)
);

IBUFDS IBUFDS_5(
	.I(hdmi_in1_data2_p),
	.IB(hdmi_in1_data2_n),
	.O(soc_hdmi_in1_s6datacapture2_pad_se)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("STAY_AT_LIMIT"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("MASTER")
) IODELAY2_10 (
	.CAL(soc_hdmi_in1_s6datacapture2_delay_master_cal),
	.CE(soc_hdmi_in1_s6datacapture2_delay_ce),
	.CLK(hdmi_in1_pix2x_clk),
	.IDATAIN(soc_hdmi_in1_s6datacapture2_pad_se),
	.INC(soc_hdmi_in1_s6datacapture2_delay_inc),
	.IOCLK0(hdmi_in1_pix10x_clk),
	.RST(soc_hdmi_in1_s6datacapture2_delay_master_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in1_s6datacapture2_delay_master_busy),
	.DATAOUT(soc_hdmi_in1_s6datacapture2_pad_delayed_master)
);

IODELAY2 #(
	.COUNTER_WRAPAROUND("WRAPAROUND"),
	.DATA_RATE("SDR"),
	.DELAY_SRC("IDATAIN"),
	.IDELAY_TYPE("DIFF_PHASE_DETECTOR"),
	.SERDES_MODE("SLAVE")
) IODELAY2_11 (
	.CAL(soc_hdmi_in1_s6datacapture2_delay_slave_cal),
	.CE(soc_hdmi_in1_s6datacapture2_delay_ce),
	.CLK(hdmi_in1_pix2x_clk),
	.IDATAIN(soc_hdmi_in1_s6datacapture2_pad_se),
	.INC(soc_hdmi_in1_s6datacapture2_delay_inc),
	.IOCLK0(hdmi_in1_pix10x_clk),
	.RST(soc_hdmi_in1_s6datacapture2_delay_slave_rst),
	.T(1'd1),
	.BUSY(soc_hdmi_in1_s6datacapture2_delay_slave_busy),
	.DATAOUT(soc_hdmi_in1_s6datacapture2_pad_delayed_slave)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("MASTER")
) ISERDES2_26 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in1_pix10x_clk),
	.CLKDIV(hdmi_in1_pix2x_clk),
	.D(soc_hdmi_in1_s6datacapture2_pad_delayed_master),
	.IOCE(soc_hdmi_in1_s6datacapture2_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in1_s6datacapture2_pd_edge),
	.INCDEC(soc_hdmi_in1_s6datacapture2_pd_incdec),
	.Q1(soc_hdmi_in1_s6datacapture2_dsr2[1]),
	.Q2(soc_hdmi_in1_s6datacapture2_dsr2[2]),
	.Q3(soc_hdmi_in1_s6datacapture2_dsr2[3]),
	.Q4(soc_hdmi_in1_s6datacapture2_dsr2[4]),
	.SHIFTOUT(soc_hdmi_in1_s6datacapture2_pd_cascade),
	.VALID(soc_hdmi_in1_s6datacapture2_pd_valid)
);

ISERDES2 #(
	.BITSLIP_ENABLE("FALSE"),
	.DATA_RATE("SDR"),
	.DATA_WIDTH(3'd5),
	.INTERFACE_TYPE("RETIMED"),
	.SERDES_MODE("SLAVE")
) ISERDES2_27 (
	.BITSLIP(1'd0),
	.CE0(1'd1),
	.CLK0(hdmi_in1_pix10x_clk),
	.CLKDIV(hdmi_in1_pix2x_clk),
	.D(soc_hdmi_in1_s6datacapture2_pad_delayed_slave),
	.IOCE(soc_hdmi_in1_s6datacapture2_serdesstrobe),
	.RST(1'd0),
	.SHIFTIN(soc_hdmi_in1_s6datacapture2_pd_cascade),
	.Q4(soc_hdmi_in1_s6datacapture2_dsr2[0]),
	.SHIFTOUT(soc_hdmi_in1_s6datacapture2_pd_edge)
);

reg [20:0] storage_15[0:7];
reg [2:0] memadr_14;
always @(posedge hdmi_in1_pix_clk) begin
	if (soc_hdmi_in1_chansync_syncbuffer0_wrport_we)
		storage_15[soc_hdmi_in1_chansync_syncbuffer0_wrport_adr] <= soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_w;
	memadr_14 <= soc_hdmi_in1_chansync_syncbuffer0_wrport_adr;
end

always @(posedge hdmi_in1_pix_clk) begin
end

assign soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r = storage_15[memadr_14];
assign soc_hdmi_in1_chansync_syncbuffer0_rdport_dat_r = storage_15[soc_hdmi_in1_chansync_syncbuffer0_rdport_adr];

reg [20:0] storage_16[0:7];
reg [2:0] memadr_15;
always @(posedge hdmi_in1_pix_clk) begin
	if (soc_hdmi_in1_chansync_syncbuffer1_wrport_we)
		storage_16[soc_hdmi_in1_chansync_syncbuffer1_wrport_adr] <= soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_w;
	memadr_15 <= soc_hdmi_in1_chansync_syncbuffer1_wrport_adr;
end

always @(posedge hdmi_in1_pix_clk) begin
end

assign soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r = storage_16[memadr_15];
assign soc_hdmi_in1_chansync_syncbuffer1_rdport_dat_r = storage_16[soc_hdmi_in1_chansync_syncbuffer1_rdport_adr];

reg [20:0] storage_17[0:7];
reg [2:0] memadr_16;
always @(posedge hdmi_in1_pix_clk) begin
	if (soc_hdmi_in1_chansync_syncbuffer2_wrport_we)
		storage_17[soc_hdmi_in1_chansync_syncbuffer2_wrport_adr] <= soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_w;
	memadr_16 <= soc_hdmi_in1_chansync_syncbuffer2_wrport_adr;
end

always @(posedge hdmi_in1_pix_clk) begin
end

assign soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r = storage_17[memadr_16];
assign soc_hdmi_in1_chansync_syncbuffer2_rdport_dat_r = storage_17[soc_hdmi_in1_chansync_syncbuffer2_rdport_adr];

reg [66:0] storage_18[0:511];
reg [8:0] memadr_17;
reg [8:0] memadr_18;
always @(posedge hdmi_in1_pix_clk) begin
	if (soc_hdmi_in1_frame_fifo_wrport_we)
		storage_18[soc_hdmi_in1_frame_fifo_wrport_adr] <= soc_hdmi_in1_frame_fifo_wrport_dat_w;
	memadr_17 <= soc_hdmi_in1_frame_fifo_wrport_adr;
end

always @(posedge sys_clk) begin
	memadr_18 <= soc_hdmi_in1_frame_fifo_rdport_adr;
end

assign soc_hdmi_in1_frame_fifo_wrport_dat_r = storage_18[memadr_17];
assign soc_hdmi_in1_frame_fifo_rdport_dat_r = storage_18[memadr_18];

reg [65:0] storage_19[0:15];
reg [65:0] memdat_13;
always @(posedge sys_clk) begin
	if (soc_hdmi_in1_dma_fifo_wrport_we)
		storage_19[soc_hdmi_in1_dma_fifo_wrport_adr] <= soc_hdmi_in1_dma_fifo_wrport_dat_w;
	memdat_13 <= storage_19[soc_hdmi_in1_dma_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_hdmi_in1_dma_fifo_wrport_dat_r = memdat_13;
assign soc_hdmi_in1_dma_fifo_rdport_dat_r = storage_19[soc_hdmi_in1_dma_fifo_rdport_adr];

reg [26:0] storage_20[0:3];
reg [1:0] memadr_19;
reg [1:0] memadr_20;
always @(posedge hdmi_out0_pix_clk) begin
	if (soc_litedramnativeportcdc0_cmd_fifo_wrport_we)
		storage_20[soc_litedramnativeportcdc0_cmd_fifo_wrport_adr] <= soc_litedramnativeportcdc0_cmd_fifo_wrport_dat_w;
	memadr_19 <= soc_litedramnativeportcdc0_cmd_fifo_wrport_adr;
end

always @(posedge sys_clk) begin
	memadr_20 <= soc_litedramnativeportcdc0_cmd_fifo_rdport_adr;
end

assign soc_litedramnativeportcdc0_cmd_fifo_wrport_dat_r = storage_20[memadr_19];
assign soc_litedramnativeportcdc0_cmd_fifo_rdport_dat_r = storage_20[memadr_20];

reg [65:0] storage_21[0:15];
reg [3:0] memadr_21;
reg [3:0] memadr_22;
always @(posedge sys_clk) begin
	if (soc_litedramnativeportcdc0_rdata_fifo_wrport_we)
		storage_21[soc_litedramnativeportcdc0_rdata_fifo_wrport_adr] <= soc_litedramnativeportcdc0_rdata_fifo_wrport_dat_w;
	memadr_21 <= soc_litedramnativeportcdc0_rdata_fifo_wrport_adr;
end

always @(posedge hdmi_out0_pix_clk) begin
	memadr_22 <= soc_litedramnativeportcdc0_rdata_fifo_rdport_adr;
end

assign soc_litedramnativeportcdc0_rdata_fifo_wrport_dat_r = storage_21[memadr_21];
assign soc_litedramnativeportcdc0_rdata_fifo_rdport_dat_r = storage_21[memadr_22];

reg [5:0] storage_22[0:3];
reg [5:0] memdat_14;
always @(posedge hdmi_out0_pix_clk) begin
	if (soc_litedramnativeportconverter0_cmd_buffer_wrport_we)
		storage_22[soc_litedramnativeportconverter0_cmd_buffer_wrport_adr] <= soc_litedramnativeportconverter0_cmd_buffer_wrport_dat_w;
	memdat_14 <= storage_22[soc_litedramnativeportconverter0_cmd_buffer_wrport_adr];
end

always @(posedge hdmi_out0_pix_clk) begin
end

assign soc_litedramnativeportconverter0_cmd_buffer_wrport_dat_r = memdat_14;
assign soc_litedramnativeportconverter0_cmd_buffer_rdport_dat_r = storage_22[soc_litedramnativeportconverter0_cmd_buffer_rdport_adr];

reg [161:0] storage_23[0:1];
reg [0:0] memadr_23;
reg [0:0] memadr_24;
always @(posedge sys_clk) begin
	if (soc_hdmi_out0_core_initiator_cdc_wrport_we)
		storage_23[soc_hdmi_out0_core_initiator_cdc_wrport_adr] <= soc_hdmi_out0_core_initiator_cdc_wrport_dat_w;
	memadr_23 <= soc_hdmi_out0_core_initiator_cdc_wrport_adr;
end

always @(posedge hdmi_out0_pix_clk) begin
	memadr_24 <= soc_hdmi_out0_core_initiator_cdc_rdport_adr;
end

assign soc_hdmi_out0_core_initiator_cdc_wrport_dat_r = storage_23[memadr_23];
assign soc_hdmi_out0_core_initiator_cdc_rdport_dat_r = storage_23[memadr_24];

reg [17:0] storage_24[0:4095];
reg [17:0] memdat_15;
reg [17:0] memdat_16;
always @(posedge hdmi_out0_pix_clk) begin
	if (soc_hdmi_out0_core_dmareader_fifo_wrport_we)
		storage_24[soc_hdmi_out0_core_dmareader_fifo_wrport_adr] <= soc_hdmi_out0_core_dmareader_fifo_wrport_dat_w;
	memdat_15 <= storage_24[soc_hdmi_out0_core_dmareader_fifo_wrport_adr];
end

always @(posedge hdmi_out0_pix_clk) begin
	if (soc_hdmi_out0_core_dmareader_fifo_rdport_re)
		memdat_16 <= storage_24[soc_hdmi_out0_core_dmareader_fifo_rdport_adr];
end

assign soc_hdmi_out0_core_dmareader_fifo_wrport_dat_r = memdat_15;
assign soc_hdmi_out0_core_dmareader_fifo_rdport_dat_r = memdat_16;

DCM_CLKGEN #(
	.CLKFXDV_DIVIDE(2'd2),
	.CLKFX_DIVIDE(3'd4),
	.CLKFX_MD_MAX(2.0),
	.CLKFX_MULTIPLY(2'd2),
	.CLKIN_PERIOD(20.0),
	.SPREAD_SPECTRUM("NONE"),
	.STARTUP_WAIT("FALSE")
) hdmi_out_dcm_clkgen (
	.CLKIN(base50_clk),
	.FREEZEDCM(1'd0),
	.PROGCLK(sys_clk),
	.PROGDATA(soc_hdmi_out0_driver_clocking_pix_progdata),
	.PROGEN(soc_hdmi_out0_driver_clocking_pix_progen),
	.RST(sys_rst),
	.CLKFX(soc_hdmi_out0_driver_clocking_clk_pix_unbuffered),
	.LOCKED(soc_hdmi_out0_driver_clocking_pix_locked),
	.PROGDONE(soc_hdmi_out0_driver_clocking_pix_progdone)
);

PLL_ADV #(
	.CLKFBOUT_MULT(4'd10),
	.CLKOUT0_DIVIDE(1'd1),
	.CLKOUT1_DIVIDE(3'd5),
	.CLKOUT2_DIVIDE(4'd10),
	.COMPENSATION("INTERNAL")
) hdmi_out_pll_adv (
	.CLKFBIN(soc_hdmi_out0_driver_clocking_clkfbout),
	.CLKIN1(soc_hdmi_out0_driver_clocking_clk_pix_unbuffered),
	.CLKINSEL(1'd1),
	.DADDR(soc_hdmi_out0_driver_clocking_pll_adr_storage),
	.DCLK(sys_clk),
	.DEN((soc_hdmi_out0_driver_clocking_pll_read_re | soc_hdmi_out0_driver_clocking_pll_write_re)),
	.DI(soc_hdmi_out0_driver_clocking_pll_dat_w_storage),
	.DWE(soc_hdmi_out0_driver_clocking_pll_write_re),
	.RST(((~soc_hdmi_out0_driver_clocking_pix_locked) | soc_hdmi_out0_driver_clocking_pll_reset_storage)),
	.CLKFBOUT(soc_hdmi_out0_driver_clocking_clkfbout),
	.CLKOUT0(soc_hdmi_out0_driver_clocking_pll0_pix10x),
	.CLKOUT1(soc_hdmi_out0_driver_clocking_pll1_pix2x),
	.CLKOUT2(soc_hdmi_out0_driver_clocking_pll2_pix),
	.DO(soc_hdmi_out0_driver_clocking_pll_dat_r_status),
	.DRDY(soc_hdmi_out0_driver_clocking_pll_drdy),
	.LOCKED(soc_hdmi_out0_driver_clocking_pll_locked)
);

BUFPLL #(
	.DIVIDE(3'd5)
) hdmi_out_bufpll (
	.GCLK(hdmi_out0_pix2x_clk),
	.LOCKED(soc_hdmi_out0_driver_clocking_pll_locked),
	.PLLIN(soc_hdmi_out0_driver_clocking_pll0_pix10x),
	.IOCLK(hdmi_out0_pix10x_clk),
	.LOCK(soc_hdmi_out0_driver_clocking_locked_async),
	.SERDESSTROBE(soc_hdmi_out0_driver_clocking_serdesstrobe)
);

BUFG hdmi_out_pix2x_bufg(
	.I(soc_hdmi_out0_driver_clocking_pll1_pix2x),
	.O(hdmi_out0_pix2x_clk)
);

BUFG hdmi_out_pix_bufg(
	.I(soc_hdmi_out0_driver_clocking_pll2_pix),
	.O(hdmi_out0_pix_clk)
);

ODDR2 #(
	.DDR_ALIGNMENT("NONE"),
	.INIT(1'd0),
	.SRTYPE("SYNC")
) ODDR2_5 (
	.C0(hdmi_out0_pix_clk),
	.C1((~hdmi_out0_pix_clk)),
	.CE(1'd1),
	.D0(1'd1),
	.D1(1'd0),
	.R(1'd0),
	.S(1'd0),
	.Q(soc_hdmi_out0_driver_clocking_hdmi_clk_se)
);

OBUFDS OBUFDS_1(
	.I(soc_hdmi_out0_driver_clocking_hdmi_clk_se),
	.O(hdmi_out0_clk_p),
	.OB(hdmi_out0_clk_n)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("MASTER")
) OSERDES2_18 (
	.CLK0(hdmi_out0_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out0_pix2x_clk),
	.D1(soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x[4]),
	.D2(1'd0),
	.D3(1'd0),
	.D4(1'd0),
	.IOCE(soc_hdmi_out0_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd1),
	.SHIFTIN2(1'd1),
	.SHIFTIN3(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_do),
	.SHIFTIN4(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_to),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_hdmi_out0_driver_hdmi_phy_es0_pad_se),
	.SHIFTOUT1(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_di),
	.SHIFTOUT2(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_ti)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("SLAVE")
) OSERDES2_19 (
	.CLK0(hdmi_out0_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out0_pix2x_clk),
	.D1(soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x[0]),
	.D2(soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x[1]),
	.D3(soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x[2]),
	.D4(soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x[3]),
	.IOCE(soc_hdmi_out0_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_di),
	.SHIFTIN2(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_ti),
	.SHIFTIN3(1'd1),
	.SHIFTIN4(1'd1),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.SHIFTOUT3(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_do),
	.SHIFTOUT4(soc_hdmi_out0_driver_hdmi_phy_es0_cascade_to)
);

OBUFDS OBUFDS_2(
	.I(soc_hdmi_out0_driver_hdmi_phy_es0_pad_se),
	.O(hdmi_out0_data0_p),
	.OB(hdmi_out0_data0_n)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("MASTER")
) OSERDES2_20 (
	.CLK0(hdmi_out0_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out0_pix2x_clk),
	.D1(soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x[4]),
	.D2(1'd0),
	.D3(1'd0),
	.D4(1'd0),
	.IOCE(soc_hdmi_out0_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd1),
	.SHIFTIN2(1'd1),
	.SHIFTIN3(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_do),
	.SHIFTIN4(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_to),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_hdmi_out0_driver_hdmi_phy_es1_pad_se),
	.SHIFTOUT1(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_di),
	.SHIFTOUT2(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_ti)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("SLAVE")
) OSERDES2_21 (
	.CLK0(hdmi_out0_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out0_pix2x_clk),
	.D1(soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x[0]),
	.D2(soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x[1]),
	.D3(soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x[2]),
	.D4(soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x[3]),
	.IOCE(soc_hdmi_out0_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_di),
	.SHIFTIN2(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_ti),
	.SHIFTIN3(1'd1),
	.SHIFTIN4(1'd1),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.SHIFTOUT3(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_do),
	.SHIFTOUT4(soc_hdmi_out0_driver_hdmi_phy_es1_cascade_to)
);

OBUFDS OBUFDS_3(
	.I(soc_hdmi_out0_driver_hdmi_phy_es1_pad_se),
	.O(hdmi_out0_data1_p),
	.OB(hdmi_out0_data1_n)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("MASTER")
) OSERDES2_22 (
	.CLK0(hdmi_out0_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out0_pix2x_clk),
	.D1(soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x[4]),
	.D2(1'd0),
	.D3(1'd0),
	.D4(1'd0),
	.IOCE(soc_hdmi_out0_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd1),
	.SHIFTIN2(1'd1),
	.SHIFTIN3(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_do),
	.SHIFTIN4(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_to),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_hdmi_out0_driver_hdmi_phy_es2_pad_se),
	.SHIFTOUT1(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_di),
	.SHIFTOUT2(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_ti)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("SLAVE")
) OSERDES2_23 (
	.CLK0(hdmi_out0_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out0_pix2x_clk),
	.D1(soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x[0]),
	.D2(soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x[1]),
	.D3(soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x[2]),
	.D4(soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x[3]),
	.IOCE(soc_hdmi_out0_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_di),
	.SHIFTIN2(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_ti),
	.SHIFTIN3(1'd1),
	.SHIFTIN4(1'd1),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.SHIFTOUT3(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_do),
	.SHIFTOUT4(soc_hdmi_out0_driver_hdmi_phy_es2_cascade_to)
);

OBUFDS OBUFDS_4(
	.I(soc_hdmi_out0_driver_hdmi_phy_es2_pad_se),
	.O(hdmi_out0_data2_p),
	.OB(hdmi_out0_data2_n)
);

reg [9:0] storage_25[0:3];
reg [9:0] memdat_17;
always @(posedge hdmi_out0_pix_clk) begin
	if (soc_hdmi_out0_resetinserter_y_fifo_wrport_we)
		storage_25[soc_hdmi_out0_resetinserter_y_fifo_wrport_adr] <= soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_w;
	memdat_17 <= storage_25[soc_hdmi_out0_resetinserter_y_fifo_wrport_adr];
end

always @(posedge hdmi_out0_pix_clk) begin
end

assign soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r = memdat_17;
assign soc_hdmi_out0_resetinserter_y_fifo_rdport_dat_r = storage_25[soc_hdmi_out0_resetinserter_y_fifo_rdport_adr];

reg [9:0] storage_26[0:3];
reg [9:0] memdat_18;
always @(posedge hdmi_out0_pix_clk) begin
	if (soc_hdmi_out0_resetinserter_cb_fifo_wrport_we)
		storage_26[soc_hdmi_out0_resetinserter_cb_fifo_wrport_adr] <= soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_w;
	memdat_18 <= storage_26[soc_hdmi_out0_resetinserter_cb_fifo_wrport_adr];
end

always @(posedge hdmi_out0_pix_clk) begin
end

assign soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r = memdat_18;
assign soc_hdmi_out0_resetinserter_cb_fifo_rdport_dat_r = storage_26[soc_hdmi_out0_resetinserter_cb_fifo_rdport_adr];

reg [9:0] storage_27[0:3];
reg [9:0] memdat_19;
always @(posedge hdmi_out0_pix_clk) begin
	if (soc_hdmi_out0_resetinserter_cr_fifo_wrport_we)
		storage_27[soc_hdmi_out0_resetinserter_cr_fifo_wrport_adr] <= soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_w;
	memdat_19 <= storage_27[soc_hdmi_out0_resetinserter_cr_fifo_wrport_adr];
end

always @(posedge hdmi_out0_pix_clk) begin
end

assign soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r = memdat_19;
assign soc_hdmi_out0_resetinserter_cr_fifo_rdport_dat_r = storage_27[soc_hdmi_out0_resetinserter_cr_fifo_rdport_adr];

reg [26:0] storage_28[0:3];
reg [1:0] memadr_25;
reg [1:0] memadr_26;
always @(posedge hdmi_out1_pix_clk) begin
	if (soc_litedramnativeportcdc1_cmd_fifo_wrport_we)
		storage_28[soc_litedramnativeportcdc1_cmd_fifo_wrport_adr] <= soc_litedramnativeportcdc1_cmd_fifo_wrport_dat_w;
	memadr_25 <= soc_litedramnativeportcdc1_cmd_fifo_wrport_adr;
end

always @(posedge sys_clk) begin
	memadr_26 <= soc_litedramnativeportcdc1_cmd_fifo_rdport_adr;
end

assign soc_litedramnativeportcdc1_cmd_fifo_wrport_dat_r = storage_28[memadr_25];
assign soc_litedramnativeportcdc1_cmd_fifo_rdport_dat_r = storage_28[memadr_26];

reg [65:0] storage_29[0:15];
reg [3:0] memadr_27;
reg [3:0] memadr_28;
always @(posedge sys_clk) begin
	if (soc_litedramnativeportcdc1_rdata_fifo_wrport_we)
		storage_29[soc_litedramnativeportcdc1_rdata_fifo_wrport_adr] <= soc_litedramnativeportcdc1_rdata_fifo_wrport_dat_w;
	memadr_27 <= soc_litedramnativeportcdc1_rdata_fifo_wrport_adr;
end

always @(posedge hdmi_out1_pix_clk) begin
	memadr_28 <= soc_litedramnativeportcdc1_rdata_fifo_rdport_adr;
end

assign soc_litedramnativeportcdc1_rdata_fifo_wrport_dat_r = storage_29[memadr_27];
assign soc_litedramnativeportcdc1_rdata_fifo_rdport_dat_r = storage_29[memadr_28];

reg [5:0] storage_30[0:3];
reg [5:0] memdat_20;
always @(posedge hdmi_out1_pix_clk) begin
	if (soc_litedramnativeportconverter1_cmd_buffer_wrport_we)
		storage_30[soc_litedramnativeportconverter1_cmd_buffer_wrport_adr] <= soc_litedramnativeportconverter1_cmd_buffer_wrport_dat_w;
	memdat_20 <= storage_30[soc_litedramnativeportconverter1_cmd_buffer_wrport_adr];
end

always @(posedge hdmi_out1_pix_clk) begin
end

assign soc_litedramnativeportconverter1_cmd_buffer_wrport_dat_r = memdat_20;
assign soc_litedramnativeportconverter1_cmd_buffer_rdport_dat_r = storage_30[soc_litedramnativeportconverter1_cmd_buffer_rdport_adr];

reg [161:0] storage_31[0:1];
reg [0:0] memadr_29;
reg [0:0] memadr_30;
always @(posedge sys_clk) begin
	if (soc_hdmi_out1_core_initiator_cdc_wrport_we)
		storage_31[soc_hdmi_out1_core_initiator_cdc_wrport_adr] <= soc_hdmi_out1_core_initiator_cdc_wrport_dat_w;
	memadr_29 <= soc_hdmi_out1_core_initiator_cdc_wrport_adr;
end

always @(posedge hdmi_out1_pix_clk) begin
	memadr_30 <= soc_hdmi_out1_core_initiator_cdc_rdport_adr;
end

assign soc_hdmi_out1_core_initiator_cdc_wrport_dat_r = storage_31[memadr_29];
assign soc_hdmi_out1_core_initiator_cdc_rdport_dat_r = storage_31[memadr_30];

reg [17:0] storage_32[0:4095];
reg [17:0] memdat_21;
reg [17:0] memdat_22;
always @(posedge hdmi_out1_pix_clk) begin
	if (soc_hdmi_out1_core_dmareader_fifo_wrport_we)
		storage_32[soc_hdmi_out1_core_dmareader_fifo_wrport_adr] <= soc_hdmi_out1_core_dmareader_fifo_wrport_dat_w;
	memdat_21 <= storage_32[soc_hdmi_out1_core_dmareader_fifo_wrport_adr];
end

always @(posedge hdmi_out1_pix_clk) begin
	if (soc_hdmi_out1_core_dmareader_fifo_rdport_re)
		memdat_22 <= storage_32[soc_hdmi_out1_core_dmareader_fifo_rdport_adr];
end

assign soc_hdmi_out1_core_dmareader_fifo_wrport_dat_r = memdat_21;
assign soc_hdmi_out1_core_dmareader_fifo_rdport_dat_r = memdat_22;

BUFG hdmi_out_pix_bufg_1(
	.I(soc_hdmi_out0_driver_clocking_pll2_pix),
	.O(hdmi_out1_pix_clk)
);

BUFG hdmi_out_pix2x_bufg_1(
	.I(soc_hdmi_out0_driver_clocking_pll1_pix2x),
	.O(hdmi_out1_pix2x_clk)
);

BUFPLL #(
	.DIVIDE(3'd5)
) hdmi_out_bufpll_1 (
	.GCLK(hdmi_out1_pix2x_clk),
	.LOCKED(soc_hdmi_out0_driver_clocking_pll_locked),
	.PLLIN(soc_hdmi_out0_driver_clocking_pll0_pix10x),
	.IOCLK(hdmi_out1_pix10x_clk),
	.SERDESSTROBE(soc_hdmi_out1_driver_clocking_serdesstrobe)
);

ODDR2 #(
	.DDR_ALIGNMENT("NONE"),
	.INIT(1'd0),
	.SRTYPE("SYNC")
) ODDR2_6 (
	.C0(hdmi_out1_pix_clk),
	.C1((~hdmi_out1_pix_clk)),
	.CE(1'd1),
	.D0(1'd1),
	.D1(1'd0),
	.R(1'd0),
	.S(1'd0),
	.Q(soc_hdmi_out1_driver_clocking_hdmi_clk_se)
);

OBUFDS OBUFDS_5(
	.I(soc_hdmi_out1_driver_clocking_hdmi_clk_se),
	.O(hdmi_out1_clk_p),
	.OB(hdmi_out1_clk_n)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("MASTER")
) OSERDES2_24 (
	.CLK0(hdmi_out1_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out1_pix2x_clk),
	.D1(soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x[4]),
	.D2(1'd0),
	.D3(1'd0),
	.D4(1'd0),
	.IOCE(soc_hdmi_out1_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd1),
	.SHIFTIN2(1'd1),
	.SHIFTIN3(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_do),
	.SHIFTIN4(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_to),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_hdmi_out1_driver_hdmi_phy_es0_pad_se),
	.SHIFTOUT1(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_di),
	.SHIFTOUT2(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_ti)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("SLAVE")
) OSERDES2_25 (
	.CLK0(hdmi_out1_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out1_pix2x_clk),
	.D1(soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x[0]),
	.D2(soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x[1]),
	.D3(soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x[2]),
	.D4(soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x[3]),
	.IOCE(soc_hdmi_out1_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_di),
	.SHIFTIN2(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_ti),
	.SHIFTIN3(1'd1),
	.SHIFTIN4(1'd1),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.SHIFTOUT3(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_do),
	.SHIFTOUT4(soc_hdmi_out1_driver_hdmi_phy_es0_cascade_to)
);

OBUFDS OBUFDS_6(
	.I(soc_hdmi_out1_driver_hdmi_phy_es0_pad_se),
	.O(hdmi_out1_data0_p),
	.OB(hdmi_out1_data0_n)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("MASTER")
) OSERDES2_26 (
	.CLK0(hdmi_out1_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out1_pix2x_clk),
	.D1(soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x[4]),
	.D2(1'd0),
	.D3(1'd0),
	.D4(1'd0),
	.IOCE(soc_hdmi_out1_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd1),
	.SHIFTIN2(1'd1),
	.SHIFTIN3(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_do),
	.SHIFTIN4(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_to),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_hdmi_out1_driver_hdmi_phy_es1_pad_se),
	.SHIFTOUT1(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_di),
	.SHIFTOUT2(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_ti)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("SLAVE")
) OSERDES2_27 (
	.CLK0(hdmi_out1_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out1_pix2x_clk),
	.D1(soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x[0]),
	.D2(soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x[1]),
	.D3(soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x[2]),
	.D4(soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x[3]),
	.IOCE(soc_hdmi_out1_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_di),
	.SHIFTIN2(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_ti),
	.SHIFTIN3(1'd1),
	.SHIFTIN4(1'd1),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.SHIFTOUT3(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_do),
	.SHIFTOUT4(soc_hdmi_out1_driver_hdmi_phy_es1_cascade_to)
);

OBUFDS OBUFDS_7(
	.I(soc_hdmi_out1_driver_hdmi_phy_es1_pad_se),
	.O(hdmi_out1_data1_p),
	.OB(hdmi_out1_data1_n)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("MASTER")
) OSERDES2_28 (
	.CLK0(hdmi_out1_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out1_pix2x_clk),
	.D1(soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x[4]),
	.D2(1'd0),
	.D3(1'd0),
	.D4(1'd0),
	.IOCE(soc_hdmi_out1_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(1'd1),
	.SHIFTIN2(1'd1),
	.SHIFTIN3(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_do),
	.SHIFTIN4(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_to),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.OQ(soc_hdmi_out1_driver_hdmi_phy_es2_pad_se),
	.SHIFTOUT1(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_di),
	.SHIFTOUT2(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_ti)
);

OSERDES2 #(
	.DATA_RATE_OQ("SDR"),
	.DATA_RATE_OT("SDR"),
	.DATA_WIDTH(3'd5),
	.OUTPUT_MODE("DIFFERENTIAL"),
	.SERDES_MODE("SLAVE")
) OSERDES2_29 (
	.CLK0(hdmi_out1_pix10x_clk),
	.CLK1(1'd0),
	.CLKDIV(hdmi_out1_pix2x_clk),
	.D1(soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x[0]),
	.D2(soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x[1]),
	.D3(soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x[2]),
	.D4(soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x[3]),
	.IOCE(soc_hdmi_out1_driver_hdmi_phy_serdesstrobe),
	.OCE(1'd1),
	.RST(1'd0),
	.SHIFTIN1(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_di),
	.SHIFTIN2(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_ti),
	.SHIFTIN3(1'd1),
	.SHIFTIN4(1'd1),
	.T1(1'd0),
	.T2(1'd0),
	.T3(1'd0),
	.T4(1'd0),
	.TCE(1'd1),
	.TRAIN(1'd0),
	.SHIFTOUT3(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_do),
	.SHIFTOUT4(soc_hdmi_out1_driver_hdmi_phy_es2_cascade_to)
);

OBUFDS OBUFDS_8(
	.I(soc_hdmi_out1_driver_hdmi_phy_es2_pad_se),
	.O(hdmi_out1_data2_p),
	.OB(hdmi_out1_data2_n)
);

reg [9:0] storage_33[0:3];
reg [9:0] memdat_23;
always @(posedge hdmi_out1_pix_clk) begin
	if (soc_hdmi_out1_resetinserter_y_fifo_wrport_we)
		storage_33[soc_hdmi_out1_resetinserter_y_fifo_wrport_adr] <= soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_w;
	memdat_23 <= storage_33[soc_hdmi_out1_resetinserter_y_fifo_wrport_adr];
end

always @(posedge hdmi_out1_pix_clk) begin
end

assign soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r = memdat_23;
assign soc_hdmi_out1_resetinserter_y_fifo_rdport_dat_r = storage_33[soc_hdmi_out1_resetinserter_y_fifo_rdport_adr];

reg [9:0] storage_34[0:3];
reg [9:0] memdat_24;
always @(posedge hdmi_out1_pix_clk) begin
	if (soc_hdmi_out1_resetinserter_cb_fifo_wrport_we)
		storage_34[soc_hdmi_out1_resetinserter_cb_fifo_wrport_adr] <= soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_w;
	memdat_24 <= storage_34[soc_hdmi_out1_resetinserter_cb_fifo_wrport_adr];
end

always @(posedge hdmi_out1_pix_clk) begin
end

assign soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r = memdat_24;
assign soc_hdmi_out1_resetinserter_cb_fifo_rdport_dat_r = storage_34[soc_hdmi_out1_resetinserter_cb_fifo_rdport_adr];

reg [9:0] storage_35[0:3];
reg [9:0] memdat_25;
always @(posedge hdmi_out1_pix_clk) begin
	if (soc_hdmi_out1_resetinserter_cr_fifo_wrport_we)
		storage_35[soc_hdmi_out1_resetinserter_cr_fifo_wrport_adr] <= soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_w;
	memdat_25 <= storage_35[soc_hdmi_out1_resetinserter_cr_fifo_wrport_adr];
end

always @(posedge hdmi_out1_pix_clk) begin
end

assign soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r = memdat_25;
assign soc_hdmi_out1_resetinserter_cr_fifo_rdport_dat_r = storage_35[soc_hdmi_out1_resetinserter_cr_fifo_rdport_adr];

FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(por_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(vns_xilinxasyncresetsynchronizerimpl0),
	.Q(vns_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(por_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(vns_xilinxasyncresetsynchronizerimpl0),
	.Q(por_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(vns_xilinxasyncresetsynchronizerimpl1),
	.Q(vns_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(sys_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(vns_xilinxasyncresetsynchronizerimpl1),
	.Q(sys_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(base50_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(vns_xilinxasyncresetsynchronizerimpl2),
	.Q(vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(base50_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(vns_xilinxasyncresetsynchronizerimpl2),
	.Q(base50_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_6 (
	.C(encoder_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(sys_rst),
	.Q(vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_7 (
	.C(encoder_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE(sys_rst),
	.Q(encoder_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_8 (
	.C(hdmi_in0_pix_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(vns_xilinxasyncresetsynchronizerimpl4),
	.Q(vns_xilinxasyncresetsynchronizerimpl4_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_9 (
	.C(hdmi_in0_pix_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl4_rst_meta),
	.PRE(vns_xilinxasyncresetsynchronizerimpl4),
	.Q(hdmi_in0_pix_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_10 (
	.C(hdmi_in0_pix2x_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(vns_xilinxasyncresetsynchronizerimpl5),
	.Q(vns_xilinxasyncresetsynchronizerimpl5_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_11 (
	.C(hdmi_in0_pix2x_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl5_rst_meta),
	.PRE(vns_xilinxasyncresetsynchronizerimpl5),
	.Q(hdmi_in0_pix2x_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_12 (
	.C(hdmi_in1_pix_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(vns_xilinxasyncresetsynchronizerimpl6),
	.Q(vns_xilinxasyncresetsynchronizerimpl6_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_13 (
	.C(hdmi_in1_pix_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl6_rst_meta),
	.PRE(vns_xilinxasyncresetsynchronizerimpl6),
	.Q(hdmi_in1_pix_rst)
);

FDPE #(
	.INIT(1'd1)
) FDPE_14 (
	.C(hdmi_in1_pix2x_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(vns_xilinxasyncresetsynchronizerimpl7),
	.Q(vns_xilinxasyncresetsynchronizerimpl7_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_15 (
	.C(hdmi_in1_pix2x_clk),
	.CE(1'd1),
	.D(vns_xilinxasyncresetsynchronizerimpl7_rst_meta),
	.PRE(vns_xilinxasyncresetsynchronizerimpl7),
	.Q(hdmi_in1_pix2x_rst)
);

endmodule
