-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (223 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (13 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339800,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=34,HLS_SYN_DSP=62,HLS_SYN_FF=14035,HLS_SYN_LUT=25038,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv224_lc_1 : STD_LOGIC_VECTOR (223 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000100";
    constant ap_const_lv32_D1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_D2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010010";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv22_3FCB00 : STD_LOGIC_VECTOR (21 downto 0) := "1111111100101100000000";
    constant ap_const_lv22_3E4E00 : STD_LOGIC_VECTOR (21 downto 0) := "1111100100111000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv22_3E7200 : STD_LOGIC_VECTOR (21 downto 0) := "1111100111001000000000";
    constant ap_const_lv22_3EE500 : STD_LOGIC_VECTOR (21 downto 0) := "1111101110010100000000";
    constant ap_const_lv46_273 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000001001110011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv14_3F4D : STD_LOGIC_VECTOR (13 downto 0) := "11111101001101";
    constant ap_const_lv46_497 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000010010010111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv22_C500 : STD_LOGIC_VECTOR (21 downto 0) := "0000001100010100000000";
    constant ap_const_lv14_179 : STD_LOGIC_VECTOR (13 downto 0) := "00000101111001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv33_6F0000 : STD_LOGIC_VECTOR (32 downto 0) := "000000000011011110000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv15_3E9 : STD_LOGIC_VECTOR (14 downto 0) := "000001111101001";
    constant ap_const_lv11_713 : STD_LOGIC_VECTOR (10 downto 0) := "11100010011";
    constant ap_const_lv19_8A : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010001010";
    constant ap_const_lv24_FC4800 : STD_LOGIC_VECTOR (23 downto 0) := "111111000100100000000000";
    constant ap_const_lv18_3EB00 : STD_LOGIC_VECTOR (17 downto 0) := "111110101100000000";
    constant ap_const_lv38_3F58000000 : STD_LOGIC_VECTOR (37 downto 0) := "11111101011000000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_3A : STD_LOGIC_VECTOR (11 downto 0) := "000000111010";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv46_3F2700000000 : STD_LOGIC_VECTOR (45 downto 0) := "1111110010011100000000000000000000000000000000";
    constant ap_const_lv38_3F26000000 : STD_LOGIC_VECTOR (37 downto 0) := "11111100100110000000000000000000000000";
    constant ap_const_lv22_3FFF61 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111101100001";
    constant ap_const_lv23_A3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010100011";
    constant ap_const_lv23_10000 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_const_lv22_EE : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000011101110";
    constant ap_const_lv22_10000 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_const_lv30_348 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000001101001000";
    constant ap_const_lv22_348 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001101001000";
    constant ap_const_lv22_690 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000011010010000";
    constant ap_const_lv22_3F7C00 : STD_LOGIC_VECTOR (21 downto 0) := "1111110111110000000000";
    constant ap_const_lv22_C7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000011000111";
    constant ap_const_lv22_3FFF39 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111100111001";
    constant ap_const_lv15_7F14 : STD_LOGIC_VECTOR (14 downto 0) := "111111100010100";
    constant ap_const_lv20_FDF00 : STD_LOGIC_VECTOR (19 downto 0) := "11111101111100000000";
    constant ap_const_lv18_4D : STD_LOGIC_VECTOR (17 downto 0) := "000000000001001101";
    constant ap_const_lv23_89 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010001001";
    constant ap_const_lv21_1FFFBA : STD_LOGIC_VECTOR (20 downto 0) := "111111111111110111010";
    constant ap_const_lv11_6A0 : STD_LOGIC_VECTOR (10 downto 0) := "11010100000";
    constant ap_const_lv22_8D : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010001101";
    constant ap_const_lv17_2D : STD_LOGIC_VECTOR (16 downto 0) := "00000000000101101";
    constant ap_const_lv17_1FB00 : STD_LOGIC_VECTOR (16 downto 0) := "11111101100000000";
    constant ap_const_lv38_3F0D000000 : STD_LOGIC_VECTOR (37 downto 0) := "11111100001101000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (223 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (223 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_s_reg_1533 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1533_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1533_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1533_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_reg_1533_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_11_fu_440_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_11_reg_1541 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_11_reg_1541_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln728_fu_450_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_reg_1548 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_1_fu_458_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1555 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1555_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1555_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1555_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_1_reg_1555_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln727_fu_468_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln727_reg_1562 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln_reg_1567 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1572 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1572_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1572_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1572_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1572_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_2_reg_1572_pp0_iter5_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1578 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1578_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1578_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1578_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_reg_1578_pp0_iter4_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lhs_V_5_fu_548_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1592 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1592_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1592_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1592_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_5_reg_1592_pp0_iter4_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1359_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_16_reg_1597 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_12_fu_1369_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_12_reg_1602 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1375_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_26_reg_1607 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_4_fu_1383_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_4_reg_1612 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln728_1_fu_578_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1617 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1617_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1617_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1617_pp0_iter4_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_reg_1617_pp0_iter5_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_6_fu_1389_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_6_reg_1623 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1118_fu_584_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1118_reg_1629 : STD_LOGIC_VECTOR (45 downto 0);
    signal trunc_ln708_s_reg_1634 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1118_5_fu_631_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1118_5_reg_1639 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln708_14_reg_1644 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_1_reg_1649 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_8_reg_1654 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_13_reg_1659 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_2_fu_1428_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_2_reg_1664 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_5_reg_1669 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_5_reg_1669_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_2_reg_1674 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_2_reg_1674_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_2_reg_1674_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_2_reg_1674_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_s_reg_1679 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_2_reg_1684 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_1_fu_867_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_1_reg_1689 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1449_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_3_reg_1694 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_6_reg_1699 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_28_reg_1704 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1457_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_37_reg_1709 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_37_reg_1709_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_6_reg_1714 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_6_reg_1714_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_6_reg_1714_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_fu_1465_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_7_reg_1721 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln1192_12_fu_951_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1192_12_reg_1726 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln728_fu_1471_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln728_reg_1731 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_9_reg_1736 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_1_reg_1741 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_43_fu_960_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_43_reg_1746 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_8_reg_1751 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_reg_1756 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln700_fu_971_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln700_reg_1761 : STD_LOGIC_VECTOR (51 downto 0);
    signal add_ln1192_fu_990_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1192_reg_1766 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1477_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_5_reg_1771 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_17_fu_1078_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln1192_17_reg_1776 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_8_reg_1781 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1491_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_19_reg_1786 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_23_fu_1117_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_23_reg_1791 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_9_reg_1796 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_48_fu_1130_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_48_reg_1801 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_1_fu_1142_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln700_1_reg_1806 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln1192_3_fu_1510_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal mul_ln1192_3_reg_1811 : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln708_9_reg_1816 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_10_reg_1821 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1525_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1192_9_reg_1826 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_reg_1831 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call91 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call91 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call91 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call91 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call91 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call91 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call91 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call91 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call91 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp27 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call208 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call208 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call208 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call208 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call208 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call208 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call208 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call208 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call208 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp38 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call30 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call30 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call30 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call30 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call30 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call30 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call30 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call30 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call30 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp41 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call68 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call68 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call68 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call68 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call68 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call68 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call68 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call68 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call68 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp71 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call78 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call78 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call78 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call78 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call78 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call78 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call78 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call78 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call78 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp78 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call101 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call101 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call101 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call101 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call101 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call101 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call101 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call101 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call101 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp80 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call114 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call114 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call114 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call114 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call114 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call114 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call114 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call114 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call114 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp83 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call158 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call158 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call158 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call158 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call158 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call158 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call158 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call158 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call158 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp87 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call170 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call170 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call170 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call170 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call170 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call170 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call170 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call170 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call170 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp88 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call184 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call184 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call184 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call184 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call184 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call184 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call184 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call184 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call184 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp90 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call226 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call226 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call226 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call226 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call226 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call226 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call226 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call226 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call226 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp95 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call48 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call48 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call48 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call48 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call48 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call48 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call48 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call48 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call48 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp97 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call148 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call148 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call148 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call148 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call148 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call148 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call148 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call148 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call148 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp104 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call202 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call202 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call202 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call202 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call202 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call202 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call202 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call202 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call202 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp115 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call222 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call222 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call222 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call222 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call222 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call222 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call222 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call222 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call222 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp117 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_input_V : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call237 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call237 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call237 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call237 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call237 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call237 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call237 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call237 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call237 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp138 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call62 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call62 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call62 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call62 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call62 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call62 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call62 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call62 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call62 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp152 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1350_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_7_fu_509_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln4_fu_519_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_7_fu_527_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal lhs_V_1_fu_472_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_30_fu_552_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_28_fu_558_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1118_fu_584_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_11_fu_581_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1118_fu_584_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln700_3_fu_1402_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln700_2_fu_1395_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1_fu_593_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln728_4_fu_1408_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln700_fu_600_p2 : STD_LOGIC_VECTOR (29 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln700_fu_600_p2 : signal is "no";
    signal rhs_V_5_fu_605_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_42_fu_612_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln1118_5_fu_631_p0 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_16_fu_628_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln1118_5_fu_631_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1414_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_fu_1421_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal lhs_V_2_fu_652_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_32_fu_659_p2 : STD_LOGIC_VECTOR (29 downto 0);
    attribute use_dsp48 of ret_V_32_fu_659_p2 : signal is "no";
    signal lhs_V_3_fu_674_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_8_fu_681_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of add_ln1192_8_fu_681_p2 : signal is "no";
    signal rhs_V_1_fu_686_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1192_fu_693_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_36_fu_699_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_39_fu_716_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of ret_V_39_fu_716_p2 : signal is "no";
    signal r_V_22_fu_732_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_27_fu_761_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal r_V_27_fu_761_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal shl_ln1118_3_fu_777_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1118_4_fu_788_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_13_fu_784_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_14_fu_795_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_24_fu_799_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln708_11_fu_805_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1433_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal ret_V_34_fu_823_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of ret_V_34_fu_823_p2 : signal is "no";
    signal grp_fu_1441_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln1193_fu_850_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln1118_fu_847_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_shl_fu_853_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln1193_1_fu_861_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_19_fu_879_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_900_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_5_fu_907_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_3_fu_886_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_9_fu_917_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_fu_929_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_6_fu_925_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_7_fu_937_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_21_fu_941_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_20_fu_911_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_8_fu_947_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_6_fu_957_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln700_fu_971_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln700_fu_971_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1192_3_fu_980_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1192_2_fu_977_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_33_fu_984_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_1_fu_999_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_10_fu_1002_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1192_5_fu_1018_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1192_5_fu_1018_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal lhs_V_4_fu_1024_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal sext_ln1192_11_fu_1031_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1192_5_fu_1018_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln728_1_fu_1485_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1192_1_fu_1035_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal rhs_V_2_fu_1041_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln728_2_fu_1060_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln728_2_fu_1060_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_fu_1066_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln1192_16_fu_1048_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal rhs_V_3_fu_1074_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal lhs_V_6_fu_1090_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1_fu_1101_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1501_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1192_18_fu_1108_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_45_fu_1112_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of ret_V_45_fu_1112_p2 : signal is "no";
    signal sext_ln703_5_fu_1123_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_6_fu_1127_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_1_fu_1142_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln700_1_fu_1142_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal ret_V_12_fu_1148_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of ret_V_12_fu_1148_p2 : signal is "no";
    signal mul_ln728_3_fu_1163_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln728_3_fu_1163_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_10_fu_1169_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_V_4_fu_1177_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal add_ln1192_19_fu_1181_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ret_V_41_fu_1186_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_1516_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln1253_fu_1217_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_26_fu_1229_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_3_fu_1226_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_26_fu_1229_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_26_fu_1229_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_25_fu_1220_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_1239_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_7_fu_1251_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_29_fu_1254_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_1264_p3 : STD_LOGIC_VECTOR (49 downto 0);
    signal rhs_V_fu_1272_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_35_fu_1276_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln1192_4_fu_1298_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_4_fu_1298_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal mul_ln1192_4_fu_1298_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_38_fu_1304_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_10_fu_1327_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_10_fu_1327_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln1192_10_fu_1327_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ret_V_49_fu_1333_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_1350_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1359_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1359_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_12_fu_1369_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_11_fu_544_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_12_fu_1369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1375_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1375_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_4_fu_1383_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_3_fu_575_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_4_fu_1383_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_6_fu_1389_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1192_6_fu_1389_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln700_2_fu_1395_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_3_fu_1402_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln700_3_fu_1402_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln728_4_fu_1408_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_4_fu_1408_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1414_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1414_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1414_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1192_2_fu_1428_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1192_2_fu_1428_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1433_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1441_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1449_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1116_fu_873_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1449_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1449_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1457_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_fu_1465_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln728_fu_1471_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1477_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln728_1_fu_1485_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln728_1_fu_1485_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1491_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1491_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1501_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_9_fu_1054_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1501_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1516_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to7 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component sin_lut_ap_fixed_14_6_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        input_V : IN STD_LOGIC_VECTOR (13 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component myproject_mac_muladd_9s_14s_22ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_14s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mac_muladd_9ns_14s_18ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_14s_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_11ns_28s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_mul_11ns_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_12ns_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_14s_14s_17s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_14s_28s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_mul_9ns_14s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mac_muladd_9s_14s_22s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_am_addmul_9s_14s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mac_muladd_10s_10s_15s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_10s_17s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mul_mul_9ns_14s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_8s_14s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_am_addmul_10s_10s_11s_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component myproject_mac_muladd_10s_10s_23s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_22s_18s_42_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component myproject_mac_muladd_17s_24s_33s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (32 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component myproject_am_addmul_20s_19s_12s_33_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;



begin
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce,
        input_V => trunc_ln_reg_1567,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce,
        input_V => p_Val2_s_reg_1533_pp0_iter1_reg,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce,
        input_V => p_Val2_1_reg_1555_pp0_iter1_reg,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce,
        input_V => trunc_ln708_s_reg_1634,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce,
        input_V => trunc_ln708_14_reg_1644,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce,
        input_V => trunc_ln708_1_reg_1649,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce,
        input_V => trunc_ln708_8_reg_1654,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce,
        input_V => trunc_ln708_13_reg_1659,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce,
        input_V => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_input_V,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_return);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421 : component sin_lut_ap_fixed_14_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start,
        ap_done => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce,
        input_V => trunc_ln708_2_reg_1684,
        ap_return => grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_return);

    myproject_mac_muladd_9s_14s_22ns_22_1_1_U11 : component myproject_mac_muladd_9s_14s_22ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1350_p0,
        din1 => p_Val2_11_fu_440_p4,
        din2 => lhs_V_1_fu_472_p3,
        dout => grp_fu_1350_p3);

    myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1_U12 : component myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 9,
        din3_WIDTH => 18,
        dout_WIDTH => 23)
    port map (
        din0 => p_Val2_1_fu_458_p4,
        din1 => p_Val2_11_fu_440_p4,
        din2 => grp_fu_1359_p2,
        din3 => grp_fu_1359_p3,
        dout => grp_fu_1359_p4);

    myproject_mul_mul_14s_14s_28_1_1_U13 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_12_fu_1369_p0,
        din1 => r_V_12_fu_1369_p1,
        dout => r_V_12_fu_1369_p2);

    myproject_mac_muladd_9ns_14s_18ns_22_1_1_U14 : component myproject_mac_muladd_9ns_14s_18ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        din2_WIDTH => 18,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1375_p0,
        din1 => p_Val2_1_fu_458_p4,
        din2 => grp_fu_1375_p2,
        dout => grp_fu_1375_p3);

    myproject_mul_mul_14s_14s_28_1_1_U15 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_4_fu_1383_p0,
        din1 => r_V_4_fu_1383_p1,
        dout => r_V_4_fu_1383_p2);

    myproject_mul_mul_14s_14s_22_1_1_U16 : component myproject_mul_mul_14s_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln1192_6_fu_1389_p0,
        din1 => mul_ln1192_6_fu_1389_p1,
        dout => mul_ln1192_6_fu_1389_p2);

    myproject_mul_mul_11ns_28s_30_1_1_U17 : component myproject_mul_mul_11ns_28s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 28,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln700_2_fu_1395_p0,
        din1 => r_V_12_reg_1602,
        dout => mul_ln700_2_fu_1395_p2);

    myproject_mul_mul_11ns_14s_22_1_1_U18 : component myproject_mul_mul_11ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln700_3_fu_1402_p0,
        din1 => mul_ln700_3_fu_1402_p1,
        dout => mul_ln700_3_fu_1402_p2);

    myproject_mul_mul_12ns_14s_22_1_1_U19 : component myproject_mul_mul_12ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln728_4_fu_1408_p0,
        din1 => mul_ln728_4_fu_1408_p1,
        dout => mul_ln728_4_fu_1408_p2);

    myproject_mac_muladd_14s_14s_17s_22_1_1_U20 : component myproject_mac_muladd_14s_14s_17s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 17,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1414_p0,
        din1 => grp_fu_1414_p1,
        din2 => grp_fu_1414_p2,
        dout => grp_fu_1414_p3);

    myproject_mul_mul_14s_28s_30_1_1_U21 : component myproject_mul_mul_14s_28s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 28,
        dout_WIDTH => 30)
    port map (
        din0 => p_Val2_s_reg_1533_pp0_iter1_reg,
        din1 => r_V_4_reg_1612,
        dout => mul_ln1192_fu_1421_p2);

    myproject_mul_mul_9ns_14s_22_1_1_U22 : component myproject_mul_mul_9ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln1192_2_fu_1428_p0,
        din1 => mul_ln1192_2_fu_1428_p1,
        dout => mul_ln1192_2_fu_1428_p2);

    myproject_mac_muladd_9s_14s_22s_22_1_1_U23 : component myproject_mac_muladd_9s_14s_22s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        din2_WIDTH => 22,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1433_p0,
        din1 => p_Val2_3_reg_1578_pp0_iter3_reg,
        din2 => mul_ln1192_2_reg_1664,
        dout => grp_fu_1433_p3);

    myproject_am_addmul_9s_14s_30_1_1_U24 : component myproject_am_addmul_9s_14s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => grp_fu_1441_p0,
        din1 => p_Val2_s_reg_1533_pp0_iter4_reg,
        dout => grp_fu_1441_p2);

    myproject_mac_muladd_10s_10s_15s_20_1_1_U25 : component myproject_mac_muladd_10s_10s_15s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 15,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_1449_p0,
        din1 => grp_fu_1449_p1,
        din2 => grp_fu_1449_p2,
        dout => grp_fu_1449_p3);

    myproject_mac_muladd_8ns_10s_17s_18_1_1_U26 : component myproject_mac_muladd_8ns_10s_17s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1457_p0,
        din1 => p_5_reg_1669_pp0_iter4_reg,
        din2 => r_V_19_fu_879_p3,
        dout => grp_fu_1457_p3);

    myproject_mul_mul_9ns_14s_23_1_1_U27 : component myproject_mul_mul_9ns_14s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 23)
    port map (
        din0 => r_V_7_fu_1465_p0,
        din1 => p_Val2_3_reg_1578_pp0_iter4_reg,
        dout => r_V_7_fu_1465_p2);

    myproject_mul_mul_8s_14s_21_1_1_U28 : component myproject_mul_mul_8s_14s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln728_fu_1471_p0,
        din1 => p_Val2_1_reg_1555_pp0_iter4_reg,
        dout => mul_ln728_fu_1471_p2);

    myproject_am_addmul_10s_10s_11s_22_1_1_U29 : component myproject_am_addmul_10s_10s_11s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => grp_fu_1477_p0,
        din1 => p_Val2_6_reg_1699,
        din2 => ret_V_10_fu_1002_p2,
        dout => grp_fu_1477_p3);

    myproject_mul_mul_9ns_14s_22_1_1_U30 : component myproject_mul_mul_9ns_14s_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 14,
        dout_WIDTH => 22)
    port map (
        din0 => mul_ln728_1_fu_1485_p0,
        din1 => mul_ln728_1_fu_1485_p1,
        dout => mul_ln728_1_fu_1485_p2);

    myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1_U31 : component myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 7,
        din3_WIDTH => 12,
        dout_WIDTH => 17)
    port map (
        din0 => p_9_reg_1736,
        din1 => p_1_reg_1741,
        din2 => grp_fu_1491_p2,
        din3 => grp_fu_1491_p3,
        dout => grp_fu_1491_p4);

    myproject_mac_muladd_10s_10s_23s_24_1_1_U32 : component myproject_mac_muladd_10s_10s_23s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_1501_p0,
        din1 => grp_fu_1501_p1,
        din2 => lhs_V_6_fu_1090_p3,
        dout => grp_fu_1501_p3);

    myproject_mul_mul_22s_18s_42_1_1_U33 : component myproject_mul_mul_22s_18s_42_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 18,
        dout_WIDTH => 42)
    port map (
        din0 => r_V_5_reg_1771,
        din1 => ret_V_12_fu_1148_p2,
        dout => mul_ln1192_3_fu_1510_p2);

    myproject_mac_muladd_17s_24s_33s_38_1_1_U34 : component myproject_mac_muladd_17s_24s_33s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 24,
        din2_WIDTH => 33,
        dout_WIDTH => 38)
    port map (
        din0 => ret_V_19_reg_1786,
        din1 => ret_V_23_reg_1791,
        din2 => grp_fu_1516_p2,
        dout => grp_fu_1516_p3);

    myproject_am_addmul_20s_19s_12s_33_1_1_U35 : component myproject_am_addmul_20s_19s_12s_33_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 19,
        din2_WIDTH => 12,
        dout_WIDTH => 33)
    port map (
        din0 => r_V_26_fu_1229_p2,
        din1 => tmp_11_fu_1239_p3,
        din2 => ret_V_29_fu_1254_p2,
        dout => grp_fu_1525_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv224_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    add_ln1192_12_reg_1726(19 downto 3) <= add_ln1192_12_fu_951_p2(19 downto 3);
                    add_ln1192_17_reg_1776(37 downto 3) <= add_ln1192_17_fu_1078_p2(37 downto 3);
                add_ln1192_reg_1766 <= add_ln1192_fu_990_p2;
                lhs_V_5_reg_1592_pp0_iter2_reg <= lhs_V_5_reg_1592_pp0_iter1_reg;
                lhs_V_5_reg_1592_pp0_iter3_reg <= lhs_V_5_reg_1592_pp0_iter2_reg;
                lhs_V_5_reg_1592_pp0_iter4_reg <= lhs_V_5_reg_1592_pp0_iter3_reg;
                mul_ln1192_2_reg_1664 <= mul_ln1192_2_fu_1428_p2;
                mul_ln1192_3_reg_1811 <= mul_ln1192_3_fu_1510_p2;
                mul_ln700_1_reg_1806 <= mul_ln700_1_fu_1142_p2;
                mul_ln700_reg_1761 <= mul_ln700_fu_971_p2;
                mul_ln728_reg_1731 <= mul_ln728_fu_1471_p2;
                p_0_reg_1831 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_return;
                p_1_reg_1741 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_return;
                p_2_reg_1674 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_return;
                p_2_reg_1674_pp0_iter4_reg <= p_2_reg_1674;
                p_2_reg_1674_pp0_iter5_reg <= p_2_reg_1674_pp0_iter4_reg;
                p_2_reg_1674_pp0_iter6_reg <= p_2_reg_1674_pp0_iter5_reg;
                p_5_reg_1669 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_return;
                p_5_reg_1669_pp0_iter4_reg <= p_5_reg_1669;
                p_6_reg_1714 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_return;
                p_6_reg_1714_pp0_iter6_reg <= p_6_reg_1714;
                p_6_reg_1714_pp0_iter7_reg <= p_6_reg_1714_pp0_iter6_reg;
                p_8_reg_1781 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_return;
                p_9_reg_1736 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_return;
                p_Val2_1_reg_1555_pp0_iter2_reg <= p_Val2_1_reg_1555_pp0_iter1_reg;
                p_Val2_1_reg_1555_pp0_iter3_reg <= p_Val2_1_reg_1555_pp0_iter2_reg;
                p_Val2_1_reg_1555_pp0_iter4_reg <= p_Val2_1_reg_1555_pp0_iter3_reg;
                p_Val2_2_reg_1572_pp0_iter2_reg <= p_Val2_2_reg_1572_pp0_iter1_reg;
                p_Val2_2_reg_1572_pp0_iter3_reg <= p_Val2_2_reg_1572_pp0_iter2_reg;
                p_Val2_2_reg_1572_pp0_iter4_reg <= p_Val2_2_reg_1572_pp0_iter3_reg;
                p_Val2_2_reg_1572_pp0_iter5_reg <= p_Val2_2_reg_1572_pp0_iter4_reg;
                p_Val2_3_reg_1578_pp0_iter2_reg <= p_Val2_3_reg_1578_pp0_iter1_reg;
                p_Val2_3_reg_1578_pp0_iter3_reg <= p_Val2_3_reg_1578_pp0_iter2_reg;
                p_Val2_3_reg_1578_pp0_iter4_reg <= p_Val2_3_reg_1578_pp0_iter3_reg;
                p_Val2_6_reg_1699 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_return;
                p_Val2_7_reg_1756 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_return;
                p_Val2_8_reg_1751 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_return;
                p_Val2_9_reg_1796 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_return;
                p_Val2_s_28_reg_1704 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_return;
                p_Val2_s_reg_1533_pp0_iter2_reg <= p_Val2_s_reg_1533_pp0_iter1_reg;
                p_Val2_s_reg_1533_pp0_iter3_reg <= p_Val2_s_reg_1533_pp0_iter2_reg;
                p_Val2_s_reg_1533_pp0_iter4_reg <= p_Val2_s_reg_1533_pp0_iter3_reg;
                p_s_reg_1679 <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_return;
                r_V_7_reg_1721 <= r_V_7_fu_1465_p2;
                ret_V_1_reg_1689 <= ret_V_1_fu_867_p2;
                ret_V_23_reg_1791 <= ret_V_23_fu_1117_p2;
                ret_V_37_reg_1709_pp0_iter6_reg <= ret_V_37_reg_1709;
                ret_V_43_reg_1746 <= ret_V_43_fu_960_p2;
                ret_V_48_reg_1801 <= ret_V_48_fu_1130_p2;
                sext_ln728_1_reg_1617_pp0_iter2_reg <= sext_ln728_1_reg_1617;
                sext_ln728_1_reg_1617_pp0_iter3_reg <= sext_ln728_1_reg_1617_pp0_iter2_reg;
                sext_ln728_1_reg_1617_pp0_iter4_reg <= sext_ln728_1_reg_1617_pp0_iter3_reg;
                sext_ln728_1_reg_1617_pp0_iter5_reg <= sext_ln728_1_reg_1617_pp0_iter4_reg;
                trunc_ln708_10_reg_1821 <= grp_fu_1516_p3(37 downto 24);
                trunc_ln708_13_reg_1659 <= r_V_27_fu_761_p2(45 downto 32);
                trunc_ln708_1_reg_1649 <= ret_V_32_fu_659_p2(29 downto 16);
                trunc_ln708_2_reg_1684 <= ret_V_34_fu_823_p2(21 downto 8);
                trunc_ln708_8_reg_1654 <= r_V_22_fu_732_p2(45 downto 32);
                trunc_ln708_9_reg_1816 <= ret_V_41_fu_1186_p2(37 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lhs_V_5_reg_1592 <= lhs_V_5_fu_548_p1;
                lhs_V_5_reg_1592_pp0_iter1_reg <= lhs_V_5_reg_1592;
                mul_ln1118_5_reg_1639 <= mul_ln1118_5_fu_631_p2;
                mul_ln1118_reg_1629 <= mul_ln1118_fu_584_p2;
                mul_ln1192_6_reg_1623 <= mul_ln1192_6_fu_1389_p2;
                p_Val2_11_reg_1541 <= x_V_in_sig(55 downto 42);
                p_Val2_11_reg_1541_pp0_iter1_reg <= p_Val2_11_reg_1541;
                p_Val2_1_reg_1555 <= x_V_in_sig(209 downto 196);
                p_Val2_1_reg_1555_pp0_iter1_reg <= p_Val2_1_reg_1555;
                p_Val2_2_reg_1572 <= x_V_in_sig(69 downto 56);
                p_Val2_2_reg_1572_pp0_iter1_reg <= p_Val2_2_reg_1572;
                p_Val2_3_reg_1578 <= x_V_in_sig(223 downto 210);
                p_Val2_3_reg_1578_pp0_iter1_reg <= p_Val2_3_reg_1578;
                p_Val2_s_reg_1533 <= x_V_in_sig(41 downto 28);
                p_Val2_s_reg_1533_pp0_iter1_reg <= p_Val2_s_reg_1533;
                r_V_12_reg_1602 <= r_V_12_fu_1369_p2;
                r_V_4_reg_1612 <= r_V_4_fu_1383_p2;
                sext_ln727_reg_1562 <= sext_ln727_fu_468_p1;
                sext_ln728_1_reg_1617 <= sext_ln728_1_fu_578_p1;
                sext_ln728_reg_1548 <= sext_ln728_fu_450_p1;
                trunc_ln708_14_reg_1644 <= grp_fu_1414_p3(21 downto 8);
                trunc_ln708_s_reg_1634 <= ret_V_42_fu_612_p2(29 downto 16);
                trunc_ln_reg_1567 <= grp_fu_1350_p3(21 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                mul_ln1192_9_reg_1826 <= grp_fu_1525_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                r_V_5_reg_1771 <= grp_fu_1477_p3;
                ret_V_19_reg_1786 <= grp_fu_1491_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_16_reg_1597 <= grp_fu_1359_p4;
                ret_V_26_reg_1607 <= grp_fu_1375_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ret_V_37_reg_1709 <= grp_fu_1457_p3;
                ret_V_3_reg_1694 <= grp_fu_1449_p3;
            end if;
        end if;
    end process;
    add_ln1192_12_reg_1726(2 downto 0) <= "000";
    add_ln1192_17_reg_1776(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_12_fu_951_p2 <= std_logic_vector(unsigned(r_V_20_fu_911_p2) + unsigned(sext_ln1118_8_fu_947_p1));
    add_ln1192_16_fu_1048_p2 <= std_logic_vector(unsigned(sub_ln1192_1_fu_1035_p2) + unsigned(rhs_V_2_fu_1041_p3));
    add_ln1192_17_fu_1078_p2 <= std_logic_vector(unsigned(add_ln1192_16_fu_1048_p2) + unsigned(rhs_V_3_fu_1074_p1));
    add_ln1192_19_fu_1181_p2 <= std_logic_vector(unsigned(add_ln1192_17_reg_1776) + unsigned(rhs_V_4_fu_1177_p1));
    add_ln1192_28_fu_558_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_472_p3) + unsigned(add_ln1192_30_fu_552_p2));
    add_ln1192_30_fu_552_p2 <= std_logic_vector(signed(ap_const_lv22_3E4E00) + signed(trunc_ln4_fu_519_p3));
    add_ln1192_7_fu_527_p2 <= std_logic_vector(signed(ap_const_lv22_3FCB00) + signed(trunc_ln4_fu_519_p3));
    add_ln1192_8_fu_681_p2 <= std_logic_vector(signed(mul_ln1192_6_reg_1623) + signed(lhs_V_3_fu_674_p3));
    add_ln1192_fu_990_p2 <= std_logic_vector(unsigned(ap_const_lv15_3E9) + unsigned(ret_V_33_fu_984_p2));
    add_ln700_fu_600_p2 <= std_logic_vector(signed(mul_ln700_2_fu_1395_p2) + signed(shl_ln1_fu_593_p3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp104_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp104 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp115_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp115 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp117_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp117 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp138_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp138 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp152_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp152 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp27_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp27 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp38_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp38 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp41_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp41 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp71_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp71 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp78_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp78 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp80_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp80 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp83_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp83 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp87_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp87 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp88_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp88 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp90_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp90 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp95_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp95 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp97_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp97 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call101_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call101 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call114_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call114 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call148_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call148 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call158_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call158 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call170_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call170 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call184_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call184 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call202_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call202 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call208_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call208 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call222_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call222 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call226_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call226 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call237_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call237 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call30_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call30 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call48_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call48 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call62_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call62 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call68_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call68 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call78_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call78 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call91_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call91 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call184 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call202 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call208 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call91 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to7 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to7)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to7 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1350_p0 <= ap_const_lv22_3FFF61(9 - 1 downto 0);
    grp_fu_1359_p2 <= ap_const_lv23_A3(9 - 1 downto 0);
    grp_fu_1359_p3 <= ap_const_lv23_10000(18 - 1 downto 0);
    grp_fu_1375_p0 <= ap_const_lv22_EE(9 - 1 downto 0);
    grp_fu_1375_p2 <= ap_const_lv22_10000(18 - 1 downto 0);
    grp_fu_1414_p0 <= sext_ln728_reg_1548(14 - 1 downto 0);
    grp_fu_1414_p1 <= sext_ln728_reg_1548(14 - 1 downto 0);
    grp_fu_1414_p2 <= ap_const_lv22_3F7C00(17 - 1 downto 0);
    grp_fu_1433_p0 <= ap_const_lv22_3FFF39(9 - 1 downto 0);
    grp_fu_1441_p0 <= ap_const_lv15_7F14(9 - 1 downto 0);
    grp_fu_1449_p0 <= sext_ln1116_fu_873_p1(10 - 1 downto 0);
    grp_fu_1449_p1 <= sext_ln1116_fu_873_p1(10 - 1 downto 0);
    grp_fu_1449_p2 <= ap_const_lv20_FDF00(15 - 1 downto 0);
    grp_fu_1457_p0 <= ap_const_lv18_4D(8 - 1 downto 0);
    grp_fu_1477_p0 <= ap_const_lv11_6A0(10 - 1 downto 0);
    grp_fu_1491_p2 <= ap_const_lv17_2D(7 - 1 downto 0);
    grp_fu_1491_p3 <= ap_const_lv17_1FB00(12 - 1 downto 0);
    grp_fu_1501_p0 <= sext_ln1118_9_fu_1054_p1(10 - 1 downto 0);
    grp_fu_1501_p1 <= sext_ln1118_9_fu_1054_p1(10 - 1 downto 0);
    grp_fu_1516_p2 <= ap_const_lv38_3F0D000000(33 - 1 downto 0);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp27)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp27) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277_input_V <= add_ln1192_7_fu_527_p2(21 downto 8);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp38)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286_input_V <= add_ln1192_28_fu_558_p2(21 downto 8);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp41)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp41) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp71)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp71) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp78) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_input_V <= ret_V_36_fu_699_p2(21 downto 8);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp80)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp80) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp83)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp83) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_input_V <= ret_V_39_fu_716_p2(21 downto 8);

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp87)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp87) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V <= std_logic_vector(signed(ap_const_lv14_3F4D) + signed(p_Val2_11_reg_1541_pp0_iter1_reg));

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp88)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp88) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp90)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp90) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_input_V <= std_logic_vector(signed(p_Val2_3_reg_1578_pp0_iter1_reg) + signed(p_Val2_11_reg_1541_pp0_iter1_reg));

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp95)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp95) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp97)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp97) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp104) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp115)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp115) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg;
        grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_input_V <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_fu_805_p4),14));


    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp117)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp117) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp138) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg;
    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_input_V <= std_logic_vector(unsigned(ap_const_lv14_179) + unsigned(p_Val2_1_reg_1555_pp0_iter3_reg));

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp152)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp152) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start <= grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg;
    lhs_V_1_fu_472_p3 <= (p_Val2_1_fu_458_p4 & ap_const_lv8_0);
    lhs_V_2_fu_652_p3 <= (p_Val2_3_reg_1578_pp0_iter1_reg & ap_const_lv16_0);
    lhs_V_3_fu_674_p3 <= (p_Val2_3_reg_1578_pp0_iter1_reg & ap_const_lv8_0);
    lhs_V_4_fu_1024_p3 <= (mul_ln728_reg_1731 & ap_const_lv16_0);
        lhs_V_5_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_458_p4),15));

    lhs_V_6_fu_1090_p3 <= (ret_V_43_reg_1746 & ap_const_lv8_0);
    mul_ln1118_5_fu_631_p0 <= sext_ln1118_16_fu_628_p1(22 - 1 downto 0);
    mul_ln1118_5_fu_631_p1 <= sext_ln1118_16_fu_628_p1(22 - 1 downto 0);
    mul_ln1118_5_fu_631_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_5_fu_631_p0) * signed(mul_ln1118_5_fu_631_p1))), 44));
    mul_ln1118_fu_584_p0 <= sext_ln1118_11_fu_581_p1(23 - 1 downto 0);
    mul_ln1118_fu_584_p1 <= sext_ln1118_11_fu_581_p1(23 - 1 downto 0);
    mul_ln1118_fu_584_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_584_p0) * signed(mul_ln1118_fu_584_p1))), 46));
    mul_ln1192_10_fu_1327_p0 <= p_0_reg_1831;
    mul_ln1192_10_fu_1327_p1 <= mul_ln1192_9_reg_1826;
    mul_ln1192_10_fu_1327_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_10_fu_1327_p0) * signed(mul_ln1192_10_fu_1327_p1))), 38));
    mul_ln1192_2_fu_1428_p0 <= ap_const_lv22_C7(9 - 1 downto 0);
    mul_ln1192_2_fu_1428_p1 <= sext_ln728_1_reg_1617_pp0_iter2_reg(14 - 1 downto 0);
    mul_ln1192_4_fu_1298_p0 <= p_6_reg_1714_pp0_iter7_reg;
    mul_ln1192_4_fu_1298_p1 <= mul_ln1192_3_reg_1811(40 - 1 downto 0);
    mul_ln1192_4_fu_1298_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_1298_p0) * signed(mul_ln1192_4_fu_1298_p1))), 46));
    mul_ln1192_5_fu_1018_p0 <= r_V_7_reg_1721;
    mul_ln1192_5_fu_1018_p1 <= add_ln1192_12_reg_1726;
    mul_ln1192_5_fu_1018_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_5_fu_1018_p0) * signed(mul_ln1192_5_fu_1018_p1))), 38));
    mul_ln1192_6_fu_1389_p0 <= sext_ln728_1_fu_578_p1(14 - 1 downto 0);
    mul_ln1192_6_fu_1389_p1 <= sext_ln728_1_fu_578_p1(14 - 1 downto 0);
    mul_ln700_1_fu_1142_p0 <= add_ln1192_reg_1766;
    mul_ln700_1_fu_1142_p1 <= mul_ln700_reg_1761;
    mul_ln700_1_fu_1142_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_1142_p0) * signed(mul_ln700_1_fu_1142_p1))), 54));
    mul_ln700_2_fu_1395_p0 <= ap_const_lv30_348(11 - 1 downto 0);
    mul_ln700_3_fu_1402_p0 <= ap_const_lv22_348(11 - 1 downto 0);
    mul_ln700_3_fu_1402_p1 <= sext_ln727_reg_1562(14 - 1 downto 0);
    mul_ln700_fu_971_p0 <= ret_V_3_reg_1694;
    mul_ln700_fu_971_p1 <= ret_V_1_reg_1689;
    mul_ln700_fu_971_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_fu_971_p0) * signed(mul_ln700_fu_971_p1))), 52));
    mul_ln728_1_fu_1485_p0 <= ap_const_lv22_8D(9 - 1 downto 0);
    mul_ln728_1_fu_1485_p1 <= sext_ln728_1_reg_1617_pp0_iter5_reg(14 - 1 downto 0);
    mul_ln728_2_fu_1060_p1 <= p_6_reg_1714;
    mul_ln728_2_fu_1060_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_8A) * signed(mul_ln728_2_fu_1060_p1))), 19));
    mul_ln728_3_fu_1163_p1 <= p_8_reg_1781;
    mul_ln728_3_fu_1163_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv19_8A) * signed(mul_ln728_3_fu_1163_p1))), 19));
    mul_ln728_4_fu_1408_p0 <= ap_const_lv22_690(12 - 1 downto 0);
    mul_ln728_4_fu_1408_p1 <= sext_ln728_reg_1548(14 - 1 downto 0);
    mul_ln728_fu_1471_p0 <= ap_const_lv21_1FFFBA(8 - 1 downto 0);
    p_Val2_11_fu_440_p4 <= x_V_in_sig(55 downto 42);
    p_Val2_1_fu_458_p4 <= x_V_in_sig(209 downto 196);
    p_shl_fu_853_p3 <= (trunc_ln1193_fu_850_p1 & ap_const_lv5_0);
        r_V_11_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_458_p4),28));

    r_V_12_fu_1369_p0 <= r_V_11_fu_544_p1(14 - 1 downto 0);
    r_V_12_fu_1369_p1 <= r_V_11_fu_544_p1(14 - 1 downto 0);
    r_V_19_fu_879_p3 <= (p_Val2_3_reg_1578_pp0_iter4_reg & ap_const_lv3_0);
    r_V_20_fu_911_p2 <= std_logic_vector(signed(sext_ln1118_5_fu_907_p1) - signed(sext_ln1118_3_fu_886_p1));
    r_V_21_fu_941_p2 <= std_logic_vector(signed(sext_ln1118_6_fu_925_p1) - signed(sext_ln1118_7_fu_937_p1));
    r_V_22_fu_732_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv46_273) * signed(mul_ln1118_reg_1629))), 46));
    r_V_24_fu_799_p2 <= std_logic_vector(signed(sext_ln1118_13_fu_784_p1) - signed(sext_ln1118_14_fu_795_p1));
    r_V_25_fu_1220_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(sext_ln1253_fu_1217_p1));
    r_V_26_fu_1229_p0 <= sext_ln1116_3_fu_1226_p1(10 - 1 downto 0);
    r_V_26_fu_1229_p1 <= sext_ln1116_3_fu_1226_p1(10 - 1 downto 0);
    r_V_26_fu_1229_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_26_fu_1229_p0) * signed(r_V_26_fu_1229_p1))), 20));
    r_V_27_fu_761_p1 <= mul_ln1118_5_reg_1639;
    r_V_27_fu_761_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv46_497) * signed(r_V_27_fu_761_p1))), 46));
        r_V_3_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1572),28));

    r_V_4_fu_1383_p0 <= r_V_3_fu_575_p1(14 - 1 downto 0);
    r_V_4_fu_1383_p1 <= r_V_3_fu_575_p1(14 - 1 downto 0);
    r_V_7_fu_1465_p0 <= ap_const_lv23_89(9 - 1 downto 0);
    ret_V_10_fu_1002_p2 <= std_logic_vector(signed(ap_const_lv11_713) + signed(sext_ln703_1_fu_999_p1));
    ret_V_12_fu_1148_p2 <= std_logic_vector(signed(ap_const_lv18_3EB00) + signed(ret_V_37_reg_1709_pp0_iter6_reg));
    ret_V_1_fu_867_p2 <= std_logic_vector(unsigned(ap_const_lv33_6F0000) + unsigned(sub_ln1193_1_fu_861_p2));
    ret_V_23_fu_1117_p2 <= std_logic_vector(signed(ap_const_lv24_FC4800) + signed(ret_V_45_fu_1112_p2));
    ret_V_29_fu_1254_p2 <= std_logic_vector(unsigned(ap_const_lv12_3A) + unsigned(sext_ln703_7_fu_1251_p1));
    ret_V_32_fu_659_p2 <= std_logic_vector(signed(mul_ln1192_fu_1421_p2) + signed(lhs_V_2_fu_652_p3));
    ret_V_33_fu_984_p2 <= std_logic_vector(signed(sext_ln1192_3_fu_980_p1) - signed(sext_ln1192_2_fu_977_p1));
    ret_V_34_fu_823_p2 <= std_logic_vector(unsigned(ap_const_lv22_C500) + unsigned(grp_fu_1433_p3));
    ret_V_35_fu_1276_p2 <= std_logic_vector(unsigned(mul_ln700_1_reg_1806) - unsigned(rhs_V_fu_1272_p1));
    ret_V_36_fu_699_p2 <= std_logic_vector(signed(ap_const_lv22_3E7200) + signed(sub_ln1192_fu_693_p2));
    ret_V_38_fu_1304_p2 <= std_logic_vector(signed(ap_const_lv46_3F2700000000) + signed(mul_ln1192_4_fu_1298_p2));
    ret_V_39_fu_716_p2 <= std_logic_vector(signed(ap_const_lv22_3EE500) + signed(mul_ln1192_6_reg_1623));
    ret_V_41_fu_1186_p2 <= std_logic_vector(signed(ap_const_lv38_3F58000000) + signed(add_ln1192_19_fu_1181_p2));
    ret_V_42_fu_612_p2 <= std_logic_vector(unsigned(add_ln700_fu_600_p2) + unsigned(rhs_V_5_fu_605_p3));
    ret_V_43_fu_960_p2 <= std_logic_vector(signed(lhs_V_5_reg_1592_pp0_iter4_reg) + signed(rhs_V_6_fu_957_p1));
    ret_V_45_fu_1112_p2 <= std_logic_vector(signed(grp_fu_1501_p3) + signed(sext_ln1192_18_fu_1108_p1));
    ret_V_48_fu_1130_p2 <= std_logic_vector(signed(sext_ln703_5_fu_1123_p1) - signed(sext_ln703_6_fu_1127_p1));
    ret_V_49_fu_1333_p2 <= std_logic_vector(signed(ap_const_lv38_3F26000000) + signed(mul_ln1192_10_fu_1327_p2));
    rhs_V_1_fu_686_p3 <= (p_Val2_11_reg_1541_pp0_iter1_reg & ap_const_lv8_0);
    rhs_V_2_fu_1041_p3 <= (mul_ln728_1_fu_1485_p2 & ap_const_lv16_0);
        rhs_V_3_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1066_p3),38));

        rhs_V_4_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_1169_p3),38));

    rhs_V_5_fu_605_p3 <= (mul_ln728_4_fu_1408_p2 & ap_const_lv8_0);
        rhs_V_6_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1578_pp0_iter4_reg),15));

        rhs_V_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_1264_p3),54));

        sext_ln1116_3_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_2_reg_1674_pp0_iter6_reg),20));

        sext_ln1116_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_s_reg_1679),20));

        sext_ln1118_11_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_16_reg_1597),46));

        sext_ln1118_13_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_777_p3),21));

        sext_ln1118_14_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_788_p3),21));

        sext_ln1118_16_fu_628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_1607),44));

        sext_ln1118_3_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_19_fu_879_p3),20));

        sext_ln1118_5_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_900_p3),20));

        sext_ln1118_6_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_917_p3),16));

        sext_ln1118_7_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_929_p3),16));

        sext_ln1118_8_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_21_fu_941_p2),20));

        sext_ln1118_9_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_6_reg_1714),20));

        sext_ln1118_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1441_p2),33));

        sext_ln1192_11_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_4_fu_1024_p3),38));

        sext_ln1192_18_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_1101_p3),24));

        sext_ln1192_2_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1572_pp0_iter5_reg),15));

        sext_ln1192_3_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_return),15));

        sext_ln1253_fu_1217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_9_reg_1796),11));

        sext_ln703_1_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_28_reg_1704),11));

        sext_ln703_5_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_return),11));

        sext_ln703_6_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1756),11));

        sext_ln703_7_fu_1251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_48_reg_1801),12));

        sext_ln727_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_458_p4),22));

        sext_ln728_1_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1533),22));

        sext_ln728_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_11_fu_440_p4),22));

    shl_ln1118_3_fu_777_p3 <= (p_Val2_3_reg_1578_pp0_iter2_reg & ap_const_lv6_0);
    shl_ln1118_4_fu_788_p3 <= (p_Val2_3_reg_1578_pp0_iter2_reg & ap_const_lv2_0);
    shl_ln1_fu_593_p3 <= (mul_ln700_3_fu_1402_p2 & ap_const_lv8_0);
    shl_ln_fu_900_p3 <= (p_Val2_3_reg_1578_pp0_iter4_reg & ap_const_lv5_0);
    sub_ln1192_1_fu_1035_p2 <= std_logic_vector(signed(sext_ln1192_11_fu_1031_p1) - signed(mul_ln1192_5_fu_1018_p2));
    sub_ln1192_fu_693_p2 <= std_logic_vector(unsigned(add_ln1192_8_fu_681_p2) - unsigned(rhs_V_1_fu_686_p3));
    sub_ln1193_1_fu_861_p2 <= std_logic_vector(signed(sext_ln1118_fu_847_p1) - signed(p_shl_fu_853_p3));
    tmp_10_fu_1169_p3 <= (mul_ln728_3_fu_1163_p2 & ap_const_lv16_0);
    tmp_11_fu_1239_p3 <= (r_V_25_fu_1220_p2 & ap_const_lv8_0);
    tmp_1_fu_1101_p3 <= (p_Val2_8_reg_1751 & ap_const_lv8_0);
    tmp_3_fu_1264_p3 <= (grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_return & ap_const_lv40_0);
    tmp_7_fu_509_p4 <= x_V_in_sig(54 downto 42);
    tmp_9_fu_917_p3 <= (grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return & ap_const_lv5_0);
    tmp_fu_1066_p3 <= (mul_ln728_2_fu_1060_p2 & ap_const_lv16_0);
    tmp_s_fu_929_p3 <= (grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_return & ap_const_lv3_0);
    trunc_ln1193_fu_850_p1 <= grp_fu_1441_p2(28 - 1 downto 0);
    trunc_ln4_fu_519_p3 <= (tmp_7_fu_509_p4 & ap_const_lv9_0);
    trunc_ln708_11_fu_805_p4 <= r_V_24_fu_799_p2(20 downto 8);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= ret_V_35_fu_1276_p2(53 downto 40);

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_38_fu_1304_p2(45 downto 32);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_9_reg_1816;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_10_reg_1821;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= ret_V_49_fu_1333_p2(37 downto 24);

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
