<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4985
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2663.84 --||-- Mem Ch  0: Reads (MB/s):  2702.00 --|
|--            Writes(MB/s):  3168.46 --||--            Writes(MB/s):  3318.10 --|
|-- Mem Ch  1: Reads (MB/s):  2668.91 --||-- Mem Ch  1: Reads (MB/s):  2692.70 --|
|--            Writes(MB/s):  3164.49 --||--            Writes(MB/s):  3311.09 --|
|-- Mem Ch  2: Reads (MB/s):  2675.00 --||-- Mem Ch  2: Reads (MB/s):  2691.51 --|
|--            Writes(MB/s):  3165.83 --||--            Writes(MB/s):  3310.87 --|
|-- Mem Ch  3: Reads (MB/s):  2670.05 --||-- Mem Ch  3: Reads (MB/s):  2712.02 --|
|--            Writes(MB/s):  3163.95 --||--            Writes(MB/s):  3312.07 --|
|-- NODE 0 Mem Read (MB/s) : 10677.80 --||-- NODE 1 Mem Read (MB/s) : 10798.23 --|
|-- NODE 0 Mem Write(MB/s) : 12662.73 --||-- NODE 1 Mem Write(MB/s) : 13252.13 --|
|-- NODE 0 P. Write (T/s):     147371 --||-- NODE 1 P. Write (T/s):     145632 --|
|-- NODE 0 Memory (MB/s):    23340.53 --||-- NODE 1 Memory (MB/s):    24050.36 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21476.03                --|
            |--                System Write Throughput(MB/s):      25914.86                --|
            |--               System Memory Throughput(MB/s):      47390.89                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a5b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     478 K      1150 K    28 M   215 M    200 M     0     497 K
 1     740 K       867 K    25 M   280 M    215 M     0     739 K
-----------------------------------------------------------------------
 *    1218 K      2018 K    53 M   496 M    415 M     0    1236 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 42.45        
Core2: 26.46        Core3: 35.15        
Core4: 24.78        Core5: 39.68        
Core6: 23.77        Core7: 35.46        
Core8: 21.98        Core9: 29.38        
Core10: 23.93        Core11: 38.32        
Core12: 21.53        Core13: 37.38        
Core14: 38.99        Core15: 11.69        
Core16: 39.62        Core17: 26.32        
Core18: 45.08        Core19: 14.71        
Core20: 32.85        Core21: 33.79        
Core22: 37.04        Core23: 25.62        
Core24: 31.04        Core25: 28.51        
Core26: 37.52        Core27: 21.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.99
Socket1: 30.11
DDR read Latency(ns)
Socket0: 1065.86
Socket1: 1136.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.01        Core1: 42.35        
Core2: 28.69        Core3: 34.99        
Core4: 23.96        Core5: 39.21        
Core6: 23.41        Core7: 35.67        
Core8: 22.95        Core9: 29.82        
Core10: 24.07        Core11: 38.80        
Core12: 21.84        Core13: 37.57        
Core14: 39.66        Core15: 11.78        
Core16: 44.96        Core17: 26.65        
Core18: 45.06        Core19: 14.98        
Core20: 33.13        Core21: 34.31        
Core22: 37.11        Core23: 25.74        
Core24: 33.47        Core25: 28.98        
Core26: 37.63        Core27: 24.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.26
Socket1: 30.38
DDR read Latency(ns)
Socket0: 1071.16
Socket1: 1125.10
irq_total: 273739.104217427
cpu_total: 26.45
cpu_0: 46.28
cpu_1: 49.47
cpu_2: 10.37
cpu_3: 2.93
cpu_4: 28.52
cpu_5: 33.91
cpu_6: 7.51
cpu_7: 63.16
cpu_8: 25.66
cpu_9: 33.84
cpu_10: 1.33
cpu_11: 45.15
cpu_12: 27.66
cpu_13: 0.13
cpu_14: 54.26
cpu_15: 38.70
cpu_16: 0.13
cpu_17: 2.66
cpu_18: 36.57
cpu_19: 34.64
cpu_20: 8.18
cpu_21: 40.76
cpu_22: 40.69
cpu_23: 16.36
cpu_24: 3.32
cpu_25: 44.95
cpu_26: 38.36
cpu_27: 4.92
enp130s0f0_rx_packets_phy: 730753
enp130s0f1_rx_packets_phy: 781432
enp4s0f0_rx_packets_phy: 682126
enp4s0f1_rx_packets_phy: 733276
Total_rx_packets_phy: 2927587
enp130s0f0_rx_packets: 730738
enp130s0f1_rx_packets: 781425
enp4s0f0_rx_packets: 682115
enp4s0f1_rx_packets: 733278
Total_rx_packets: 2927556
enp130s0f0_tx_packets_phy: 31170
enp130s0f1_tx_packets_phy: 80481
enp4s0f0_tx_packets_phy: 48030
enp4s0f1_tx_packets_phy: 30282
Total_tx_packets_phy: 189963
enp130s0f0_tx_bytes: 2056954
enp130s0f1_tx_bytes: 5306633
enp4s0f0_tx_bytes: 3169854
enp4s0f1_tx_bytes: 1998348
Total_tx_bytes: 12531789
enp130s0f0_tx_bytes_phy: 2181913
enp130s0f1_tx_bytes_phy: 5633251
enp4s0f0_tx_bytes_phy: 3362145
enp4s0f1_tx_bytes_phy: 2119726
Total_tx_bytes_phy: 13297035
enp130s0f0_rx_bytes: 6546762210
enp130s0f1_rx_bytes: 7017670884
enp4s0f0_rx_bytes: 6111069279
enp4s0f1_rx_bytes: 6569886160
Total_rx_bytes: 26245388533
enp130s0f0_rx_bytes_phy: 6589924755
enp130s0f1_rx_bytes_phy: 7046951744
enp4s0f0_rx_bytes_phy: 6150871884
enp4s0f1_rx_bytes_phy: 6612688232
Total_rx_bytes_phy: 26400436615
enp130s0f0_tx_packets: 31165
enp130s0f1_tx_packets: 80403
enp4s0f0_tx_packets: 48028
enp4s0f1_tx_packets: 30278
Total_tx_packets: 189874


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 42.26        
Core2: 28.54        Core3: 34.90        
Core4: 24.18        Core5: 39.13        
Core6: 23.52        Core7: 35.82        
Core8: 22.53        Core9: 29.32        
Core10: 24.31        Core11: 38.89        
Core12: 22.29        Core13: 40.79        
Core14: 38.83        Core15: 11.84        
Core16: 30.96        Core17: 26.34        
Core18: 45.07        Core19: 15.00        
Core20: 31.07        Core21: 34.40        
Core22: 37.03        Core23: 25.86        
Core24: 32.92        Core25: 28.40        
Core26: 37.88        Core27: 23.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.12
Socket1: 30.27
DDR read Latency(ns)
Socket0: 1063.86
Socket1: 1124.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 42.49        
Core2: 28.89        Core3: 35.44        
Core4: 24.55        Core5: 39.60        
Core6: 23.37        Core7: 35.69        
Core8: 22.10        Core9: 29.39        
Core10: 23.90        Core11: 38.74        
Core12: 22.21        Core13: 36.37        
Core14: 38.83        Core15: 11.76        
Core16: 41.52        Core17: 26.79        
Core18: 45.14        Core19: 15.22        
Core20: 33.23        Core21: 34.75        
Core22: 36.95        Core23: 25.81        
Core24: 33.74        Core25: 28.60        
Core26: 37.46        Core27: 23.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.09
Socket1: 30.37
DDR read Latency(ns)
Socket0: 1064.16
Socket1: 1122.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 42.21        
Core2: 28.98        Core3: 35.24        
Core4: 24.31        Core5: 39.41        
Core6: 22.95        Core7: 35.79        
Core8: 22.28        Core9: 29.58        
Core10: 24.00        Core11: 38.89        
Core12: 22.52        Core13: 36.09        
Core14: 38.81        Core15: 11.73        
Core16: 35.60        Core17: 26.94        
Core18: 45.16        Core19: 15.27        
Core20: 33.25        Core21: 34.51        
Core22: 37.08        Core23: 25.70        
Core24: 34.45        Core25: 28.94        
Core26: 37.63        Core27: 24.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.20
Socket1: 30.45
DDR read Latency(ns)
Socket0: 1061.83
Socket1: 1113.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 42.34        
Core2: 28.89        Core3: 35.79        
Core4: 24.26        Core5: 39.47        
Core6: 23.18        Core7: 35.51        
Core8: 22.25        Core9: 29.65        
Core10: 23.98        Core11: 38.47        
Core12: 21.72        Core13: 39.26        
Core14: 38.90        Core15: 11.76        
Core16: 35.28        Core17: 26.98        
Core18: 45.06        Core19: 15.44        
Core20: 33.38        Core21: 34.10        
Core22: 37.01        Core23: 25.57        
Core24: 34.06        Core25: 28.39        
Core26: 37.76        Core27: 24.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.06
Socket1: 30.26
DDR read Latency(ns)
Socket0: 1065.78
Socket1: 1120.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19450
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416315898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416320654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208218623; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208218623; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208220350; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208220350; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208221666; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208221666; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208222695; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208222695; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006870288; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5594747; Consumed Joules: 341.48; Watts: 56.85; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4344010; Consumed DRAM Joules: 66.46; DRAM Watts: 11.06
S1P0; QPIClocks: 14416237606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416242874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208222693; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208222693; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208219744; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208219744; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208196904; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208196904; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208199145; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208199145; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006846503; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5873244; Consumed Joules: 358.47; Watts: 59.68; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4535444; Consumed DRAM Joules: 69.39; DRAM Watts: 11.55
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4cd0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.23   0.46    0.95     119 M    134 M    0.11    0.17    0.11    0.12     8064     6984       77     64
   1    1     0.09   0.17   0.53    1.03     125 M    140 M    0.10    0.12    0.14    0.16     4592      132     9689     60
   2    0     0.08   0.96   0.09    0.60    3576 K   4829 K    0.26    0.31    0.00    0.01      224       26        5     62
   3    1     0.02   0.47   0.05    0.65    1436 K   2022 K    0.29    0.07    0.01    0.01      224       20       32     60
   4    0     0.06   0.29   0.19    0.60      36 M     46 M    0.21    0.38    0.06    0.08     1568     1779       14     64
   5    1     0.06   0.24   0.26    0.71      86 M     94 M    0.09    0.16    0.14    0.15     3640       48     8703     60
   6    0     0.06   0.89   0.07    0.60     984 K   3195 K    0.69    0.46    0.00    0.01      224       80        1     63
   7    1     0.17   0.26   0.64    1.20     125 M    143 M    0.12    0.14    0.08    0.09     5824      214    13906     58
   8    0     0.07   0.36   0.18    0.60      23 M     33 M    0.29    0.45    0.04    0.05     1232      994       43     63
   9    1     0.35   1.27   0.27    0.73      11 M     17 M    0.34    0.30    0.00    0.00       56       57       14     59
  10    0     0.01   0.25   0.03    0.60     178 K   1677 K    0.89    0.03    0.00    0.02        0       11        0     62
  11    1     0.06   0.14   0.42    0.90     131 M    144 M    0.09    0.14    0.22    0.24     4928        4    15178     59
  12    0     0.08   0.38   0.21    0.63      25 M     35 M    0.29    0.44    0.03    0.04      896     1008        2     63
  13    1     0.00   0.28   0.00    0.60      37 K     53 K    0.30    0.09    0.02    0.03      112        4        1     60
  14    0     0.15   0.21   0.70    1.20     134 M    155 M    0.14    0.14    0.09    0.11     4144       40     3014     62
  15    1     0.03   0.12   0.29    0.74     112 M    121 M    0.07    0.15    0.33    0.36     4536     8639        8     58
  16    0     0.00   0.31   0.00    0.60      80 K    112 K    0.29    0.09    0.02    0.03        0        8        1     62
  17    1     0.02   0.64   0.04    0.60     691 K   1333 K    0.48    0.11    0.00    0.01      112       28        0     59
  18    0     0.03   0.10   0.29    0.73      98 M    106 M    0.08    0.14    0.35    0.37     4872       15     8526     64
  19    1     0.09   0.33   0.28    0.73      28 M     50 M    0.45    0.44    0.03    0.06      336      106       13     60
  20    0     0.06   0.80   0.07    0.61    3125 K   5496 K    0.43    0.13    0.01    0.01      280      133        0     64
  21    1     0.03   0.10   0.35    0.81     127 M    137 M    0.07    0.14    0.36    0.39     3136     9967       12     61
  22    0     0.15   0.40   0.37    0.85      85 M     98 M    0.13    0.17    0.06    0.07     4088      101     8818     64
  23    1     0.09   0.90   0.10    0.60    4179 K   4942 K    0.15    0.20    0.00    0.01      280      140       14     61
  24    0     0.03   0.61   0.04    0.60    1208 K   1584 K    0.24    0.09    0.00    0.01        0        7       28     64
  25    1     0.09   0.21   0.42    0.89     123 M    136 M    0.09    0.15    0.14    0.15     4032     9507       20     60
  26    0     0.12   0.36   0.34    0.80      89 M     99 M    0.10    0.16    0.07    0.08     5488        8     9563     64
  27    1     0.04   0.64   0.07    0.61    1242 K   2236 K    0.44    0.13    0.00    0.00       56       29        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.33   0.22    0.81     622 M    726 M    0.14    0.22    0.06    0.07    31080    11194    30092     56
 SKT    1     0.08   0.31   0.27    0.85     879 M    995 M    0.12    0.17    0.08    0.09    31864    28895    47591     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.32   0.24    0.83    1501 M   1721 M    0.13    0.19    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   67 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.04 %

 C1 core residency: 58.62 %; C3 core residency: 2.59 %; C6 core residency: 9.75 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   46%    46%   
 SKT    1       42 G     42 G   |   44%    44%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  175 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    53.48    63.53     287.97      55.48         130.87
 SKT   1    62.27    62.99     298.24      59.82         128.50
---------------------------------------------------------------------------------------------------------------
       *    115.75    126.52     586.21     115.30         129.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:

 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4db5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2193.52 --||-- Mem Ch  0: Reads (MB/s):  3081.11 --|
|--            Writes(MB/s):  2705.37 --||--            Writes(MB/s):  3421.53 --|
|-- Mem Ch  1: Reads (MB/s):  2186.75 --||-- Mem Ch  1: Reads (MB/s):  3030.06 --|
|--            Writes(MB/s):  2700.36 --||--            Writes(MB/s):  3406.11 --|
|-- Mem Ch  2: Reads (MB/s):  2194.47 --||-- Mem Ch  2: Reads (MB/s):  3052.83 --|
|--            Writes(MB/s):  2701.58 --||--            Writes(MB/s):  3412.29 --|
|-- Mem Ch  3: Reads (MB/s):  2201.33 --||-- Mem Ch  3: Reads (MB/s):  3068.01 --|
|--            Writes(MB/s):  2701.72 --||--            Writes(MB/s):  3411.91 --|
|-- NODE 0 Mem Read (MB/s) :  8776.07 --||-- NODE 1 Mem Read (MB/s) : 12232.01 --|
|-- NODE 0 Mem Write(MB/s) : 10809.03 --||-- NODE 1 Mem Write(MB/s) : 13651.83 --|
|-- NODE 0 P. Write (T/s):     137506 --||-- NODE 1 P. Write (T/s):     154025 --|
|-- NODE 0 Memory (MB/s):    19585.10 --||-- NODE 1 Memory (MB/s):    25883.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21008.08                --|
            |--                System Write Throughput(MB/s):      24460.87                --|
            |--               System Memory Throughput(MB/s):      45468.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e8a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     831 K       731 K    35 M   270 M    201 M     0     774 K
 1     445 K      1078 K    29 M   226 M    216 M     0     522 K
-----------------------------------------------------------------------
 *    1276 K      1809 K    65 M   497 M    418 M     0    1297 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 37.18        
Core2: 18.23        Core3: 33.50        
Core4: 19.65        Core5: 36.75        
Core6: 29.32        Core7: 37.80        
Core8: 22.86        Core9: 33.21        
Core10: 24.74        Core11: 33.04        
Core12: 12.62        Core13: 31.84        
Core14: 39.48        Core15: 34.34        
Core16: 38.12        Core17: 32.97        
Core18: 41.42        Core19: 21.25        
Core20: 46.73        Core21: 27.77        
Core22: 39.59        Core23: 31.37        
Core24: 33.60        Core25: 16.81        
Core26: 33.03        Core27: 29.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.12
Socket1: 31.21
DDR read Latency(ns)
Socket0: 1249.91
Socket1: 960.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 36.90        
Core2: 22.42        Core3: 32.82        
Core4: 20.01        Core5: 37.20        
Core6: 29.36        Core7: 37.80        
Core8: 22.36        Core9: 33.35        
Core10: 24.38        Core11: 33.91        
Core12: 12.60        Core13: 33.77        
Core14: 39.31        Core15: 34.41        
Core16: 38.05        Core17: 32.77        
Core18: 40.96        Core19: 21.19        
Core20: 46.69        Core21: 24.32        
Core22: 40.44        Core23: 31.02        
Core24: 33.43        Core25: 22.56        
Core26: 37.01        Core27: 30.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.79
Socket1: 31.70
DDR read Latency(ns)
Socket0: 1245.13
Socket1: 947.83
irq_total: 280221.045206382
cpu_total: 26.23
cpu_0: 72.14
cpu_1: 34.71
cpu_2: 6.12
cpu_3: 16.02
cpu_4: 31.72
cpu_5: 34.77
cpu_6: 8.91
cpu_7: 53.06
cpu_8: 26.73
cpu_9: 6.72
cpu_10: 7.18
cpu_11: 38.50
cpu_12: 40.62
cpu_13: 0.33
cpu_14: 49.87
cpu_15: 41.16
cpu_16: 7.38
cpu_17: 8.38
cpu_18: 35.04
cpu_19: 33.58
cpu_20: 0.20
cpu_21: 40.49
cpu_22: 58.78
cpu_23: 2.79
cpu_24: 7.05
cpu_25: 28.79
cpu_26: 38.63
cpu_27: 4.99
enp130s0f0_rx_bytes_phy: 6717126892
enp130s0f1_rx_bytes_phy: 6992069661
enp4s0f0_rx_bytes_phy: 6110648384
enp4s0f1_rx_bytes_phy: 6566134231
Total_rx_bytes_phy: 26385979168
enp130s0f0_tx_bytes_phy: 2938271
enp130s0f1_tx_bytes_phy: 2665981
enp4s0f0_tx_bytes_phy: 5450353
enp4s0f1_tx_bytes_phy: 3165468
Total_tx_bytes_phy: 14220073
enp130s0f0_tx_packets: 41971
enp130s0f1_tx_packets: 37908
enp4s0f0_tx_packets: 77858
enp4s0f1_tx_packets: 45215
Total_tx_packets: 202952
enp130s0f0_rx_packets_phy: 744945
enp130s0f1_rx_packets_phy: 775347
enp4s0f0_rx_packets_phy: 677605
enp4s0f1_rx_packets_phy: 728114
Total_rx_packets_phy: 2926011
enp130s0f0_tx_bytes: 2770106
enp130s0f1_tx_bytes: 2501990
enp4s0f0_tx_bytes: 5138695
enp4s0f1_tx_bytes: 2984212
Total_tx_bytes: 13395003
enp130s0f0_rx_bytes: 6672952074
enp130s0f1_rx_bytes: 6945976102
enp4s0f0_rx_bytes: 6092918003
enp4s0f1_rx_bytes: 6522472744
Total_rx_bytes: 26234318923
enp130s0f0_rx_packets: 744929
enp130s0f1_rx_packets: 775328
enp4s0f0_rx_packets: 677595
enp4s0f1_rx_packets: 728118
Total_rx_packets: 2925970
enp130s0f0_tx_packets_phy: 41975
enp130s0f1_tx_packets_phy: 38101
enp4s0f0_tx_packets_phy: 77861
enp4s0f1_tx_packets_phy: 45221
Total_tx_packets_phy: 203158


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 36.44        
Core2: 21.76        Core3: 33.99        
Core4: 20.28        Core5: 37.03        
Core6: 29.16        Core7: 37.97        
Core8: 21.24        Core9: 33.36        
Core10: 24.32        Core11: 33.14        
Core12: 12.51        Core13: 29.14        
Core14: 39.27        Core15: 34.52        
Core16: 35.18        Core17: 32.42        
Core18: 41.24        Core19: 22.65        
Core20: 37.96        Core21: 17.17        
Core22: 40.23        Core23: 30.84        
Core24: 33.20        Core25: 21.26        
Core26: 44.07        Core27: 29.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.24
Socket1: 30.43
DDR read Latency(ns)
Socket0: 1252.49
Socket1: 968.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.10        Core1: 35.86        
Core2: 22.17        Core3: 34.01        
Core4: 19.90        Core5: 36.33        
Core6: 28.73        Core7: 37.42        
Core8: 21.32        Core9: 33.47        
Core10: 24.31        Core11: 31.39        
Core12: 12.56        Core13: 31.50        
Core14: 39.16        Core15: 34.37        
Core16: 36.84        Core17: 32.66        
Core18: 41.02        Core19: 22.54        
Core20: 49.72        Core21: 16.79        
Core22: 39.93        Core23: 31.05        
Core24: 33.13        Core25: 14.08        
Core26: 39.00        Core27: 28.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 28.61
DDR read Latency(ns)
Socket0: 1276.52
Socket1: 1029.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 36.21        
Core2: 22.45        Core3: 32.89        
Core4: 19.55        Core5: 36.29        
Core6: 29.35        Core7: 37.34        
Core8: 21.17        Core9: 33.24        
Core10: 24.05        Core11: 32.53        
Core12: 12.51        Core13: 32.90        
Core14: 39.13        Core15: 33.30        
Core16: 37.49        Core17: 32.40        
Core18: 41.00        Core19: 20.39        
Core20: 37.14        Core21: 12.33        
Core22: 40.53        Core23: 31.93        
Core24: 33.72        Core25: 14.34        
Core26: 30.52        Core27: 28.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 28.56
DDR read Latency(ns)
Socket0: 1243.06
Socket1: 1029.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 37.20        
Core2: 22.02        Core3: 34.75        
Core4: 19.95        Core5: 37.11        
Core6: 28.87        Core7: 37.49        
Core8: 22.58        Core9: 33.58        
Core10: 24.62        Core11: 34.59        
Core12: 12.52        Core13: 35.02        
Core14: 39.29        Core15: 34.80        
Core16: 39.11        Core17: 32.73        
Core18: 40.94        Core19: 21.89        
Core20: 38.10        Core21: 29.80        
Core22: 40.29        Core23: 31.57        
Core24: 33.53        Core25: 25.77        
Core26: 37.95        Core27: 29.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.36
Socket1: 32.67
DDR read Latency(ns)
Socket0: 1265.99
Socket1: 915.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20527
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412763578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412768330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206459153; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206459153; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206455505; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206455505; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206453092; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206453092; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206451449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206451449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005368137; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5815451; Consumed Joules: 354.95; Watts: 59.11; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4100962; Consumed DRAM Joules: 62.74; DRAM Watts: 10.45
S1P0; QPIClocks: 14412541874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412545322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206353361; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206353361; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206361043; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206361043; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206362949; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206362949; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206364961; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206364961; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005317306; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5687596; Consumed Joules: 347.14; Watts: 57.81; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4849193; Consumed DRAM Joules: 74.19; DRAM Watts: 12.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5101
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.42   0.47   0.88    1.20     141 M    168 M    0.16    0.18    0.03    0.04     7224     8189        8     62
   1    1     0.07   0.24   0.28    0.73      91 M     99 M    0.08    0.17    0.14    0.15     5712      204    10060     60
   2    0     0.06   0.66   0.09    0.60     893 K   2463 K    0.64    0.15    0.00    0.00       56       93        4     63
   3    1     0.13   0.99   0.13    0.60    6955 K   8282 K    0.16    0.22    0.01    0.01      168      140       10     60
   4    0     0.10   0.41   0.25    0.68      24 M     36 M    0.32    0.49    0.02    0.04      224      797       20     63
   5    1     0.07   0.25   0.28    0.73      91 M     99 M    0.09    0.17    0.13    0.14     5936        5    10572     60
   6    0     0.06   0.84   0.07    0.60    1378 K   3831 K    0.64    0.12    0.00    0.01      112       18        0     63
   7    1     0.12   0.19   0.66    1.20     139 M    157 M    0.11    0.15    0.11    0.13      392        5     1299     59
   8    0     0.07   0.36   0.20    0.61      24 M     33 M    0.29    0.45    0.03    0.05      672      756      147     62
   9    1     0.05   0.82   0.06    0.60    2837 K   3733 K    0.24    0.30    0.01    0.01      168       38        3     59
  10    0     0.06   0.85   0.07    0.60    1271 K   3703 K    0.66    0.39    0.00    0.01      280      151        7     62
  11    1     0.16   0.46   0.36    0.82      72 M     85 M    0.16    0.21    0.04    0.05     4368       18     8376     59
  12    0     0.16   0.39   0.39    0.86      11 M     42 M    0.74    0.56    0.01    0.03      168       49        1     63
  13    1     0.00   0.33   0.00    0.60     150 K    290 K    0.48    0.14    0.01    0.02      280       10        3     59
  14    0     0.06   0.10   0.61    1.19     145 M    163 M    0.11    0.13    0.23    0.26     7952       73    17058     62
  15    1     0.04   0.10   0.35    0.81     132 M    142 M    0.07    0.14    0.36    0.39     7168     5716        5     59
  16    0     0.05   0.83   0.07    0.60    3222 K   3806 K    0.15    0.33    0.01    0.01        0       36        4     63
  17    1     0.06   0.92   0.07    0.60    3539 K   5191 K    0.32    0.19    0.01    0.01        0        3        0     60
  18    0     0.07   0.25   0.29    0.74      85 M     94 M    0.10    0.17    0.12    0.13     3080       36     9925     63
  19    1     0.11   0.41   0.28    0.73      33 M     47 M    0.29    0.40    0.03    0.04     2352     1653        2     61
  20    0     0.00   0.27   0.00    0.60     134 K    224 K    0.40    0.07    0.02    0.03        0        5        2     63
  21    1     0.09   0.25   0.37    0.84     104 M    116 M    0.10    0.20    0.11    0.13     3024     5933        4     61
  22    0     0.16   0.22   0.73    1.20     130 M    152 M    0.14    0.16    0.08    0.09     5880      196    12707     63
  23    1     0.02   0.58   0.04    0.60    1390 K   1790 K    0.22    0.09    0.01    0.01      168       50       19     62
  24    0     0.05   0.60   0.09    0.60    2990 K   3522 K    0.15    0.10    0.01    0.01        0       20        2     64
  25    1     0.05   0.28   0.19    0.60      36 M     46 M    0.21    0.38    0.07    0.09     1848     1890        2     61
  26    0     0.07   0.22   0.33    0.81      94 M    104 M    0.09    0.17    0.13    0.14     5656       10     9617     63
  27    1     0.04   0.63   0.07    0.61    1515 K   2174 K    0.30    0.21    0.00    0.01      168       22        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.34   0.29    0.92     666 M    813 M    0.18    0.24    0.05    0.06    31304    10429    49502     56
 SKT    1     0.07   0.33   0.22    0.80     719 M    817 M    0.12    0.20    0.07    0.08    31752    15687    30356     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.26    0.86    1386 M   1631 M    0.15    0.22    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:   72 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.84 %

 C1 core residency: 58.24 %; C3 core residency: 2.10 %; C6 core residency: 9.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       48 G     48 G   |   50%    50%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  180 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.58    54.53     299.58      52.49         132.71
 SKT   1    61.73    69.28     291.68      61.88         123.34
---------------------------------------------------------------------------------------------------------------
       *    106.31    123.81     591.25     114.37         127.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51eb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3015.35 --||-- Mem Ch  0: Reads (MB/s):  2691.62 --|
|--            Writes(MB/s):  3002.64 --||--            Writes(MB/s):  3283.67 --|
|-- Mem Ch  1: Reads (MB/s):  2984.95 --||-- Mem Ch  1: Reads (MB/s):  2682.05 --|
|--            Writes(MB/s):  2991.60 --||--            Writes(MB/s):  3277.17 --|
|-- Mem Ch  2: Reads (MB/s):  2991.42 --||-- Mem Ch  2: Reads (MB/s):  2697.86 --|
|--            Writes(MB/s):  2994.68 --||--            Writes(MB/s):  3282.01 --|
|-- Mem Ch  3: Reads (MB/s):  3007.78 --||-- Mem Ch  3: Reads (MB/s):  2710.28 --|
|--            Writes(MB/s):  2996.40 --||--            Writes(MB/s):  3281.81 --|
|-- NODE 0 Mem Read (MB/s) : 11999.50 --||-- NODE 1 Mem Read (MB/s) : 10781.81 --|
|-- NODE 0 Mem Write(MB/s) : 11985.32 --||-- NODE 1 Mem Write(MB/s) : 13124.66 --|
|-- NODE 0 P. Write (T/s):     148384 --||-- NODE 1 P. Write (T/s):     141371 --|
|-- NODE 0 Memory (MB/s):    23984.82 --||-- NODE 1 Memory (MB/s):    23906.47 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22781.30                --|
            |--                System Write Throughput(MB/s):      25109.99                --|
            |--               System Memory Throughput(MB/s):      47891.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 52c1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     409 K       928 K    25 M   261 M    200 M     0     298 K
 1     801 K       779 K    23 M   228 M    212 M     0     660 K
-----------------------------------------------------------------------
 *    1211 K      1707 K    49 M   489 M    413 M     0     958 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.66        Core1: 44.66        
Core2: 29.37        Core3: 39.06        
Core4: 25.46        Core5: 35.27        
Core6: 37.17        Core7: 46.08        
Core8: 36.56        Core9: 36.70        
Core10: 34.64        Core11: 46.10        
Core12: 36.06        Core13: 30.12        
Core14: 39.00        Core15: 14.24        
Core16: 43.04        Core17: 37.89        
Core18: 40.45        Core19: 23.42        
Core20: 32.59        Core21: 23.38        
Core22: 39.84        Core23: 30.59        
Core24: 39.13        Core25: 31.82        
Core26: 38.36        Core27: 25.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.41
Socket1: 32.07
DDR read Latency(ns)
Socket0: 907.81
Socket1: 1134.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.74        Core1: 44.56        
Core2: 29.22        Core3: 41.19        
Core4: 25.45        Core5: 35.25        
Core6: 36.54        Core7: 46.77        
Core8: 36.34        Core9: 36.01        
Core10: 34.70        Core11: 46.21        
Core12: 36.04        Core13: 30.35        
Core14: 39.04        Core15: 13.99        
Core16: 39.40        Core17: 36.11        
Core18: 40.30        Core19: 23.61        
Core20: 32.12        Core21: 23.05        
Core22: 39.65        Core23: 30.41        
Core24: 38.98        Core25: 31.43        
Core26: 38.01        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 31.94
DDR read Latency(ns)
Socket0: 920.46
Socket1: 1139.88
irq_total: 206218.866864095
cpu_total: 26.28
cpu_0: 45.48
cpu_1: 44.35
cpu_2: 6.38
cpu_3: 9.77
cpu_4: 49.40
cpu_5: 62.83
cpu_6: 1.06
cpu_7: 41.95
cpu_8: 37.10
cpu_9: 0.27
cpu_10: 0.66
cpu_11: 43.75
cpu_12: 36.04
cpu_13: 11.77
cpu_14: 51.33
cpu_15: 45.08
cpu_16: 0.20
cpu_17: 0.27
cpu_18: 35.90
cpu_19: 26.40
cpu_20: 6.05
cpu_21: 31.52
cpu_22: 48.67
cpu_23: 8.64
cpu_24: 1.20
cpu_25: 39.63
cpu_26: 37.57
cpu_27: 12.77
enp130s0f0_tx_packets: 37599
enp130s0f1_tx_packets: 73423
enp4s0f0_tx_packets: 12228
enp4s0f1_tx_packets: 33555
Total_tx_packets: 156805
enp130s0f0_rx_packets: 730975
enp130s0f1_rx_packets: 760228
enp4s0f0_rx_packets: 675970
enp4s0f1_rx_packets: 729655
Total_rx_packets: 2896828
enp130s0f0_tx_bytes: 2481584
enp130s0f1_tx_bytes: 4845937
enp4s0f0_tx_bytes: 807049
enp4s0f1_tx_bytes: 2214657
Total_tx_bytes: 10349227
enp130s0f0_tx_bytes_phy: 2709795
enp130s0f1_tx_bytes_phy: 5454417
enp4s0f0_tx_bytes_phy: 871303
enp4s0f1_tx_bytes_phy: 2431997
Total_tx_bytes_phy: 11467512
enp130s0f0_rx_packets_phy: 730967
enp130s0f1_rx_packets_phy: 760229
enp4s0f0_rx_packets_phy: 675937
enp4s0f1_rx_packets_phy: 729657
Total_rx_packets_phy: 2896790
enp130s0f0_rx_bytes: 6548833282
enp130s0f1_rx_bytes: 6830006200
enp4s0f0_rx_bytes: 6056505885
enp4s0f1_rx_bytes: 6549408652
Total_rx_bytes: 25984754019
enp130s0f0_tx_packets_phy: 38815
enp130s0f1_tx_packets_phy: 78341
enp4s0f0_tx_packets_phy: 12467
enp4s0f1_tx_packets_phy: 34854
Total_tx_packets_phy: 164477
enp130s0f0_rx_bytes_phy: 6591843425
enp130s0f1_rx_bytes_phy: 6855684968
enp4s0f0_rx_bytes_phy: 6095575404
enp4s0f1_rx_bytes_phy: 6580041765
Total_rx_bytes_phy: 26123145562


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.80        Core1: 44.40        
Core2: 28.45        Core3: 36.29        
Core4: 25.22        Core5: 34.94        
Core6: 32.27        Core7: 46.73        
Core8: 35.84        Core9: 35.30        
Core10: 34.46        Core11: 46.02        
Core12: 35.17        Core13: 30.34        
Core14: 39.97        Core15: 17.21        
Core16: 38.96        Core17: 29.77        
Core18: 39.71        Core19: 22.83        
Core20: 29.69        Core21: 22.49        
Core22: 39.59        Core23: 30.14        
Core24: 39.45        Core25: 32.33        
Core26: 37.26        Core27: 25.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.06
Socket1: 32.14
DDR read Latency(ns)
Socket0: 924.03
Socket1: 1132.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.90        Core1: 43.74        
Core2: 28.98        Core3: 40.95        
Core4: 24.51        Core5: 34.79        
Core6: 36.57        Core7: 46.88        
Core8: 36.49        Core9: 39.01        
Core10: 34.40        Core11: 45.95        
Core12: 35.82        Core13: 30.33        
Core14: 44.30        Core15: 21.18        
Core16: 41.33        Core17: 42.49        
Core18: 39.41        Core19: 21.36        
Core20: 31.51        Core21: 23.65        
Core22: 40.20        Core23: 31.39        
Core24: 38.95        Core25: 34.85        
Core26: 37.89        Core27: 25.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.33
Socket1: 32.65
DDR read Latency(ns)
Socket0: 932.16
Socket1: 1089.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.71        Core1: 43.65        
Core2: 28.99        Core3: 39.67        
Core4: 24.59        Core5: 34.58        
Core6: 35.17        Core7: 46.85        
Core8: 36.63        Core9: 36.43        
Core10: 34.00        Core11: 46.01        
Core12: 35.88        Core13: 30.39        
Core14: 44.36        Core15: 21.24        
Core16: 45.05        Core17: 39.65        
Core18: 39.22        Core19: 21.51        
Core20: 31.90        Core21: 23.47        
Core22: 40.49        Core23: 31.65        
Core24: 39.23        Core25: 34.85        
Core26: 38.37        Core27: 25.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.41
Socket1: 32.62
DDR read Latency(ns)
Socket0: 935.03
Socket1: 1085.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.82        Core1: 44.28        
Core2: 29.01        Core3: 42.03        
Core4: 25.09        Core5: 35.28        
Core6: 35.98        Core7: 46.93        
Core8: 36.52        Core9: 38.05        
Core10: 34.76        Core11: 46.10        
Core12: 36.02        Core13: 30.64        
Core14: 41.18        Core15: 18.48        
Core16: 39.12        Core17: 41.90        
Core18: 39.72        Core19: 22.58        
Core20: 31.85        Core21: 23.13        
Core22: 39.98        Core23: 30.90        
Core24: 38.70        Core25: 33.17        
Core26: 37.86        Core27: 25.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.44
Socket1: 32.51
DDR read Latency(ns)
Socket0: 924.60
Socket1: 1118.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21601
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412134538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412139342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206131250; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206131250; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206130719; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206130719; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206129946; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206129946; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206129286; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206129286; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005088843; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5749675; Consumed Joules: 350.93; Watts: 58.44; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4401087; Consumed DRAM Joules: 67.34; DRAM Watts: 11.21
S1P0; QPIClocks: 14411939870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411942526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206097542; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206097542; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206045371; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206045371; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206045634; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206045634; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206045508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206045508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005055363; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5560107; Consumed Joules: 339.36; Watts: 56.51; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4421368; Consumed DRAM Joules: 67.65; DRAM Watts: 11.27
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5533
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.17   0.29   0.58    1.20     114 M    130 M    0.12    0.15    0.07    0.08     5600     8398      208     63
   1    1     0.08   0.24   0.32    0.78      87 M     96 M    0.10    0.14    0.11    0.12      784      252      483     61
   2    0     0.04   0.76   0.05    0.60    1343 K   3144 K    0.57    0.18    0.00    0.01      224       52        6     62
   3    1     0.07   0.75   0.09    0.60    4488 K   5018 K    0.11    0.25    0.01    0.01       56       36        8     60
   4    0     0.29   0.45   0.63    1.21      98 M    118 M    0.16    0.23    0.03    0.04     1848     2778        9     63
   5    1     0.48   0.64   0.75    1.20      80 M    102 M    0.21    0.18    0.02    0.02     3360      787     8374     60
   6    0     0.00   0.12   0.02    0.60     121 K    651 K    0.81    0.07    0.01    0.03        0        1        1     63
   7    1     0.06   0.16   0.38    0.86      97 M    107 M    0.09    0.14    0.16    0.18     6888       45     8009     59
   8    0     0.06   0.21   0.31    0.77      98 M    107 M    0.08    0.15    0.15    0.17     4984     7908      178     63
   9    1     0.00   0.25   0.00    0.60     124 K    237 K    0.48    0.09    0.02    0.03       56        0        3     60
  10    0     0.00   0.13   0.01    0.60     102 K    505 K    0.80    0.08    0.01    0.03       56        4        1     62
  11    1     0.10   0.24   0.40    0.88      97 M    108 M    0.10    0.13    0.10    0.11     5600       26     7929     59
  12    0     0.06   0.22   0.30    0.75      99 M    108 M    0.08    0.15    0.15    0.17     3080     7364       49     63
  13    1     0.08   0.77   0.11    0.60    3367 K   4495 K    0.25    0.33    0.00    0.01      392      161       15     59
  14    0     0.12   0.17   0.69    1.21     152 M    171 M    0.11    0.13    0.13    0.15     1064       49     1758     62
  15    1     0.12   0.35   0.34    0.81      15 M     46 M    0.66    0.54    0.01    0.04      336      363        0     59
  16    0     0.00   0.25   0.00    0.60     150 K    232 K    0.35    0.08    0.02    0.03        0       14        1     63
  17    1     0.00   0.25   0.00    0.60      62 K    109 K    0.43    0.09    0.02    0.03        0        1        1     60
  18    0     0.06   0.24   0.24    0.67      81 M     88 M    0.08    0.17    0.15    0.16     2912       41     9360     64
  19    1     0.05   0.29   0.18    0.60      26 M     36 M    0.26    0.44    0.05    0.07     2016     1026        4     61
  20    0     0.04   0.78   0.05    0.60    1152 K   2818 K    0.59    0.12    0.00    0.01      504        6       40     63
  21    1     0.11   0.48   0.23    0.66      29 M     40 M    0.27    0.42    0.03    0.04     1792     1044        0     62
  22    0     0.05   0.10   0.49    0.99     142 M    156 M    0.09    0.13    0.29    0.32     8176       54    21798     64
  23    1     0.08   0.62   0.12    0.60    2759 K   4084 K    0.32    0.11    0.00    0.01      112       81       18     62
  24    0     0.01   0.40   0.02    0.60     562 K    763 K    0.26    0.06    0.01    0.01      224       14        0     64
  25    1     0.04   0.11   0.32    0.77     102 M    111 M    0.08    0.20    0.29    0.32     9688     4842       10     61
  26    0     0.11   0.37   0.31    0.77      82 M     91 M    0.09    0.19    0.07    0.08     3360       36     9463     64
  27    1     0.09   0.77   0.11    0.60    2412 K   4565 K    0.47    0.46    0.00    0.01        0       66        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.27   0.26    0.95     874 M    981 M    0.11    0.16    0.09    0.10    32032    26719    42872     56
 SKT    1     0.10   0.40   0.24    0.81     550 M    667 M    0.18    0.25    0.04    0.05    31080     8730    24856     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.33   0.25    0.88    1425 M   1649 M    0.14    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.59 %

 C1 core residency: 47.28 %; C3 core residency: 1.98 %; C6 core residency: 22.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       39 G     39 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  163 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    61.33    62.93     293.59      56.03         126.79
 SKT   1    48.59    57.17     284.10      56.62         140.95
---------------------------------------------------------------------------------------------------------------
       *    109.92    120.10     577.69     112.65         132.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5617
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3173.71 --||-- Mem Ch  0: Reads (MB/s):  2724.38 --|
|--            Writes(MB/s):  3245.02 --||--            Writes(MB/s):  3467.55 --|
|-- Mem Ch  1: Reads (MB/s):  3169.23 --||-- Mem Ch  1: Reads (MB/s):  2708.17 --|
|--            Writes(MB/s):  3234.70 --||--            Writes(MB/s):  3459.93 --|
|-- Mem Ch  2: Reads (MB/s):  3178.59 --||-- Mem Ch  2: Reads (MB/s):  2725.13 --|
|--            Writes(MB/s):  3237.84 --||--            Writes(MB/s):  3463.49 --|
|-- Mem Ch  3: Reads (MB/s):  3189.25 --||-- Mem Ch  3: Reads (MB/s):  2739.33 --|
|--            Writes(MB/s):  3241.05 --||--            Writes(MB/s):  3461.69 --|
|-- NODE 0 Mem Read (MB/s) : 12710.78 --||-- NODE 1 Mem Read (MB/s) : 10897.00 --|
|-- NODE 0 Mem Write(MB/s) : 12958.61 --||-- NODE 1 Mem Write(MB/s) : 13852.65 --|
|-- NODE 0 P. Write (T/s):     154465 --||-- NODE 1 P. Write (T/s):     149713 --|
|-- NODE 0 Memory (MB/s):    25669.39 --||-- NODE 1 Memory (MB/s):    24749.65 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      23607.78                --|
            |--                System Write Throughput(MB/s):      26811.26                --|
            |--               System Memory Throughput(MB/s):      50419.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56ee
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     339 K      1121 K    25 M   243 M    203 M     0     369 K
 1     643 K      1094 K    26 M   242 M    218 M     0     893 K
-----------------------------------------------------------------------
 *     982 K      2215 K    51 M   486 M    421 M     0    1263 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 38.11        
Core2: 28.46        Core3: 25.01        
Core4: 33.00        Core5: 37.77        
Core6: 35.67        Core7: 42.83        
Core8: 36.82        Core9: 36.40        
Core10: 28.61        Core11: 42.74        
Core12: 33.11        Core13: 23.71        
Core14: 40.15        Core15: 30.93        
Core16: 31.75        Core17: 24.37        
Core18: 41.06        Core19: 34.96        
Core20: 17.81        Core21: 12.62        
Core22: 29.76        Core23: 33.82        
Core24: 35.20        Core25: 24.03        
Core26: 39.46        Core27: 35.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.74
Socket1: 31.66
DDR read Latency(ns)
Socket0: 885.15
Socket1: 1034.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.66        Core1: 37.83        
Core2: 30.83        Core3: 24.75        
Core4: 32.14        Core5: 37.59        
Core6: 36.36        Core7: 42.75        
Core8: 36.89        Core9: 35.89        
Core10: 27.74        Core11: 44.38        
Core12: 35.48        Core13: 23.38        
Core14: 40.55        Core15: 33.52        
Core16: 33.77        Core17: 24.10        
Core18: 41.63        Core19: 35.33        
Core20: 23.99        Core21: 12.46        
Core22: 29.67        Core23: 34.03        
Core24: 35.09        Core25: 24.04        
Core26: 39.89        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.10
Socket1: 32.09
DDR read Latency(ns)
Socket0: 877.82
Socket1: 1012.14
irq_total: 275469.085848036
cpu_total: 26.81
cpu_0: 45.28
cpu_1: 36.50
cpu_2: 1.26
cpu_3: 24.47
cpu_4: 45.61
cpu_5: 35.24
cpu_6: 6.98
cpu_7: 46.28
cpu_8: 35.44
cpu_9: 6.85
cpu_10: 7.11
cpu_11: 43.48
cpu_12: 40.62
cpu_13: 6.91
cpu_14: 35.44
cpu_15: 43.82
cpu_16: 0.86
cpu_17: 1.40
cpu_18: 35.44
cpu_19: 42.02
cpu_20: 1.13
cpu_21: 41.22
cpu_22: 57.51
cpu_23: 3.26
cpu_24: 14.36
cpu_25: 31.32
cpu_26: 35.57
cpu_27: 25.20
enp130s0f0_rx_packets: 741362
enp130s0f1_rx_packets: 778929
enp4s0f0_rx_packets: 680082
enp4s0f1_rx_packets: 739959
Total_rx_packets: 2940332
enp130s0f0_tx_bytes: 6258739
enp130s0f1_tx_bytes: 2087335
enp4s0f0_tx_bytes: 1336600
enp4s0f1_tx_bytes: 2333329
Total_tx_bytes: 12016003
enp130s0f0_tx_packets: 94829
enp130s0f1_tx_packets: 31626
enp4s0f0_tx_packets: 20251
enp4s0f1_tx_packets: 35353
Total_tx_packets: 182059
enp130s0f0_tx_packets_phy: 95087
enp130s0f1_tx_packets_phy: 33188
enp4s0f0_tx_packets_phy: 20305
enp4s0f1_tx_packets_phy: 35639
Total_tx_packets_phy: 184219
enp130s0f0_rx_bytes_phy: 6685617870
enp130s0f1_rx_bytes_phy: 7024045028
enp4s0f0_rx_bytes_phy: 6132750737
enp4s0f1_rx_bytes_phy: 6672819850
Total_rx_bytes_phy: 26515233485
enp130s0f0_tx_bytes_phy: 6654599
enp130s0f1_tx_bytes_phy: 2313835
enp4s0f0_tx_bytes_phy: 1421039
enp4s0f1_tx_bytes_phy: 2493043
Total_tx_bytes_phy: 12882516
enp130s0f0_rx_packets_phy: 741363
enp130s0f1_rx_packets_phy: 778932
enp4s0f0_rx_packets_phy: 680086
enp4s0f1_rx_packets_phy: 739954
Total_rx_packets_phy: 2940335
enp130s0f0_rx_bytes: 6641963150
enp130s0f1_rx_bytes: 6977818647
enp4s0f0_rx_bytes: 6093208757
enp4s0f1_rx_bytes: 6629519282
Total_rx_bytes: 26342509836


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.04        Core1: 37.86        
Core2: 27.90        Core3: 24.77        
Core4: 31.31        Core5: 37.82        
Core6: 36.16        Core7: 42.82        
Core8: 36.76        Core9: 35.55        
Core10: 27.10        Core11: 43.86        
Core12: 32.46        Core13: 24.08        
Core14: 40.74        Core15: 34.86        
Core16: 26.11        Core17: 24.44        
Core18: 41.57        Core19: 35.41        
Core20: 25.13        Core21: 12.50        
Core22: 29.81        Core23: 34.34        
Core24: 34.86        Core25: 24.34        
Core26: 39.64        Core27: 37.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.53
Socket1: 32.30
DDR read Latency(ns)
Socket0: 899.33
Socket1: 1003.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.91        Core1: 37.60        
Core2: 29.17        Core3: 24.79        
Core4: 31.34        Core5: 37.69        
Core6: 36.49        Core7: 43.05        
Core8: 36.81        Core9: 36.03        
Core10: 27.32        Core11: 40.74        
Core12: 31.68        Core13: 23.64        
Core14: 40.73        Core15: 34.36        
Core16: 30.00        Core17: 24.06        
Core18: 41.51        Core19: 34.83        
Core20: 24.39        Core21: 12.51        
Core22: 29.98        Core23: 33.97        
Core24: 35.46        Core25: 23.97        
Core26: 39.10        Core27: 36.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.56
Socket1: 31.83
DDR read Latency(ns)
Socket0: 895.86
Socket1: 1008.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.39        Core1: 37.83        
Core2: 28.99        Core3: 24.88        
Core4: 30.91        Core5: 37.76        
Core6: 36.41        Core7: 43.06        
Core8: 36.67        Core9: 36.09        
Core10: 26.90        Core11: 43.09        
Core12: 31.83        Core13: 23.99        
Core14: 43.10        Core15: 33.00        
Core16: 30.61        Core17: 24.14        
Core18: 42.95        Core19: 35.76        
Core20: 24.56        Core21: 12.66        
Core22: 29.84        Core23: 31.39        
Core24: 35.04        Core25: 24.61        
Core26: 38.99        Core27: 36.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.77
Socket1: 32.07
DDR read Latency(ns)
Socket0: 915.55
Socket1: 1018.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.05        Core1: 38.02        
Core2: 32.31        Core3: 24.86        
Core4: 30.67        Core5: 37.79        
Core6: 36.37        Core7: 42.87        
Core8: 36.74        Core9: 34.95        
Core10: 26.76        Core11: 41.65        
Core12: 35.62        Core13: 23.74        
Core14: 41.89        Core15: 33.45        
Core16: 33.75        Core17: 24.07        
Core18: 42.42        Core19: 35.44        
Core20: 24.40        Core21: 12.75        
Core22: 29.92        Core23: 32.57        
Core24: 35.03        Core25: 23.91        
Core26: 39.76        Core27: 36.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.06
Socket1: 31.99
DDR read Latency(ns)
Socket0: 894.11
Socket1: 1014.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22671
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414330626; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414334874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207231142; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207231142; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207232303; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207232303; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207228465; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207228465; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207229276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207229276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006024150; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5788411; Consumed Joules: 353.30; Watts: 58.82; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4466799; Consumed DRAM Joules: 68.34; DRAM Watts: 11.38
S1P0; QPIClocks: 14414137230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414140002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207325257; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207325257; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207232852; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207232852; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207234750; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207234750; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207236006; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207236006; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006050353; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5822139; Consumed Joules: 355.36; Watts: 59.17; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4694448; Consumed DRAM Joules: 71.83; DRAM Watts: 11.96
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5960
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.21   0.41    0.89     118 M    131 M    0.10    0.17    0.13    0.15     4480     7871       11     63
   1    1     0.09   0.28   0.33    0.79      79 M     89 M    0.11    0.18    0.09    0.10     2576      225     8271     60
   2    0     0.01   0.39   0.02    0.60     382 K    906 K    0.58    0.08    0.01    0.01       56       23        2     63
   3    1     0.17   0.74   0.23    0.65    5354 K     12 M    0.57    0.38    0.00    0.01       56       81       29     60
   4    0     0.09   0.20   0.43    0.91     119 M    133 M    0.10    0.18    0.14    0.15     4760     8393       72     63
   5    1     0.08   0.29   0.29    0.74      82 M     91 M    0.10    0.19    0.10    0.11     3472        8     9237     60
   6    0     0.05   0.81   0.06    0.60    2997 K   3846 K    0.22    0.27    0.01    0.01       56       12        0     63
   7    1     0.11   0.22   0.49    1.00     101 M    114 M    0.11    0.15    0.09    0.11     6496       93     8977     59
   8    0     0.06   0.20   0.27    0.72      98 M    106 M    0.07    0.15    0.18    0.19     4200     7492      153     62
   9    1     0.05   0.80   0.06    0.60    2854 K   3864 K    0.26    0.23    0.01    0.01      280       25        8     59
  10    0     0.06   0.94   0.06    0.60    1305 K   3568 K    0.63    0.16    0.00    0.01       56       16        1     62
  11    1     0.12   0.29   0.41    0.89      97 M    108 M    0.10    0.15    0.08    0.09     5040       16     8961     59
  12    0     0.11   0.29   0.38    0.85      94 M    105 M    0.10    0.18    0.09    0.10     4480     7324        1     62
  13    1     0.05   0.85   0.06    0.60    1106 K   3502 K    0.68    0.39    0.00    0.01       56       91        5     59
  14    0     0.06   0.22   0.28    0.74      91 M    100 M    0.09    0.16    0.15    0.16     1960       80     9529     63
  15    1     0.05   0.13   0.39    0.86     128 M    140 M    0.09    0.16    0.25    0.27     5264     8632       24     58
  16    0     0.00   0.21   0.02    0.60     174 K    632 K    0.72    0.09    0.01    0.02       56       36        0     63
  17    1     0.01   0.33   0.03    0.60     194 K   1415 K    0.86    0.04    0.00    0.01       56       28        2     59
  18    0     0.05   0.20   0.27    0.72      92 M    100 M    0.08    0.16    0.17    0.19     3528       33     9078     63
  19    1     0.03   0.09   0.36    0.83     131 M    142 M    0.07    0.14    0.42    0.45     6496     9932       61     60
  20    0     0.01   0.34   0.03    0.60     194 K   1204 K    0.84    0.05    0.00    0.01        0        5        0     63
  21    1     0.18   0.40   0.44    0.91      12 M     33 M    0.63    0.71    0.01    0.02      448      488        0     60
  22    0     0.24   0.32   0.77    1.20     142 M    157 M    0.09    0.28    0.06    0.06     4536       58    19509     63
  23    1     0.03   0.59   0.04    0.60    1395 K   1760 K    0.21    0.09    0.01    0.01      112       93       14     61
  24    0     0.11   1.00   0.11    0.60    6130 K   7809 K    0.22    0.19    0.01    0.01      168       37      141     64
  25    1     0.10   0.41   0.23    0.66      34 M     45 M    0.24    0.38    0.04    0.05      504     1754        2     60
  26    0     0.09   0.34   0.27    0.72      79 M     88 M    0.10    0.17    0.09    0.10     2968       99     8083     63
  27    1     0.19   0.74   0.26    0.69      11 M     13 M    0.16    0.27    0.01    0.01      504      407       14     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.30   0.24    0.84     848 M    941 M    0.10    0.19    0.08    0.09    31304    31479    46579     56
 SKT    1     0.09   0.35   0.26    0.80     690 M    801 M    0.14    0.24    0.05    0.06    31360    21873    35605     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.33   0.25    0.82    1539 M   1743 M    0.12    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.63 %

 C1 core residency: 58.68 %; C3 core residency: 5.66 %; C6 core residency: 5.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       45 G     45 G   |   47%    47%   
 SKT    1       41 G     41 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  173 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    62.78    64.06     294.83      56.52         124.41
 SKT   1    53.68    68.52     296.37      60.07         129.89
---------------------------------------------------------------------------------------------------------------
       *    116.46    132.58     591.20     116.59         126.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a45
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3176.80 --||-- Mem Ch  0: Reads (MB/s):  2667.57 --|
|--            Writes(MB/s):  3074.57 --||--            Writes(MB/s):  3153.06 --|
|-- Mem Ch  1: Reads (MB/s):  3158.71 --||-- Mem Ch  1: Reads (MB/s):  2673.71 --|
|--            Writes(MB/s):  3066.05 --||--            Writes(MB/s):  3151.37 --|
|-- Mem Ch  2: Reads (MB/s):  3159.90 --||-- Mem Ch  2: Reads (MB/s):  2686.85 --|
|--            Writes(MB/s):  3068.96 --||--            Writes(MB/s):  3155.75 --|
|-- Mem Ch  3: Reads (MB/s):  3171.75 --||-- Mem Ch  3: Reads (MB/s):  2678.10 --|
|--            Writes(MB/s):  3067.74 --||--            Writes(MB/s):  3149.43 --|
|-- NODE 0 Mem Read (MB/s) : 12667.17 --||-- NODE 1 Mem Read (MB/s) : 10706.23 --|
|-- NODE 0 Mem Write(MB/s) : 12277.33 --||-- NODE 1 Mem Write(MB/s) : 12609.60 --|
|-- NODE 0 P. Write (T/s):     156166 --||-- NODE 1 P. Write (T/s):     146100 --|
|-- NODE 0 Memory (MB/s):    24944.49 --||-- NODE 1 Memory (MB/s):    23315.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      23373.39                --|
            |--                System Write Throughput(MB/s):      24886.93                --|
            |--               System Memory Throughput(MB/s):      48260.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b1b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     215 K      1004 K    24 M   222 M    192 M     0     143 K
 1     542 K       798 K    21 M   223 M    199 M     0     466 K
-----------------------------------------------------------------------
 *     758 K      1803 K    46 M   446 M    392 M     0     610 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.15        Core1: 47.08        
Core2: 29.39        Core3: 43.62        
Core4: 38.29        Core5: 49.36        
Core6: 35.49        Core7: 48.23        
Core8: 38.47        Core9: 35.31        
Core10: 43.35        Core11: 50.34        
Core12: 38.63        Core13: 43.85        
Core14: 45.73        Core15: 37.72        
Core16: 40.89        Core17: 41.54        
Core18: 43.54        Core19: 26.94        
Core20: 52.24        Core21: 30.68        
Core22: 39.77        Core23: 33.57        
Core24: 47.83        Core25: 24.62        
Core26: 42.54        Core27: 35.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.67
Socket1: 39.01
DDR read Latency(ns)
Socket0: 900.62
Socket1: 1047.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.63        Core1: 48.26        
Core2: 29.77        Core3: 43.81        
Core4: 38.61        Core5: 50.14        
Core6: 36.02        Core7: 48.50        
Core8: 38.68        Core9: 40.06        
Core10: 43.63        Core11: 50.72        
Core12: 38.70        Core13: 51.74        
Core14: 47.15        Core15: 38.94        
Core16: 49.46        Core17: 40.91        
Core18: 45.97        Core19: 24.24        
Core20: 54.54        Core21: 30.98        
Core22: 39.81        Core23: 35.21        
Core24: 47.66        Core25: 25.54        
Core26: 43.11        Core27: 31.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.29
Socket1: 39.14
DDR read Latency(ns)
Socket0: 906.61
Socket1: 1053.22
irq_total: 136263.037831566
cpu_total: 26.25
cpu_0: 36.10
cpu_1: 47.34
cpu_2: 1.20
cpu_3: 4.45
cpu_4: 36.30
cpu_5: 42.09
cpu_6: 6.52
cpu_7: 45.94
cpu_8: 38.70
cpu_9: 26.53
cpu_10: 0.80
cpu_11: 39.03
cpu_12: 35.84
cpu_13: 0.13
cpu_14: 48.54
cpu_15: 41.76
cpu_16: 0.13
cpu_17: 8.51
cpu_18: 36.04
cpu_19: 34.31
cpu_20: 13.83
cpu_21: 35.31
cpu_22: 58.38
cpu_23: 7.51
cpu_24: 7.11
cpu_25: 40.23
cpu_26: 37.30
cpu_27: 5.05
enp130s0f0_rx_bytes_phy: 6342973004
enp130s0f1_rx_bytes_phy: 6299837197
enp4s0f0_rx_bytes_phy: 5919473082
enp4s0f1_rx_bytes_phy: 6238629819
Total_rx_bytes_phy: 24800913102
enp130s0f0_tx_packets: 54252
enp130s0f1_tx_packets: 28070
enp4s0f0_tx_packets: 9048
enp4s0f1_tx_packets: 12202
Total_tx_packets: 103572
enp130s0f0_tx_bytes_phy: 4317005
enp130s0f1_tx_bytes_phy: 2937308
enp4s0f0_tx_bytes_phy: 793103
enp4s0f1_tx_bytes_phy: 1372553
Total_tx_bytes_phy: 9419969
enp130s0f0_rx_bytes: 6312036049
enp130s0f1_rx_bytes: 6258969340
enp4s0f0_rx_bytes: 5881588201
enp4s0f1_rx_bytes: 6198210965
Total_rx_bytes: 24650804555
enp130s0f0_tx_bytes: 3580657
enp130s0f1_tx_bytes: 1852628
enp4s0f0_tx_bytes: 597227
enp4s0f1_tx_bytes: 805360
Total_tx_bytes: 6835872
enp130s0f0_tx_packets_phy: 62367
enp130s0f1_tx_packets_phy: 43264
enp4s0f0_tx_packets_phy: 11543
enp4s0f1_tx_packets_phy: 20301
Total_tx_packets_phy: 137475
enp130s0f0_rx_packets_phy: 703368
enp130s0f1_rx_packets_phy: 698586
enp4s0f0_rx_packets_phy: 656407
enp4s0f1_rx_packets_phy: 691799
Total_rx_packets_phy: 2750160
enp130s0f0_rx_packets: 703368
enp130s0f1_rx_packets: 698613
enp4s0f0_rx_packets: 656430
enp4s0f1_rx_packets: 691783
Total_rx_packets: 2750194


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.22        Core1: 45.65        
Core2: 31.32        Core3: 41.36        
Core4: 38.38        Core5: 49.39        
Core6: 35.00        Core7: 48.07        
Core8: 38.58        Core9: 37.68        
Core10: 43.68        Core11: 50.48        
Core12: 38.68        Core13: 35.24        
Core14: 45.85        Core15: 31.85        
Core16: 24.01        Core17: 39.86        
Core18: 46.03        Core19: 17.48        
Core20: 52.39        Core21: 30.49        
Core22: 39.68        Core23: 28.45        
Core24: 47.95        Core25: 24.19        
Core26: 41.73        Core27: 28.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.84
Socket1: 36.48
DDR read Latency(ns)
Socket0: 902.50
Socket1: 1130.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 44.85        
Core2: 28.90        Core3: 40.58        
Core4: 38.27        Core5: 48.61        
Core6: 33.82        Core7: 45.07        
Core8: 38.32        Core9: 37.93        
Core10: 41.83        Core11: 50.11        
Core12: 38.36        Core13: 48.32        
Core14: 45.12        Core15: 36.11        
Core16: 44.21        Core17: 40.17        
Core18: 43.62        Core19: 25.46        
Core20: 51.87        Core21: 19.52        
Core22: 40.93        Core23: 32.57        
Core24: 46.28        Core25: 18.91        
Core26: 32.93        Core27: 35.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.60
Socket1: 35.78
DDR read Latency(ns)
Socket0: 888.36
Socket1: 1129.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.14        Core1: 46.85        
Core2: 29.73        Core3: 41.26        
Core4: 38.35        Core5: 48.28        
Core6: 35.65        Core7: 43.92        
Core8: 38.58        Core9: 37.64        
Core10: 44.23        Core11: 50.36        
Core12: 38.60        Core13: 46.36        
Core14: 45.35        Core15: 36.62        
Core16: 43.57        Core17: 39.70        
Core18: 43.23        Core19: 25.55        
Core20: 51.52        Core21: 14.75        
Core22: 41.42        Core23: 32.86        
Core24: 47.31        Core25: 13.98        
Core26: 28.96        Core27: 35.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.93
Socket1: 34.43
DDR read Latency(ns)
Socket0: 890.04
Socket1: 1213.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.20        Core1: 46.83        
Core2: 30.01        Core3: 40.59        
Core4: 38.37        Core5: 48.38        
Core6: 34.90        Core7: 43.98        
Core8: 38.66        Core9: 36.93        
Core10: 44.16        Core11: 50.46        
Core12: 38.65        Core13: 47.43        
Core14: 44.79        Core15: 33.35        
Core16: 46.15        Core17: 38.77        
Core18: 42.84        Core19: 25.09        
Core20: 51.89        Core21: 14.77        
Core22: 41.70        Core23: 31.36        
Core24: 47.39        Core25: 13.78        
Core26: 28.74        Core27: 35.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.83
Socket1: 33.91
DDR read Latency(ns)
Socket0: 885.37
Socket1: 1244.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23739
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413464518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413469166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206799190; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206799190; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206802166; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206802166; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206804773; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206804773; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206804022; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206804022; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005682177; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5519325; Consumed Joules: 336.87; Watts: 56.10; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4396698; Consumed DRAM Joules: 67.27; DRAM Watts: 11.20
S1P0; QPIClocks: 14413535242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413539810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206846728; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206846728; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206848630; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206848630; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206851611; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206851611; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206854546; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206854546; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005736977; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5625260; Consumed Joules: 343.34; Watts: 57.18; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4547804; Consumed DRAM Joules: 69.58; DRAM Watts: 11.59
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d8d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.04   0.13   0.27    0.71     101 M    109 M    0.07    0.14    0.29    0.31     4088     7196        7     64
   1    1     0.11   0.22   0.51    1.01     100 M    112 M    0.11    0.15    0.09    0.10     5600      198     8719     60
   2    0     0.01   0.28   0.02    0.60     245 K   1099 K    0.78    0.06    0.00    0.02      112        7        3     63
   3    1     0.03   0.55   0.06    0.60    2078 K   2379 K    0.13    0.10    0.01    0.01       56       85       31     60
   4    0     0.03   0.10   0.27    0.72     103 M    110 M    0.07    0.14    0.39    0.42     4088     7546        3     64
   5    1     0.05   0.13   0.37    0.85      98 M    107 M    0.09    0.13    0.20    0.21     5376     3601     8171     60
   6    0     0.04   0.72   0.06    0.60    1218 K   2904 K    0.58    0.12    0.00    0.01      616      202      131     63
   7    1     0.10   0.23   0.44    0.92      93 M    105 M    0.11    0.14    0.09    0.10     6160       56     7599     60
   8    0     0.08   0.25   0.31    0.77      96 M    106 M    0.09    0.14    0.12    0.14     4760     7685       60     63
   9    1     0.20   1.10   0.18    0.60    7253 K     12 M    0.43    0.14    0.00    0.01      112       20      249     60
  10    0     0.00   0.12   0.01    0.60      76 K    465 K    0.84    0.08    0.00    0.03       56        7        0     62
  11    1     0.03   0.09   0.31    0.77      94 M    102 M    0.08    0.13    0.33    0.36     4816       23     7459     59
  12    0     0.04   0.14   0.27    0.71      99 M    106 M    0.07    0.14    0.27    0.29     3920     7261       16     63
  13    1     0.00   0.31   0.00    0.60      53 K     77 K    0.30    0.10    0.02    0.02       56        6        2     60
  14    0     0.08   0.16   0.49    0.98     113 M    126 M    0.10    0.13    0.14    0.16     4984       70     9255     63
  15    1     0.05   0.14   0.36    0.83     110 M    122 M    0.09    0.17    0.22    0.25     4984     7260        5     59
  16    0     0.00   0.24   0.00    0.60      52 K     75 K    0.31    0.08    0.02    0.03       56        8        1     63
  17    1     0.07   0.76   0.09    0.61    3164 K   3854 K    0.18    0.28    0.00    0.01       56       26        8     60
  18    0     0.06   0.19   0.29    0.76      86 M     94 M    0.08    0.17    0.15    0.16     2912       65     9713     64
  19    1     0.10   0.38   0.26    0.71      38 M     48 M    0.21    0.41    0.04    0.05     1624     1848        8     61
  20    0     0.07   0.72   0.10    0.60    7140 K   8596 K    0.17    0.10    0.01    0.01      224      145     2737     63
  21    1     0.11   0.38   0.28    0.73      51 M     63 M    0.20    0.27    0.05    0.06      168      110      101     61
  22    0     0.12   0.19   0.66    1.25     134 M    152 M    0.11    0.13    0.11    0.12     3024      522     7918     63
  23    1     0.06   0.93   0.06    0.60    1674 K   3065 K    0.45    0.29    0.00    0.01      112       74        3     62
  24    0     0.04   0.76   0.06    0.60    2338 K   3295 K    0.29    0.11    0.01    0.01      112       20        0     64
  25    1     0.06   0.18   0.34    0.81      61 M     75 M    0.19    0.36    0.10    0.12     2632     3320        2     61
  26    0     0.10   0.31   0.31    0.78      77 M     85 M    0.09    0.17    0.08    0.09     2408       52     7874     64
  27    1     0.04   0.59   0.07    0.61    1541 K   2206 K    0.30    0.14    0.00    0.01        0       21        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.22   0.22    0.83     824 M    907 M    0.09    0.14    0.12    0.13    31360    30786    37718     56
 SKT    1     0.07   0.30   0.24    0.80     663 M    761 M    0.13    0.21    0.07    0.08    31752    16648    32358     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.26   0.23    0.81    1488 M   1669 M    0.11    0.17    0.09    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   65 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.43 %

 C1 core residency: 46.76 %; C3 core residency: 5.90 %; C6 core residency: 18.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.59 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       39 G     39 G   |   40%    40%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  147 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    63.22    61.04     281.73      55.71         133.27
 SKT   1    52.77    63.32     289.60      58.45         150.16
---------------------------------------------------------------------------------------------------------------
       *    115.99    124.36     571.33     114.17         140.77
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e73
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2677.36 --||-- Mem Ch  0: Reads (MB/s):  2983.34 --|
|--            Writes(MB/s):  3182.27 --||--            Writes(MB/s):  3436.25 --|
|-- Mem Ch  1: Reads (MB/s):  2673.26 --||-- Mem Ch  1: Reads (MB/s):  2980.10 --|
|--            Writes(MB/s):  3177.19 --||--            Writes(MB/s):  3432.20 --|
|-- Mem Ch  2: Reads (MB/s):  2683.23 --||-- Mem Ch  2: Reads (MB/s):  2986.17 --|
|--            Writes(MB/s):  3180.27 --||--            Writes(MB/s):  3434.68 --|
|-- Mem Ch  3: Reads (MB/s):  2679.87 --||-- Mem Ch  3: Reads (MB/s):  2983.71 --|
|--            Writes(MB/s):  3177.77 --||--            Writes(MB/s):  3430.32 --|
|-- NODE 0 Mem Read (MB/s) : 10713.73 --||-- NODE 1 Mem Read (MB/s) : 11933.32 --|
|-- NODE 0 Mem Write(MB/s) : 12717.49 --||-- NODE 1 Mem Write(MB/s) : 13733.46 --|
|-- NODE 0 P. Write (T/s):     149022 --||-- NODE 1 P. Write (T/s):     153957 --|
|-- NODE 0 Memory (MB/s):    23431.22 --||-- NODE 1 Memory (MB/s):    25666.78 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22647.06                --|
            |--                System Write Throughput(MB/s):      26450.95                --|
            |--               System Memory Throughput(MB/s):      49098.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f48
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     379 K      1099 K    24 M   229 M    197 M     0     464 K
 1     482 K      1173 K    26 M   243 M    210 M     0     612 K
-----------------------------------------------------------------------
 *     861 K      2272 K    51 M   472 M    407 M     0    1077 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.73        Core1: 43.58        
Core2: 27.86        Core3: 33.93        
Core4: 35.16        Core5: 36.44        
Core6: 41.56        Core7: 37.45        
Core8: 34.05        Core9: 36.11        
Core10: 34.95        Core11: 38.20        
Core12: 34.60        Core13: 40.58        
Core14: 38.80        Core15: 32.58        
Core16: 23.54        Core17: 35.20        
Core18: 41.16        Core19: 34.03        
Core20: 23.87        Core21: 19.96        
Core22: 44.39        Core23: 30.63        
Core24: 29.73        Core25: 21.99        
Core26: 38.53        Core27: 33.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.28
Socket1: 32.77
DDR read Latency(ns)
Socket0: 940.31
Socket1: 982.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.02        Core1: 43.48        
Core2: 28.06        Core3: 34.57        
Core4: 33.22        Core5: 36.22        
Core6: 40.91        Core7: 38.06        
Core8: 34.15        Core9: 33.44        
Core10: 34.03        Core11: 38.22        
Core12: 34.53        Core13: 43.86        
Core14: 43.29        Core15: 34.36        
Core16: 23.75        Core17: 33.19        
Core18: 45.42        Core19: 27.28        
Core20: 23.62        Core21: 21.09        
Core22: 44.45        Core23: 28.16        
Core24: 28.40        Core25: 23.03        
Core26: 38.78        Core27: 24.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.15
Socket1: 32.33
DDR read Latency(ns)
Socket0: 961.21
Socket1: 998.27
irq_total: 212218.863261694
cpu_total: 25.03
cpu_0: 35.31
cpu_1: 47.21
cpu_2: 1.13
cpu_3: 1.46
cpu_4: 41.49
cpu_5: 35.64
cpu_6: 14.56
cpu_7: 44.22
cpu_8: 37.70
cpu_9: 6.65
cpu_10: 1.13
cpu_11: 31.98
cpu_12: 41.16
cpu_13: 0.13
cpu_14: 37.57
cpu_15: 47.61
cpu_16: 1.46
cpu_17: 8.98
cpu_18: 35.70
cpu_19: 43.28
cpu_20: 12.77
cpu_21: 26.06
cpu_22: 44.61
cpu_23: 5.32
cpu_24: 10.11
cpu_25: 47.14
cpu_26: 37.97
cpu_27: 2.86
enp130s0f0_rx_bytes_phy: 6609852815
enp130s0f1_rx_bytes_phy: 6977267527
enp4s0f0_rx_bytes_phy: 6084904307
enp4s0f1_rx_bytes_phy: 6595595101
Total_rx_bytes_phy: 26267619750
enp130s0f0_tx_bytes: 2724591
enp130s0f1_tx_bytes: 1897316
enp4s0f0_tx_bytes: 2202328
enp4s0f1_tx_bytes: 2418379
Total_tx_bytes: 9242614
enp130s0f0_tx_bytes_phy: 2891096
enp130s0f1_tx_bytes_phy: 2022623
enp4s0f0_tx_bytes_phy: 2336275
enp4s0f1_tx_bytes_phy: 2566463
Total_tx_bytes_phy: 9816457
enp130s0f0_rx_packets: 732953
enp130s0f1_rx_packets: 773705
enp4s0f0_rx_packets: 674768
enp4s0f1_rx_packets: 731379
Total_rx_packets: 2912805
enp130s0f0_rx_packets_phy: 732962
enp130s0f1_rx_packets_phy: 773714
enp4s0f0_rx_packets_phy: 674753
enp4s0f1_rx_packets_phy: 731384
Total_rx_packets_phy: 2912813
enp130s0f0_rx_bytes: 6566576603
enp130s0f1_rx_bytes: 6931346130
enp4s0f0_rx_bytes: 6045821411
enp4s0f1_rx_bytes: 6552739134
Total_rx_bytes: 26096483278
enp130s0f0_tx_packets_phy: 41303
enp130s0f1_tx_packets_phy: 28908
enp4s0f0_tx_packets_phy: 33375
enp4s0f1_tx_packets_phy: 36665
Total_tx_packets_phy: 140251
enp130s0f0_tx_packets: 41281
enp130s0f1_tx_packets: 28747
enp4s0f0_tx_packets: 33368
enp4s0f1_tx_packets: 36642
Total_tx_packets: 140038


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.36        Core1: 43.76        
Core2: 28.78        Core3: 33.94        
Core4: 33.86        Core5: 36.43        
Core6: 42.92        Core7: 40.03        
Core8: 34.49        Core9: 35.63        
Core10: 32.25        Core11: 41.08        
Core12: 34.98        Core13: 31.63        
Core14: 43.49        Core15: 33.94        
Core16: 24.67        Core17: 31.49        
Core18: 44.68        Core19: 30.76        
Core20: 23.73        Core21: 21.01        
Core22: 44.41        Core23: 28.82        
Core24: 28.32        Core25: 22.24        
Core26: 38.45        Core27: 27.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.25
Socket1: 33.21
DDR read Latency(ns)
Socket0: 948.99
Socket1: 985.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.14        Core1: 43.90        
Core2: 27.38        Core3: 33.27        
Core4: 32.67        Core5: 35.91        
Core6: 44.56        Core7: 40.19        
Core8: 23.02        Core9: 34.61        
Core10: 24.33        Core11: 37.11        
Core12: 34.26        Core13: 41.62        
Core14: 40.69        Core15: 32.45        
Core16: 23.21        Core17: 32.44        
Core18: 41.15        Core19: 34.66        
Core20: 21.05        Core21: 21.05        
Core22: 44.46        Core23: 30.46        
Core24: 26.53        Core25: 22.86        
Core26: 38.38        Core27: 34.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.92
Socket1: 33.56
DDR read Latency(ns)
Socket0: 1003.03
Socket1: 948.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.09        Core1: 43.66        
Core2: 28.83        Core3: 33.06        
Core4: 32.76        Core5: 35.54        
Core6: 45.78        Core7: 40.88        
Core8: 22.49        Core9: 35.12        
Core10: 24.00        Core11: 36.62        
Core12: 34.36        Core13: 45.03        
Core14: 40.50        Core15: 32.53        
Core16: 23.76        Core17: 32.75        
Core18: 41.15        Core19: 34.67        
Core20: 20.63        Core21: 21.16        
Core22: 44.45        Core23: 30.41        
Core24: 26.41        Core25: 22.94        
Core26: 38.25        Core27: 33.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.73
Socket1: 33.57
DDR read Latency(ns)
Socket0: 1013.42
Socket1: 949.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.88        Core1: 43.77        
Core2: 28.07        Core3: 34.66        
Core4: 32.43        Core5: 36.05        
Core6: 48.06        Core7: 42.48        
Core8: 22.29        Core9: 35.43        
Core10: 24.54        Core11: 36.49        
Core12: 34.30        Core13: 38.39        
Core14: 41.19        Core15: 32.67        
Core16: 23.63        Core17: 32.43        
Core18: 42.24        Core19: 34.11        
Core20: 21.00        Core21: 20.75        
Core22: 44.41        Core23: 30.29        
Core24: 26.43        Core25: 22.63        
Core26: 38.24        Core27: 32.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.01
Socket1: 33.66
DDR read Latency(ns)
Socket0: 1010.78
Socket1: 955.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24807
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411517970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411521742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205847916; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205847916; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205847872; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205847872; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205848417; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205848417; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205857076; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205857076; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004827469; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5618239; Consumed Joules: 342.91; Watts: 57.10; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4366071; Consumed DRAM Joules: 66.80; DRAM Watts: 11.12
S1P0; QPIClocks: 14411464634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411468262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205803371; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205803371; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205804418; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205804418; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205805541; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205805541; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205806638; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205806638; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004870035; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5824285; Consumed Joules: 355.49; Watts: 59.20; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4751456; Consumed DRAM Joules: 72.70; DRAM Watts: 12.11
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 61b8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.38   0.30    0.75      39 M     51 M    0.24    0.38    0.03    0.05     1120     1981        7     64
   1    1     0.06   0.12   0.48    0.98     126 M    139 M    0.10    0.13    0.21    0.23     5488       70     9411     60
   2    0     0.01   0.39   0.02    0.60     303 K    904 K    0.66    0.06    0.00    0.01       56       15        4     63
   3    1     0.01   0.26   0.02    0.60     553 K   1304 K    0.58    0.07    0.01    0.02       56        7       28     61
   4    0     0.04   0.11   0.36    0.83     123 M    134 M    0.08    0.16    0.31    0.33     4424     7927        6     64
   5    1     0.09   0.30   0.31    0.77      85 M     94 M    0.10    0.19    0.09    0.10     2856        9    10165     60
   6    0     0.10   0.92   0.11    0.60    8033 K   9251 K    0.13    0.17    0.01    0.01        0       26        4     63
   7    1     0.12   0.32   0.37    0.86      89 M    100 M    0.11    0.17    0.07    0.08     3752       62     8512     60
   8    0     0.12   0.30   0.38    0.86      96 M    110 M    0.12    0.18    0.08    0.10     5656     6330       47     63
   9    1     0.05   0.82   0.06    0.60    2944 K   3804 K    0.23    0.25    0.01    0.01        0       30        7     60
  10    0     0.00   0.21   0.02    0.60      93 K    771 K    0.88    0.06    0.00    0.02       56        8        0     62
  11    1     0.06   0.28   0.23    0.65      81 M     88 M    0.07    0.18    0.13    0.14     3024        5     9234     60
  12    0     0.06   0.18   0.36    0.83     122 M    132 M    0.08    0.15    0.19    0.21     4424     7680        3     63
  13    1     0.00   0.30   0.00    0.60      45 K     67 K    0.32    0.11    0.02    0.03       56        3        2     60
  14    0     0.05   0.18   0.28    0.72      94 M    103 M    0.08    0.15    0.19    0.21     3304       74     9223     63
  15    1     0.15   0.29   0.53    1.06     127 M    144 M    0.12    0.15    0.08    0.09     7560    12111       10     58
  16    0     0.01   0.42   0.03    0.60     262 K   1266 K    0.79    0.05    0.00    0.01        0        9        0     63
  17    1     0.06   0.87   0.07    0.60    3048 K   3854 K    0.21    0.28    0.01    0.01      112       24        7     59
  18    0     0.04   0.16   0.27    0.71      93 M    101 M    0.08    0.15    0.22    0.24     3248       24     8874     63
  19    1     0.09   0.23   0.39    0.86     123 M    134 M    0.08    0.15    0.14    0.15     3864     7036       21     60
  20    0     0.11   1.07   0.10    0.60    2154 K   5209 K    0.59    0.43    0.00    0.00      616      207        1     63
  21    1     0.06   0.34   0.18    0.60      20 M     30 M    0.33    0.52    0.03    0.05     1120     1100        1     61
  22    0     0.03   0.08   0.40    0.88     121 M    132 M    0.08    0.13    0.39    0.42     5712       27     9094     64
  23    1     0.04   0.62   0.06    0.60    1245 K   1875 K    0.34    0.16    0.00    0.01      112      104        2     61
  24    0     0.08   1.02   0.08    0.60    2359 K   3736 K    0.37    0.27    0.00    0.00      504       21      113     64
  25    1     0.17   0.35   0.48    0.97      77 M     96 M    0.19    0.32    0.05    0.06     4032     5095        8     60
  26    0     0.11   0.33   0.33    0.79      81 M     91 M    0.11    0.18    0.08    0.08     2968       51     8144     64
  27    1     0.02   0.56   0.04    0.60    1147 K   1631 K    0.30    0.10    0.01    0.01      112      202        2     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.29   0.22    0.77     787 M    879 M    0.11    0.18    0.09    0.10    32088    24380    35520     56
 SKT    1     0.07   0.31   0.23    0.84     741 M    841 M    0.12    0.20    0.08    0.09    32144    25858    37410     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.30   0.22    0.80    1528 M   1720 M    0.11    0.19    0.08    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   62 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.71 %

 C1 core residency: 57.50 %; C3 core residency: 5.60 %; C6 core residency: 9.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   40%    40%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  159 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    58.44    63.53     287.98      56.05         127.47
 SKT   1    58.68    68.37     292.24      60.40         125.79
---------------------------------------------------------------------------------------------------------------
       *    117.11    131.89     580.22     116.45         126.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 629c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2296.50 --||-- Mem Ch  0: Reads (MB/s):  2660.71 --|
|--            Writes(MB/s):  3143.94 --||--            Writes(MB/s):  3011.61 --|
|-- Mem Ch  1: Reads (MB/s):  2286.26 --||-- Mem Ch  1: Reads (MB/s):  2647.85 --|
|--            Writes(MB/s):  3136.76 --||--            Writes(MB/s):  3004.37 --|
|-- Mem Ch  2: Reads (MB/s):  2296.68 --||-- Mem Ch  2: Reads (MB/s):  2669.03 --|
|--            Writes(MB/s):  3138.78 --||--            Writes(MB/s):  3013.94 --|
|-- Mem Ch  3: Reads (MB/s):  2293.88 --||-- Mem Ch  3: Reads (MB/s):  2675.50 --|
|--            Writes(MB/s):  3137.03 --||--            Writes(MB/s):  3008.07 --|
|-- NODE 0 Mem Read (MB/s) :  9173.33 --||-- NODE 1 Mem Read (MB/s) : 10653.09 --|
|-- NODE 0 Mem Write(MB/s) : 12556.52 --||-- NODE 1 Mem Write(MB/s) : 12037.98 --|
|-- NODE 0 P. Write (T/s):     143087 --||-- NODE 1 P. Write (T/s):     140270 --|
|-- NODE 0 Memory (MB/s):    21729.84 --||-- NODE 1 Memory (MB/s):    22691.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19826.42                --|
            |--                System Write Throughput(MB/s):      24594.50                --|
            |--               System Memory Throughput(MB/s):      44420.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6371
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     437 K      1136 K    25 M   245 M    199 M    48     537 K
 1     803 K       730 K    24 M   249 M    214 M     0     584 K
-----------------------------------------------------------------------
 *    1241 K      1866 K    49 M   494 M    414 M    48    1121 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.29        Core1: 37.96        
Core2: 25.40        Core3: 36.19        
Core4: 32.72        Core5: 38.60        
Core6: 36.26        Core7: 41.08        
Core8: 33.31        Core9: 32.78        
Core10: 23.81        Core11: 39.22        
Core12: 22.92        Core13: 34.28        
Core14: 44.49        Core15: 15.48        
Core16: 32.97        Core17: 24.33        
Core18: 42.51        Core19: 19.25        
Core20: 23.59        Core21: 31.80        
Core22: 38.81        Core23: 23.91        
Core24: 23.44        Core25: 31.25        
Core26: 40.21        Core27: 30.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.50
Socket1: 31.38
DDR read Latency(ns)
Socket0: 984.65
Socket1: 1025.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.13        Core1: 38.27        
Core2: 24.95        Core3: 36.42        
Core4: 31.95        Core5: 38.60        
Core6: 35.89        Core7: 41.22        
Core8: 33.27        Core9: 35.35        
Core10: 24.09        Core11: 39.13        
Core12: 22.75        Core13: 34.38        
Core14: 44.51        Core15: 15.21        
Core16: 33.77        Core17: 24.25        
Core18: 42.28        Core19: 19.29        
Core20: 23.15        Core21: 31.68        
Core22: 38.61        Core23: 23.95        
Core24: 23.65        Core25: 32.30        
Core26: 40.21        Core27: 30.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 31.54
DDR read Latency(ns)
Socket0: 994.39
Socket1: 1023.92
irq_total: 268269.924768497
cpu_total: 26.89
cpu_0: 28.19
cpu_1: 33.44
cpu_2: 16.16
cpu_3: 3.66
cpu_4: 46.74
cpu_5: 47.94
cpu_6: 7.11
cpu_7: 59.57
cpu_8: 40.29
cpu_9: 6.78
cpu_10: 1.80
cpu_11: 31.58
cpu_12: 31.25
cpu_13: 31.98
cpu_14: 39.43
cpu_15: 36.17
cpu_16: 0.80
cpu_17: 1.26
cpu_18: 49.27
cpu_19: 36.77
cpu_20: 6.65
cpu_21: 32.18
cpu_22: 37.23
cpu_23: 11.50
cpu_24: 7.51
cpu_25: 41.69
cpu_26: 57.51
cpu_27: 8.44
enp130s0f0_tx_packets_phy: 41497
enp130s0f1_tx_packets_phy: 68923
enp4s0f0_tx_packets_phy: 30509
enp4s0f1_tx_packets_phy: 63173
Total_tx_packets_phy: 204102
enp130s0f0_rx_packets_phy: 737645
enp130s0f1_rx_packets_phy: 774124
enp4s0f0_rx_packets_phy: 675674
enp4s0f1_rx_packets_phy: 737767
Total_rx_packets_phy: 2925210
enp130s0f0_rx_packets: 737648
enp130s0f1_rx_packets: 774132
enp4s0f0_rx_packets: 675669
enp4s0f1_rx_packets: 737759
Total_rx_packets: 2925208
enp130s0f0_rx_bytes: 6619583845
enp130s0f1_rx_bytes: 6954773618
enp4s0f0_rx_bytes: 6053845355
enp4s0f1_rx_bytes: 6610039090
Total_rx_bytes: 26238241908
enp130s0f0_tx_bytes_phy: 2904782
enp130s0f1_tx_bytes_phy: 4824052
enp4s0f0_tx_bytes_phy: 2135689
enp4s0f1_tx_bytes_phy: 4422119
Total_tx_bytes_phy: 14286642
enp130s0f0_rx_bytes_phy: 6652069788
enp130s0f1_rx_bytes_phy: 6981053844
enp4s0f0_rx_bytes_phy: 6093231677
enp4s0f1_rx_bytes_phy: 6653171427
Total_rx_bytes_phy: 26379526736
enp130s0f0_tx_packets: 41493
enp130s0f1_tx_packets: 68824
enp4s0f0_tx_packets: 30510
enp4s0f1_tx_packets: 63166
Total_tx_packets: 203993
enp130s0f0_tx_bytes: 2738566
enp130s0f1_tx_bytes: 4542413
enp4s0f0_tx_bytes: 2013685
enp4s0f1_tx_bytes: 4169017
Total_tx_bytes: 13463681


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.03        Core1: 38.14        
Core2: 25.15        Core3: 28.22        
Core4: 32.15        Core5: 37.84        
Core6: 34.80        Core7: 41.06        
Core8: 33.18        Core9: 32.91        
Core10: 23.77        Core11: 39.29        
Core12: 22.64        Core13: 34.79        
Core14: 44.53        Core15: 16.02        
Core16: 33.02        Core17: 24.39        
Core18: 42.75        Core19: 19.54        
Core20: 23.08        Core21: 31.82        
Core22: 38.83        Core23: 24.03        
Core24: 23.36        Core25: 32.15        
Core26: 40.27        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.42
Socket1: 31.58
DDR read Latency(ns)
Socket0: 996.94
Socket1: 1013.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.11        Core1: 38.31        
Core2: 25.31        Core3: 36.57        
Core4: 32.75        Core5: 38.33        
Core6: 36.25        Core7: 41.12        
Core8: 33.46        Core9: 34.10        
Core10: 23.81        Core11: 39.20        
Core12: 22.71        Core13: 34.95        
Core14: 44.62        Core15: 15.88        
Core16: 33.47        Core17: 24.36        
Core18: 43.04        Core19: 19.54        
Core20: 22.70        Core21: 31.88        
Core22: 38.92        Core23: 24.11        
Core24: 23.47        Core25: 31.04        
Core26: 40.24        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.57
Socket1: 31.52
DDR read Latency(ns)
Socket0: 999.98
Socket1: 1031.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.03        Core1: 38.53        
Core2: 25.70        Core3: 36.62        
Core4: 32.83        Core5: 38.65        
Core6: 35.57        Core7: 41.07        
Core8: 33.33        Core9: 34.67        
Core10: 23.69        Core11: 39.42        
Core12: 23.02        Core13: 34.27        
Core14: 44.50        Core15: 15.55        
Core16: 33.48        Core17: 23.71        
Core18: 42.73        Core19: 19.18        
Core20: 23.07        Core21: 31.54        
Core22: 38.67        Core23: 23.95        
Core24: 23.53        Core25: 32.63        
Core26: 40.22        Core27: 29.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.53
Socket1: 31.62
DDR read Latency(ns)
Socket0: 991.18
Socket1: 1023.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.94        Core1: 38.34        
Core2: 25.40        Core3: 36.67        
Core4: 32.90        Core5: 38.46        
Core6: 35.71        Core7: 41.13        
Core8: 33.31        Core9: 33.69        
Core10: 23.78        Core11: 39.43        
Core12: 23.05        Core13: 34.47        
Core14: 44.56        Core15: 15.58        
Core16: 33.40        Core17: 23.97        
Core18: 42.54        Core19: 19.35        
Core20: 23.68        Core21: 31.77        
Core22: 38.80        Core23: 23.99        
Core24: 23.42        Core25: 32.62        
Core26: 40.19        Core27: 29.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.54
Socket1: 31.65
DDR read Latency(ns)
Socket0: 989.86
Socket1: 1017.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25874
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411541662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411542510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205846317; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205846317; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205851588; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205851588; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205854442; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205854442; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205856550; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205856550; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004789505; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5809648; Consumed Joules: 354.59; Watts: 59.05; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4397121; Consumed DRAM Joules: 67.28; DRAM Watts: 11.20
S1P0; QPIClocks: 14411407006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411409814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205759049; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205759049; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205759261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205759261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205760036; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205760036; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205760504; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205760504; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004809742; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5762424; Consumed Joules: 351.71; Watts: 58.57; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4582100; Consumed DRAM Joules: 70.11; DRAM Watts: 11.67
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65e3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.32   0.20    0.61      30 M     40 M    0.25    0.42    0.05    0.06      672     1508        3     64
   1    1     0.08   0.27   0.28    0.73      81 M     89 M    0.09    0.17    0.11    0.12     3472      220     8449     60
   2    0     0.07   0.97   0.07    0.60    1751 K   3772 K    0.54    0.25    0.00    0.01      112       28       13     62
   3    1     0.03   0.60   0.05    0.60    1504 K   1930 K    0.22    0.12    0.01    0.01      112       87       12     60
   4    0     0.16   0.32   0.48    0.97     120 M    135 M    0.11    0.16    0.08    0.09     6608     8076       40     63
   5    1     0.06   0.13   0.51    1.01     143 M    159 M    0.10    0.13    0.22    0.25     7224       37    15311     60
   6    0     0.05   0.80   0.06    0.60    3042 K   3928 K    0.23    0.26    0.01    0.01       56       13        1     63
   7    1     0.27   0.37   0.73    1.20     118 M    136 M    0.13    0.13    0.04    0.05     7336       92     8821     58
   8    0     0.07   0.19   0.37    0.84     117 M    128 M    0.09    0.16    0.16    0.18     6720     7277      167     63
   9    1     0.05   0.78   0.06    0.60    3205 K   4185 K    0.23    0.28    0.01    0.01      280        6       74     60
  10    0     0.01   0.38   0.03    0.61     187 K   1426 K    0.87    0.06    0.00    0.01      168       13        2     62
  11    1     0.05   0.24   0.22    0.64      81 M     88 M    0.07    0.17    0.15    0.16     3528        6     8631     59
  12    0     0.08   0.35   0.24    0.66      34 M     45 M    0.24    0.38    0.04    0.05     1736     1574        6     63
  13    1     0.30   1.40   0.22    0.64    9151 K     14 M    0.38    0.21    0.00    0.00        0        5        6     59
  14    0     0.04   0.13   0.32    0.78     103 M    112 M    0.08    0.13    0.25    0.27     6216       36     8317     63
  15    1     0.11   0.38   0.30    0.75      22 M     47 M    0.52    0.50    0.02    0.04      168        8        8     59
  16    0     0.00   0.12   0.02    0.60     141 K    647 K    0.78    0.07    0.01    0.03       56       10        0     63
  17    1     0.01   0.33   0.03    0.60     222 K   1384 K    0.84    0.04    0.00    0.01        0       26        1     60
  18    0     0.10   0.18   0.56    1.10     124 M    139 M    0.11    0.14    0.13    0.14      168        0      303     63
  19    1     0.10   0.34   0.29    0.74      36 M     49 M    0.26    0.48    0.04    0.05      728     1132        0     61
  20    0     0.05   0.86   0.06    0.60    1055 K   3472 K    0.70    0.41    0.00    0.01      280      184        0     63
  21    1     0.07   0.32   0.23    0.66      66 M     78 M    0.15    0.21    0.09    0.11       56       90       47     61
  22    0     0.10   0.32   0.31    0.77      82 M     92 M    0.10    0.18    0.08    0.09     3472       76     8697     64
  23    1     0.10   0.82   0.12    0.61    1747 K   4629 K    0.62    0.39    0.00    0.00      168      187        1     61
  24    0     0.06   0.90   0.07    0.60    1330 K   3160 K    0.58    0.47    0.00    0.01      504       37        1     64
  25    1     0.08   0.23   0.36    0.83     110 M    120 M    0.08    0.18    0.13    0.14     7840     6380       19     60
  26    0     0.13   0.19   0.71    1.20     151 M    170 M    0.11    0.13    0.11    0.13     4312      133     8688     62
  27    1     0.07   0.61   0.11    0.60    2987 K   3892 K    0.23    0.13    0.00    0.01        0       35        0     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.28   0.25    0.86     771 M    880 M    0.12    0.18    0.08    0.09    31080    18965    26237     56
 SKT    1     0.10   0.40   0.25    0.80     680 M    799 M    0.15    0.22    0.05    0.06    30912     8311    41380     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.34   0.25    0.83    1452 M   1679 M    0.14    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   69 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.96 %

 C1 core residency: 63.67 %; C3 core residency: 2.82 %; C6 core residency: 3.54 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.51 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.12 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  171 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    57.05    63.84     296.88      55.81         130.63
 SKT   1    54.63    61.62     294.28      58.14         129.15
---------------------------------------------------------------------------------------------------------------
       *    111.68    125.47     591.16     113.95         129.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 66c9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2924.96 --||-- Mem Ch  0: Reads (MB/s):  2715.12 --|
|--            Writes(MB/s):  3306.17 --||--            Writes(MB/s):  3330.00 --|
|-- Mem Ch  1: Reads (MB/s):  2924.71 --||-- Mem Ch  1: Reads (MB/s):  2693.08 --|
|--            Writes(MB/s):  3301.21 --||--            Writes(MB/s):  3320.39 --|
|-- Mem Ch  2: Reads (MB/s):  2922.46 --||-- Mem Ch  2: Reads (MB/s):  2705.42 --|
|--            Writes(MB/s):  3302.53 --||--            Writes(MB/s):  3326.45 --|
|-- Mem Ch  3: Reads (MB/s):  2926.32 --||-- Mem Ch  3: Reads (MB/s):  2720.83 --|
|--            Writes(MB/s):  3301.31 --||--            Writes(MB/s):  3326.35 --|
|-- NODE 0 Mem Read (MB/s) : 11698.44 --||-- NODE 1 Mem Read (MB/s) : 10834.46 --|
|-- NODE 0 Mem Write(MB/s) : 13211.22 --||-- NODE 1 Mem Write(MB/s) : 13303.20 --|
|-- NODE 0 P. Write (T/s):     153054 --||-- NODE 1 P. Write (T/s):     150540 --|
|-- NODE 0 Memory (MB/s):    24909.65 --||-- NODE 1 Memory (MB/s):    24137.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22532.89                --|
            |--                System Write Throughput(MB/s):      26514.42                --|
            |--               System Memory Throughput(MB/s):      49047.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 679e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     427 K      1115 K    30 M   243 M    206 M    12     491 K
 1     502 K       790 K    26 M   236 M    207 M     0     667 K
-----------------------------------------------------------------------
 *     929 K      1905 K    57 M   479 M    413 M    12    1159 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.99        Core1: 42.97        
Core2: 24.25        Core3: 30.15        
Core4: 35.05        Core5: 39.92        
Core6: 23.43        Core7: 36.78        
Core8: 24.13        Core9: 43.85        
Core10: 48.61        Core11: 41.47        
Core12: 29.17        Core13: 39.71        
Core14: 41.65        Core15: 34.32        
Core16: 23.44        Core17: 42.55        
Core18: 40.61        Core19: 21.22        
Core20: 25.66        Core21: 22.54        
Core22: 35.94        Core23: 22.43        
Core24: 33.74        Core25: 23.82        
Core26: 37.47        Core27: 27.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.05
Socket1: 33.38
DDR read Latency(ns)
Socket0: 974.91
Socket1: 1039.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.74        Core1: 42.57        
Core2: 24.43        Core3: 30.64        
Core4: 34.26        Core5: 39.76        
Core6: 23.55        Core7: 36.74        
Core8: 24.80        Core9: 39.22        
Core10: 48.59        Core11: 41.52        
Core12: 29.31        Core13: 39.91        
Core14: 41.69        Core15: 34.30        
Core16: 24.00        Core17: 42.81        
Core18: 40.68        Core19: 21.60        
Core20: 25.14        Core21: 22.86        
Core22: 36.07        Core23: 22.60        
Core24: 33.78        Core25: 23.75        
Core26: 38.12        Core27: 26.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.17
Socket1: 33.41
DDR read Latency(ns)
Socket0: 982.87
Socket1: 1036.85
irq_total: 244062.341618659
cpu_total: 25.57
cpu_0: 30.52
cpu_1: 48.94
cpu_2: 2.79
cpu_3: 5.92
cpu_4: 43.22
cpu_5: 35.77
cpu_6: 20.81
cpu_7: 39.63
cpu_8: 28.26
cpu_9: 0.13
cpu_10: 8.51
cpu_11: 50.27
cpu_12: 44.15
cpu_13: 0.07
cpu_14: 49.34
cpu_15: 44.41
cpu_16: 7.58
cpu_17: 0.07
cpu_18: 34.04
cpu_19: 34.91
cpu_20: 7.71
cpu_21: 35.70
cpu_22: 43.15
cpu_23: 16.36
cpu_24: 4.52
cpu_25: 31.18
cpu_26: 41.36
cpu_27: 6.38
enp130s0f0_tx_packets: 63293
enp130s0f1_tx_packets: 32293
enp4s0f0_tx_packets: 34846
enp4s0f1_tx_packets: 31166
Total_tx_packets: 161598
enp130s0f0_tx_packets_phy: 63304
enp130s0f1_tx_packets_phy: 32347
enp4s0f0_tx_packets_phy: 34844
enp4s0f1_tx_packets_phy: 31197
Total_tx_packets_phy: 161692
enp130s0f0_rx_bytes: 6202663090
enp130s0f1_rx_bytes: 6976536954
enp4s0f0_rx_bytes: 6087742913
enp4s0f1_rx_bytes: 6962127766
Total_rx_bytes: 26229070723
enp130s0f0_rx_packets_phy: 692447
enp130s0f1_rx_packets_phy: 778775
enp4s0f0_rx_packets_phy: 679417
enp4s0f1_rx_packets_phy: 777153
Total_rx_packets_phy: 2927792
enp130s0f0_tx_bytes: 4177370
enp130s0f1_tx_bytes: 2131371
enp4s0f0_tx_bytes: 2299861
enp4s0f1_tx_bytes: 2056961
Total_tx_bytes: 10665563
enp130s0f0_rx_bytes_phy: 6244426133
enp130s0f1_rx_bytes_phy: 7022852469
enp4s0f0_rx_bytes_phy: 6126963664
enp4s0f1_rx_bytes_phy: 7008271023
Total_rx_bytes_phy: 26402513289
enp130s0f0_tx_bytes_phy: 4431233
enp130s0f1_tx_bytes_phy: 2264007
enp4s0f0_tx_bytes_phy: 2439139
enp4s0f1_tx_bytes_phy: 2183607
Total_tx_bytes_phy: 11317986
enp130s0f0_rx_packets: 692447
enp130s0f1_rx_packets: 778761
enp4s0f0_rx_packets: 679443
enp4s0f1_rx_packets: 777139
Total_rx_packets: 2927790


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 43.21        
Core2: 24.75        Core3: 30.38        
Core4: 34.73        Core5: 40.15        
Core6: 23.08        Core7: 36.53        
Core8: 24.48        Core9: 42.63        
Core10: 48.53        Core11: 41.29        
Core12: 28.94        Core13: 37.46        
Core14: 41.57        Core15: 34.26        
Core16: 23.49        Core17: 33.75        
Core18: 40.70        Core19: 21.30        
Core20: 24.53        Core21: 22.14        
Core22: 36.62        Core23: 22.42        
Core24: 33.69        Core25: 22.72        
Core26: 38.52        Core27: 26.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.29
Socket1: 33.30
DDR read Latency(ns)
Socket0: 983.53
Socket1: 1033.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.87        Core1: 43.11        
Core2: 24.42        Core3: 30.66        
Core4: 34.51        Core5: 39.96        
Core6: 23.55        Core7: 36.85        
Core8: 24.59        Core9: 44.94        
Core10: 48.26        Core11: 41.33        
Core12: 29.15        Core13: 42.55        
Core14: 41.62        Core15: 34.25        
Core16: 23.57        Core17: 42.21        
Core18: 40.77        Core19: 21.29        
Core20: 25.88        Core21: 22.90        
Core22: 35.67        Core23: 22.61        
Core24: 34.07        Core25: 23.10        
Core26: 36.78        Core27: 26.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.91
Socket1: 33.32
DDR read Latency(ns)
Socket0: 976.26
Socket1: 1048.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.76        Core1: 43.19        
Core2: 24.66        Core3: 30.62        
Core4: 34.12        Core5: 39.94        
Core6: 23.66        Core7: 37.48        
Core8: 25.76        Core9: 46.78        
Core10: 48.85        Core11: 41.39        
Core12: 33.52        Core13: 42.72        
Core14: 42.38        Core15: 34.24        
Core16: 27.10        Core17: 44.05        
Core18: 40.71        Core19: 21.43        
Core20: 25.41        Core21: 23.22        
Core22: 35.73        Core23: 22.67        
Core24: 34.12        Core25: 23.75        
Core26: 37.79        Core27: 27.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.81
Socket1: 33.52
DDR read Latency(ns)
Socket0: 941.53
Socket1: 1033.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.17        Core1: 43.39        
Core2: 25.18        Core3: 31.05        
Core4: 34.17        Core5: 39.89        
Core6: 26.83        Core7: 44.29        
Core8: 34.62        Core9: 43.58        
Core10: 49.48        Core11: 43.38        
Core12: 36.37        Core13: 40.62        
Core14: 42.82        Core15: 34.23        
Core16: 29.33        Core17: 40.38        
Core18: 41.06        Core19: 21.79        
Core20: 25.94        Core21: 23.32        
Core22: 36.69        Core23: 22.66        
Core24: 30.13        Core25: 23.65        
Core26: 37.61        Core27: 27.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.25
Socket1: 34.55
DDR read Latency(ns)
Socket0: 891.52
Socket1: 1023.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26942
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414393854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414399322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207270667; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207270667; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207275649; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207275649; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207280445; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207280445; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207282754; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207282754; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006083895; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5744892; Consumed Joules: 350.64; Watts: 58.38; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4445356; Consumed DRAM Joules: 68.01; DRAM Watts: 11.32
S1P0; QPIClocks: 14414432490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414435330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207313651; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207313651; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207314011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207314011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207317443; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207317443; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207293801; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207293801; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006090847; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5683085; Consumed Joules: 346.87; Watts: 57.75; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 4649440; Consumed DRAM Joules: 71.14; DRAM Watts: 11.84
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a11
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.26   0.21    0.63      44 M     54 M    0.19    0.36    0.08    0.10     1288     2283        8     64
   1    1     0.07   0.12   0.58    1.14     127 M    143 M    0.11    0.13    0.19    0.21     5992       69    10286     60
   2    0     0.03   0.60   0.04    0.60     629 K   1649 K    0.62    0.11    0.00    0.01      112       62        5     62
   3    1     0.05   0.63   0.08    0.60    1780 K   2771 K    0.36    0.22    0.00    0.01       56       99       10     60
   4    0     0.04   0.10   0.38    0.85     138 M    148 M    0.07    0.13    0.36    0.39     5600     9559        3     63
   5    1     0.06   0.22   0.29    0.75      93 M    102 M    0.09    0.16    0.15    0.16     4312        8     9517     61
   6    0     0.16   0.96   0.17    0.60    5038 K   8845 K    0.43    0.50    0.00    0.01      168      154        2     63
   7    1     0.13   0.34   0.38    0.85      82 M     91 M    0.11    0.20    0.06    0.07     3024      124     8323     60
   8    0     0.07   0.33   0.20    0.61      35 M     44 M    0.22    0.38    0.05    0.07      560     1754       55     63
   9    1     0.00   0.37   0.00    0.60     150 K    183 K    0.18    0.07    0.03    0.03      168        5        7     60
  10    0     0.05   0.69   0.07    0.60    4808 K   6009 K    0.20    0.05    0.01    0.01      112       27        0     62
  11    1     0.15   0.25   0.61    1.18     114 M    130 M    0.13    0.14    0.07    0.08     4984       46     8705     59
  12    0     0.11   0.28   0.41    0.89     102 M    116 M    0.12    0.21    0.09    0.10     4648     6218        5     63
  13    1     0.00   0.28   0.00    0.60      86 K    112 K    0.23    0.08    0.03    0.03      112        4        6     59
  14    0     0.05   0.10   0.54    1.07     137 M    153 M    0.10    0.13    0.25    0.28     7168      122    12972     63
  15    1     0.10   0.24   0.41    0.89     135 M    147 M    0.08    0.14    0.14    0.15     6944    12358       11     59
  16    0     0.06   0.91   0.06    0.60    1329 K   3450 K    0.61    0.34    0.00    0.01      280      151        2     63
  17    1     0.00   0.27   0.00    0.60      53 K     64 K    0.17    0.06    0.03    0.04        0        2        2     60
  18    0     0.05   0.20   0.25    0.69      90 M     98 M    0.08    0.16    0.18    0.19     2800       26     8074     64
  19    1     0.12   0.41   0.30    0.75      35 M     48 M    0.28    0.41    0.03    0.04      728     1893        6     61
  20    0     0.06   0.85   0.07    0.63    1300 K   2986 K    0.56    0.28    0.00    0.01       56      111        2     63
  21    1     0.11   0.36   0.29    0.75      45 M     59 M    0.23    0.38    0.04    0.06     2408     2652       55     61
  22    0     0.12   0.29   0.42    0.90     106 M    119 M    0.11    0.18    0.09    0.10     3696      176     9209     64
  23    1     0.13   0.91   0.14    0.61    2725 K   6560 K    0.58    0.52    0.00    0.01      112      109        4     62
  24    0     0.04   0.62   0.06    0.60    1448 K   2069 K    0.30    0.08    0.00    0.01        0        9       14     64
  25    1     0.05   0.23   0.22    0.64      45 M     56 M    0.19    0.39    0.09    0.11     2744     3304       18     61
  26    0     0.09   0.23   0.37    0.85     108 M    119 M    0.09    0.18    0.13    0.14     4200        5    12270     64
  27    1     0.06   0.56   0.11    0.68    1521 K   2506 K    0.39    0.20    0.00    0.00      168       21        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.30   0.23    0.79     778 M    880 M    0.12    0.20    0.08    0.09    30688    20657    42621     56
 SKT    1     0.07   0.30   0.24    0.86     685 M    792 M    0.14    0.22    0.07    0.08    31752    20694    36951     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.30   0.24    0.82    1463 M   1672 M    0.12    0.21    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   67 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.91 %

 C1 core residency: 52.89 %; C3 core residency: 1.90 %; C6 core residency: 16.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       44 G     44 G   |   46%    46%   
 SKT    1       41 G     41 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  171 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    59.40    66.85     294.34      57.03         126.81
 SKT   1    54.46    67.31     292.54      59.50         131.26
---------------------------------------------------------------------------------------------------------------
       *    113.86    134.16     586.88     116.53         128.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6af7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2052.11 --||-- Mem Ch  0: Reads (MB/s):  1972.88 --|
|--            Writes(MB/s):  2715.02 --||--            Writes(MB/s):  3426.81 --|
|-- Mem Ch  1: Reads (MB/s):  2023.95 --||-- Mem Ch  1: Reads (MB/s):  1919.55 --|
|--            Writes(MB/s):  2702.63 --||--            Writes(MB/s):  3410.83 --|
|-- Mem Ch  2: Reads (MB/s):  2034.64 --||-- Mem Ch  2: Reads (MB/s):  1955.02 --|
|--            Writes(MB/s):  2701.78 --||--            Writes(MB/s):  3421.12 --|
|-- Mem Ch  3: Reads (MB/s):  2053.28 --||-- Mem Ch  3: Reads (MB/s):  1975.76 --|
|--            Writes(MB/s):  2704.85 --||--            Writes(MB/s):  3419.59 --|
|-- NODE 0 Mem Read (MB/s) :  8163.97 --||-- NODE 1 Mem Read (MB/s) :  7823.20 --|
|-- NODE 0 Mem Write(MB/s) : 10824.29 --||-- NODE 1 Mem Write(MB/s) : 13678.35 --|
|-- NODE 0 P. Write (T/s):     137546 --||-- NODE 1 P. Write (T/s):     138665 --|
|-- NODE 0 Memory (MB/s):    18988.26 --||-- NODE 1 Memory (MB/s):    21501.55 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15987.17                --|
            |--                System Write Throughput(MB/s):      24502.64                --|
            |--               System Memory Throughput(MB/s):      40489.81                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6bcf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     821 K       882 K    34 M   264 M    201 M    12     899 K
 1     957 K      1140 K    39 M   260 M    214 M     0    1706 K
-----------------------------------------------------------------------
 *    1778 K      2022 K    74 M   524 M    416 M    12    2606 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.21        Core1: 28.96        
Core2: 24.37        Core3: 30.22        
Core4: 12.45        Core5: 38.36        
Core6: 35.53        Core7: 43.09        
Core8: 13.10        Core9: 34.37        
Core10: 34.55        Core11: 43.97        
Core12: 15.28        Core13: 21.36        
Core14: 37.52        Core15: 10.85        
Core16: 18.46        Core17: 31.18        
Core18: 38.23        Core19: 10.96        
Core20: 46.19        Core21: 19.44        
Core22: 29.75        Core23: 22.87        
Core24: 38.95        Core25: 22.45        
Core26: 30.07        Core27: 20.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.92
Socket1: 24.22
DDR read Latency(ns)
Socket0: 1396.13
Socket1: 1346.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.65        Core1: 29.11        
Core2: 24.02        Core3: 30.18        
Core4: 12.50        Core5: 38.61        
Core6: 35.54        Core7: 43.55        
Core8: 13.10        Core9: 31.90        
Core10: 42.27        Core11: 44.21        
Core12: 15.26        Core13: 20.76        
Core14: 37.16        Core15: 10.87        
Core16: 21.78        Core17: 30.54        
Core18: 37.49        Core19: 10.93        
Core20: 44.63        Core21: 19.68        
Core22: 29.74        Core23: 22.93        
Core24: 39.41        Core25: 22.51        
Core26: 30.06        Core27: 21.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.88
Socket1: 24.34
DDR read Latency(ns)
Socket0: 1393.62
Socket1: 1349.48
irq_total: 563423.047853493
cpu_total: 28.85
cpu_0: 25.66
cpu_1: 77.26
cpu_2: 3.66
cpu_3: 18.42
cpu_4: 38.36
cpu_5: 33.24
cpu_6: 7.45
cpu_7: 43.55
cpu_8: 56.12
cpu_9: 0.66
cpu_10: 0.20
cpu_11: 43.22
cpu_12: 36.17
cpu_13: 6.91
cpu_14: 41.56
cpu_15: 54.72
cpu_16: 3.12
cpu_17: 0.40
cpu_18: 33.51
cpu_19: 54.99
cpu_20: 0.13
cpu_21: 38.43
cpu_22: 59.31
cpu_23: 10.64
cpu_24: 0.86
cpu_25: 30.19
cpu_26: 77.79
cpu_27: 11.04
enp130s0f0_tx_bytes_phy: 6672221
enp130s0f1_tx_bytes_phy: 7354305
enp4s0f0_tx_bytes_phy: 2389721
enp4s0f1_tx_bytes_phy: 6587705
Total_tx_bytes_phy: 23003952
enp130s0f0_tx_bytes: 6290959
enp130s0f1_tx_bytes: 6930550
enp4s0f0_tx_bytes: 2253123
enp4s0f1_tx_bytes: 6210878
Total_tx_bytes: 21685510
enp130s0f0_tx_packets: 95317
enp130s0f1_tx_packets: 105008
enp4s0f0_tx_packets: 34138
enp4s0f1_tx_packets: 94104
Total_tx_packets: 328567
enp130s0f0_tx_packets_phy: 95317
enp130s0f1_tx_packets_phy: 105066
enp4s0f0_tx_packets_phy: 34138
enp4s0f1_tx_packets_phy: 94110
Total_tx_packets_phy: 328631
enp130s0f0_rx_bytes_phy: 6607372997
enp130s0f1_rx_bytes_phy: 7043375882
enp4s0f0_rx_bytes_phy: 6184467041
enp4s0f1_rx_bytes_phy: 6609041928
Total_rx_bytes_phy: 26444257848
enp130s0f0_rx_packets_phy: 732687
enp130s0f1_rx_packets_phy: 781035
enp4s0f0_rx_packets_phy: 685798
enp4s0f1_rx_packets_phy: 732902
Total_rx_packets_phy: 2932422
enp130s0f0_rx_bytes: 6564357709
enp130s0f1_rx_bytes: 6997136727
enp4s0f0_rx_bytes: 6162394132
enp4s0f1_rx_bytes: 6566044725
Total_rx_bytes: 26289933293
enp130s0f0_rx_packets: 732697
enp130s0f1_rx_packets: 781035
enp4s0f0_rx_packets: 685821
enp4s0f1_rx_packets: 732895
Total_rx_packets: 2932448


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.57        Core1: 29.00        
Core2: 24.36        Core3: 29.93        
Core4: 12.73        Core5: 40.94        
Core6: 34.72        Core7: 43.76        
Core8: 13.28        Core9: 32.58        
Core10: 27.83        Core11: 44.39        
Core12: 15.45        Core13: 22.13        
Core14: 37.66        Core15: 10.86        
Core16: 21.89        Core17: 30.45        
Core18: 37.80        Core19: 11.05        
Core20: 42.27        Core21: 20.35        
Core22: 29.87        Core23: 20.77        
Core24: 39.31        Core25: 23.44        
Core26: 30.00        Core27: 21.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.48
Socket1: 24.78
DDR read Latency(ns)
Socket0: 1336.26
Socket1: 1336.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.56        Core1: 28.12        
Core2: 24.10        Core3: 30.97        
Core4: 13.45        Core5: 45.66        
Core6: 47.57        Core7: 44.02        
Core8: 13.75        Core9: 30.87        
Core10: 44.57        Core11: 44.10        
Core12: 16.16        Core13: 22.23        
Core14: 38.74        Core15: 10.89        
Core16: 22.22        Core17: 39.66        
Core18: 37.66        Core19: 11.07        
Core20: 44.45        Core21: 20.44        
Core22: 29.63        Core23: 22.96        
Core24: 38.62        Core25: 23.47        
Core26: 30.39        Core27: 21.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 25.29
DDR read Latency(ns)
Socket0: 1208.15
Socket1: 1343.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.60        Core1: 28.28        
Core2: 23.81        Core3: 30.80        
Core4: 13.36        Core5: 45.50        
Core6: 47.82        Core7: 43.87        
Core8: 13.95        Core9: 30.65        
Core10: 40.29        Core11: 43.82        
Core12: 16.06        Core13: 21.85        
Core14: 38.74        Core15: 10.91        
Core16: 21.72        Core17: 29.86        
Core18: 37.82        Core19: 11.05        
Core20: 43.21        Core21: 20.11        
Core22: 29.68        Core23: 22.87        
Core24: 38.13        Core25: 23.49        
Core26: 30.40        Core27: 21.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.00
Socket1: 25.29
DDR read Latency(ns)
Socket0: 1205.29
Socket1: 1340.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.53        Core1: 28.39        
Core2: 23.85        Core3: 30.95        
Core4: 13.39        Core5: 45.63        
Core6: 47.25        Core7: 44.27        
Core8: 13.77        Core9: 31.89        
Core10: 43.14        Core11: 44.53        
Core12: 16.17        Core13: 22.10        
Core14: 39.23        Core15: 10.87        
Core16: 22.22        Core17: 31.45        
Core18: 38.39        Core19: 11.07        
Core20: 44.10        Core21: 20.35        
Core22: 29.69        Core23: 22.91        
Core24: 38.47        Core25: 23.83        
Core26: 30.17        Core27: 21.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.03
Socket1: 25.47
DDR read Latency(ns)
Socket0: 1207.42
Socket1: 1334.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28016
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413125762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413132338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206644879; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206644879; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206648332; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206648332; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206653052; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206653052; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206658339; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206658339; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005464178; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5792150; Consumed Joules: 353.52; Watts: 58.87; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4065776; Consumed DRAM Joules: 62.21; DRAM Watts: 10.36
S1P0; QPIClocks: 14413011058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413007218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206571806; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206571806; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206572807; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206572807; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206568892; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206568892; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206574022; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206574022; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005481412; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6008450; Consumed Joules: 366.73; Watts: 61.07; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4521643; Consumed DRAM Joules: 69.18; DRAM Watts: 11.52
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e45
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.30   0.17    0.60      23 M     33 M    0.28    0.47    0.05    0.06      840      969        7     64
   1    1     0.29   0.33   0.88    1.20     146 M    166 M    0.12    0.26    0.05    0.06     7616      855    20678     59
   2    0     0.04   0.67   0.06    0.60     964 K   2087 K    0.54    0.13    0.00    0.01       56      109        4     62
   3    1     0.13   0.67   0.19    0.60    7681 K   8738 K    0.12    0.28    0.01    0.01      168      121      501     60
   4    0     0.15   0.38   0.38    0.85      12 M     32 M    0.63    0.71    0.01    0.02      224      293       17     63
   5    1     0.07   0.28   0.26    0.71      78 M     85 M    0.09    0.18    0.10    0.12     2352        6     8483     60
   6    0     0.05   0.81   0.07    0.60    3263 K   4019 K    0.19    0.27    0.01    0.01      224       17        1     62
   7    1     0.10   0.21   0.46    0.93      94 M    104 M    0.10    0.15    0.10    0.11     5208       28     7777     59
   8    0     0.52   0.70   0.74    1.20      28 M     65 M    0.56    0.44    0.01    0.01      280       79      571     61
   9    1     0.01   0.26   0.02    0.60     356 K   1295 K    0.72    0.09    0.01    0.02      224        4       15     60
  10    0     0.00   0.33   0.00    0.60     111 K    222 K    0.50    0.11    0.01    0.03        0        9        0     62
  11    1     0.09   0.24   0.39    0.87      94 M    105 M    0.11    0.14    0.10    0.11     5936       27     7816     58
  12    0     0.13   0.39   0.34    0.80      25 M     49 M    0.48    0.47    0.02    0.04      168       23        2     63
  13    1     0.06   0.86   0.06    0.60    1003 K   3549 K    0.72    0.37    0.00    0.01      224       70       10     58
  14    0     0.15   0.36   0.41    0.88      87 M    101 M    0.14    0.17    0.06    0.07     5824      470     8791     63
  15    1     0.18   0.26   0.71    1.20     118 M    136 M    0.14    0.24    0.06    0.08     6440     7845        4     57
  16    0     0.03   0.68   0.05    0.60     651 K   1606 K    0.59    0.13    0.00    0.01        0       19        3     63
  17    1     0.00   0.32   0.00    0.60     105 K    283 K    0.63    0.12    0.01    0.02        0        1        2     59
  18    0     0.07   0.26   0.27    0.72      89 M     96 M    0.08    0.18    0.13    0.14     4424       18    11274     64
  19    1     0.22   0.30   0.74    1.20      92 M    116 M    0.21    0.32    0.04    0.05      392     7392        1     59
  20    0     0.00   0.33   0.00    0.60      72 K    103 K    0.30    0.09    0.02    0.03        0        4        0     63
  21    1     0.13   0.47   0.28    0.74      33 M     47 M    0.30    0.38    0.03    0.04     1288     1720       11     60
  22    0     0.26   0.32   0.82    1.20     147 M    162 M    0.09    0.28    0.06    0.06     9744       61    23301     63
  23    1     0.04   0.61   0.06    0.60    1559 K   2247 K    0.31    0.10    0.00    0.01      112       87       29     62
  24    0     0.00   0.22   0.02    0.60     376 K    735 K    0.49    0.08    0.01    0.02        0       19        0     64
  25    1     0.09   0.44   0.20    0.62      31 M     41 M    0.23    0.42    0.04    0.05     1400     1572        2     60
  26    0     0.35   0.34   1.04    1.20     155 M    177 M    0.12    0.28    0.04    0.05     9240       86    22582     62
  27    1     0.05   0.62   0.08    0.60    1897 K   2832 K    0.33    0.14    0.00    0.01      224      112        1     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.41   0.31    0.97     574 M    726 M    0.21    0.34    0.03    0.04    31024     2176    66553     56
 SKT    1     0.10   0.33   0.31    0.93     701 M    824 M    0.15    0.25    0.05    0.06    31584    19840    45330     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.37   0.31    0.95    1276 M   1550 M    0.18    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   32 G ; Active cycles:   87 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.62 %

 C1 core residency: 51.78 %; C3 core residency: 1.21 %; C6 core residency: 14.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.37 => corresponds to 9.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 2.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       47 G     47 G   |   49%    49%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  200 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.49    54.02     297.59      51.87         131.11
 SKT   1    55.83    69.06     306.23      60.57         130.72
---------------------------------------------------------------------------------------------------------------
       *    96.32    123.08     603.82     112.44         130.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f2e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2376.57 --||-- Mem Ch  0: Reads (MB/s):  2705.24 --|
|--            Writes(MB/s):  2727.57 --||--            Writes(MB/s):  3117.14 --|
|-- Mem Ch  1: Reads (MB/s):  2347.57 --||-- Mem Ch  1: Reads (MB/s):  2714.36 --|
|--            Writes(MB/s):  2714.70 --||--            Writes(MB/s):  3114.00 --|
|-- Mem Ch  2: Reads (MB/s):  2348.68 --||-- Mem Ch  2: Reads (MB/s):  2740.30 --|
|--            Writes(MB/s):  2716.57 --||--            Writes(MB/s):  3121.55 --|
|-- Mem Ch  3: Reads (MB/s):  2366.00 --||-- Mem Ch  3: Reads (MB/s):  2714.37 --|
|--            Writes(MB/s):  2719.88 --||--            Writes(MB/s):  3112.87 --|
|-- NODE 0 Mem Read (MB/s) :  9438.82 --||-- NODE 1 Mem Read (MB/s) : 10874.27 --|
|-- NODE 0 Mem Write(MB/s) : 10878.73 --||-- NODE 1 Mem Write(MB/s) : 12465.57 --|
|-- NODE 0 P. Write (T/s):     138766 --||-- NODE 1 P. Write (T/s):     145752 --|
|-- NODE 0 Memory (MB/s):    20317.54 --||-- NODE 1 Memory (MB/s):    23339.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20313.09                --|
            |--                System Write Throughput(MB/s):      23344.29                --|
            |--               System Memory Throughput(MB/s):      43657.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7003
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     656 K       798 K    26 M   265 M    199 M     0     588 K
 1     443 K       971 K    28 M   227 M    212 M     0     481 K
-----------------------------------------------------------------------
 *    1100 K      1770 K    55 M   492 M    412 M     0    1069 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.86        Core1: 38.36        
Core2: 24.95        Core3: 35.60        
Core4: 12.91        Core5: 37.18        
Core6: 41.45        Core7: 38.20        
Core8: 31.73        Core9: 23.15        
Core10: 28.68        Core11: 43.02        
Core12: 22.18        Core13: 39.02        
Core14: 40.90        Core15: 33.66        
Core16: 43.38        Core17: 31.84        
Core18: 38.51        Core19: 32.16        
Core20: 30.58        Core21: 30.52        
Core22: 40.48        Core23: 34.78        
Core24: 32.10        Core25: 23.58        
Core26: 44.05        Core27: 24.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.50
Socket1: 34.92
DDR read Latency(ns)
Socket0: 1173.37
Socket1: 878.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.67        Core1: 38.26        
Core2: 25.06        Core3: 35.98        
Core4: 11.98        Core5: 37.12        
Core6: 41.94        Core7: 37.92        
Core8: 31.68        Core9: 23.04        
Core10: 28.06        Core11: 42.70        
Core12: 22.16        Core13: 39.14        
Core14: 40.92        Core15: 33.64        
Core16: 36.75        Core17: 31.24        
Core18: 38.37        Core19: 32.54        
Core20: 31.72        Core21: 30.73        
Core22: 40.59        Core23: 34.97        
Core24: 32.07        Core25: 23.04        
Core26: 44.13        Core27: 24.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.26
Socket1: 34.84
DDR read Latency(ns)
Socket0: 1195.00
Socket1: 875.91
irq_total: 236306.087167418
cpu_total: 26.44
cpu_0: 31.91
cpu_1: 62.10
cpu_2: 2.06
cpu_3: 4.92
cpu_4: 54.45
cpu_5: 34.44
cpu_6: 0.13
cpu_7: 35.64
cpu_8: 42.15
cpu_9: 1.06
cpu_10: 1.06
cpu_11: 43.48
cpu_12: 29.32
cpu_13: 0.13
cpu_14: 36.97
cpu_15: 43.22
cpu_16: 0.20
cpu_17: 28.06
cpu_18: 41.95
cpu_19: 40.56
cpu_20: 18.02
cpu_21: 36.77
cpu_22: 52.79
cpu_23: 2.33
cpu_24: 2.39
cpu_25: 36.10
cpu_26: 43.82
cpu_27: 14.16
enp130s0f0_tx_packets: 59956
enp130s0f1_tx_packets: 21861
enp4s0f0_tx_packets: 29277
enp4s0f1_tx_packets: 55265
Total_tx_packets: 166359
enp130s0f0_rx_bytes: 6599434795
enp130s0f1_rx_bytes: 6903535730
enp4s0f0_rx_bytes: 6044935943
enp4s0f1_rx_bytes: 6598482260
Total_rx_bytes: 26146388728
enp130s0f0_tx_packets_phy: 60229
enp130s0f1_tx_packets_phy: 22950
enp4s0f0_tx_packets_phy: 29338
enp4s0f1_tx_packets_phy: 55556
Total_tx_packets_phy: 168073
enp130s0f0_rx_bytes_phy: 6628880516
enp130s0f1_rx_bytes_phy: 6948898936
enp4s0f0_rx_bytes_phy: 6084350000
enp4s0f1_rx_bytes_phy: 6620338997
Total_rx_bytes_phy: 26282468449
enp130s0f0_rx_packets_phy: 735072
enp130s0f1_rx_packets_phy: 770566
enp4s0f0_rx_packets_phy: 674690
enp4s0f1_rx_packets_phy: 734125
Total_rx_packets_phy: 2914453
enp130s0f0_tx_bytes: 3957105
enp130s0f1_tx_bytes: 1442858
enp4s0f0_tx_bytes: 1932332
enp4s0f1_tx_bytes: 3647500
Total_tx_bytes: 10979795
enp130s0f0_tx_bytes_phy: 4214451
enp130s0f1_tx_bytes_phy: 1600019
enp4s0f0_tx_bytes_phy: 2053300
enp4s0f1_tx_bytes_phy: 3887210
Total_tx_bytes_phy: 11754980
enp130s0f0_rx_packets: 735065
enp130s0f1_rx_packets: 770594
enp4s0f0_rx_packets: 674691
enp4s0f1_rx_packets: 734131
Total_rx_packets: 2914481


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 38.44        
Core2: 24.68        Core3: 34.81        
Core4: 12.22        Core5: 39.53        
Core6: 35.88        Core7: 38.25        
Core8: 32.06        Core9: 23.46        
Core10: 27.03        Core11: 41.28        
Core12: 22.31        Core13: 42.15        
Core14: 40.91        Core15: 33.69        
Core16: 23.20        Core17: 31.40        
Core18: 38.81        Core19: 32.35        
Core20: 30.76        Core21: 30.82        
Core22: 40.54        Core23: 34.19        
Core24: 31.71        Core25: 22.47        
Core26: 44.22        Core27: 24.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.88
Socket1: 34.86
DDR read Latency(ns)
Socket0: 1158.00
Socket1: 883.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.57        Core1: 39.44        
Core2: 24.33        Core3: 36.35        
Core4: 13.32        Core5: 44.81        
Core6: 45.95        Core7: 38.74        
Core8: 33.51        Core9: 23.61        
Core10: 26.93        Core11: 41.55        
Core12: 23.35        Core13: 42.44        
Core14: 41.27        Core15: 34.04        
Core16: 43.57        Core17: 32.60        
Core18: 40.39        Core19: 33.46        
Core20: 37.13        Core21: 30.93        
Core22: 40.50        Core23: 34.88        
Core24: 32.07        Core25: 23.48        
Core26: 44.48        Core27: 25.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.00
Socket1: 36.07
DDR read Latency(ns)
Socket0: 1047.00
Socket1: 878.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.91        Core1: 39.63        
Core2: 24.46        Core3: 35.93        
Core4: 12.99        Core5: 43.10        
Core6: 48.81        Core7: 38.46        
Core8: 32.83        Core9: 23.79        
Core10: 27.02        Core11: 41.91        
Core12: 22.74        Core13: 41.37        
Core14: 41.28        Core15: 33.86        
Core16: 42.46        Core17: 31.43        
Core18: 39.78        Core19: 34.24        
Core20: 34.99        Core21: 30.84        
Core22: 40.59        Core23: 34.70        
Core24: 32.69        Core25: 23.23        
Core26: 44.37        Core27: 24.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.13
Socket1: 35.95
DDR read Latency(ns)
Socket0: 1088.45
Socket1: 867.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.82        Core1: 39.94        
Core2: 25.24        Core3: 35.52        
Core4: 13.09        Core5: 37.98        
Core6: 39.28        Core7: 38.28        
Core8: 31.90        Core9: 23.37        
Core10: 28.60        Core11: 43.26        
Core12: 22.25        Core13: 42.58        
Core14: 40.80        Core15: 33.41        
Core16: 39.63        Core17: 31.27        
Core18: 38.77        Core19: 33.94        
Core20: 30.13        Core21: 30.40        
Core22: 40.50        Core23: 34.84        
Core24: 31.95        Core25: 23.84        
Core26: 44.18        Core27: 24.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.51
Socket1: 35.54
DDR read Latency(ns)
Socket0: 1170.54
Socket1: 868.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29091
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412248954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412268694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206206665; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206206665; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206211225; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206211225; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206220207; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206220207; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206224687; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206224687; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004772757; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5705765; Consumed Joules: 348.25; Watts: 58.00; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4143587; Consumed DRAM Joules: 63.40; DRAM Watts: 10.56
S1P0; QPIClocks: 14411351114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411354622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205741501; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205741501; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205742208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205742208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205742814; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205742814; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205743480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205743480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004799865; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5740301; Consumed Joules: 350.36; Watts: 58.35; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4798592; Consumed DRAM Joules: 73.42; DRAM Watts: 12.23
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7275
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.45   0.25    0.69      24 M     38 M    0.37    0.45    0.02    0.03      840      860       20     64
   1    1     0.17   0.22   0.77    1.20     147 M    168 M    0.12    0.15    0.09    0.10      448      824      440     59
   2    0     0.02   0.49   0.04    0.60     452 K   1596 K    0.72    0.07    0.00    0.01       56       13        4     62
   3    1     0.03   0.59   0.06    0.60    2725 K   3216 K    0.15    0.09    0.01    0.01      112       13       76     60
   4    0     0.50   0.73   0.68    1.20      28 M     62 M    0.53    0.46    0.01    0.01      112      261       19     62
   5    1     0.08   0.29   0.27    0.71      80 M     88 M    0.10    0.18    0.10    0.11     4312       53     9372     60
   6    0     0.00   0.32   0.00    0.60      72 K    101 K    0.28    0.06    0.02    0.03        0        4        1     63
   7    1     0.12   0.39   0.29    0.75      79 M     89 M    0.10    0.17    0.07    0.08     3864       27     9371     60
   8    0     0.09   0.22   0.41    0.88     109 M    122 M    0.10    0.19    0.12    0.14     6496     6263      480     62
   9    1     0.01   0.34   0.03    0.60     247 K   1384 K    0.82    0.06    0.00    0.01      112       28        2     60
  10    0     0.00   0.19   0.02    0.60     191 K   1022 K    0.81    0.06    0.00    0.02      168        8        1     62
  11    1     0.04   0.09   0.38    0.86     119 M    130 M    0.08    0.13    0.33    0.36     5936        9     9831     59
  12    0     0.09   0.37   0.24    0.67      29 M     40 M    0.27    0.42    0.03    0.05     1120     1072        2     63
  13    1     0.00   0.51   0.00    0.60      85 K    114 K    0.26    0.15    0.01    0.02      336        7        2     60
  14    0     0.05   0.18   0.25    0.69      90 M     97 M    0.08    0.16    0.19    0.21     3920       59     9652     64
  15    1     0.10   0.23   0.43    0.90     132 M    145 M    0.09    0.15    0.13    0.15     7000     8999        8     59
  16    0     0.00   0.30   0.00    0.60      70 K    103 K    0.32    0.08    0.02    0.03      112        7        0     64
  17    1     0.22   1.20   0.18    0.60    8199 K     14 M    0.41    0.20    0.00    0.01        0      728        2     59
  18    0     0.11   0.31   0.35    0.82      86 M     98 M    0.13    0.17    0.08    0.09     4704       42     9030     63
  19    1     0.04   0.10   0.38    0.85     132 M    144 M    0.08    0.15    0.35    0.38     6664     8105        1     60
  20    0     0.15   1.14   0.13    0.60    6092 K   8185 K    0.26    0.31    0.00    0.01      448       56       28     63
  21    1     0.10   0.36   0.28    0.72      62 M     75 M    0.17    0.21    0.06    0.07      336      560       27     60
  22    0     0.09   0.14   0.68    1.20     149 M    167 M    0.11    0.13    0.16    0.18     4200       67     8783     63
  23    1     0.02   0.59   0.04    0.60    1272 K   1655 K    0.23    0.09    0.01    0.01      112       68        6     62
  24    0     0.02   0.42   0.04    0.60    1153 K   1927 K    0.40    0.05    0.01    0.01        0       10        0     64
  25    1     0.11   0.43   0.25    0.69      33 M     44 M    0.26    0.40    0.03    0.04     1960     1274        6     61
  26    0     0.06   0.13   0.46    0.94     122 M    135 M    0.10    0.13    0.21    0.24     8120       41    10852     63
  27    1     0.08   0.81   0.10    0.61    2184 K   4083 K    0.47    0.46    0.00    0.01       56      163        5     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.36   0.25    0.89     648 M    775 M    0.16    0.23    0.05    0.06    30296     8763    38871     56
 SKT    1     0.08   0.32   0.25    0.82     802 M    910 M    0.12    0.18    0.07    0.08    31248    20858    29149     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.34   0.25    0.86    1450 M   1685 M    0.14    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   70 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.25 %

 C1 core residency: 53.22 %; C3 core residency: 4.42 %; C6 core residency: 13.10 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.13 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   42%    42%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  169 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    47.04    55.26     291.09      52.57         133.60
 SKT   1    64.14    68.30     293.20      61.02         126.44
---------------------------------------------------------------------------------------------------------------
       *    111.18    123.55     584.29     113.59         129.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
