
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000592                       # Number of seconds simulated
sim_ticks                                   591632000                       # Number of ticks simulated
final_tick                                  591632000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191926                       # Simulator instruction rate (inst/s)
host_op_rate                                   579752                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              299403612                       # Simulator tick rate (ticks/s)
host_mem_usage                                 819448                       # Number of bytes of host memory used
host_seconds                                     1.98                       # Real time elapsed on the host
sim_insts                                      379250                       # Number of instructions simulated
sim_ops                                       1145606                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            44992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            97536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              142528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        44992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          44992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               703                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1524                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2227                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks              3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            76047273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           164859237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              240906509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       76047273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          76047273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           324526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                324526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           324526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           76047273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          164859237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             241231036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2227                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           3                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2227                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  142400                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   142528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   192                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 89                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                206                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                283                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                203                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                280                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                217                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                40                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                36                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                76                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      591519000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2227                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     3                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1291                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      579                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      251                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      101                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          480                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     292.933333                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    177.950695                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    312.457556                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           172     35.83%     35.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          122     25.42%     61.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           62     12.92%     74.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           29      6.04%     80.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      3.96%     84.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      2.71%     86.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.62%     87.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      2.08%     89.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           50     10.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           480                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      36162000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 77880750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11125000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16252.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35002.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        240.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     240.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.88                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.88                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.87                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        2.22                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1737                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.07                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      265255.16                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.96                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2463300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1290300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 11523960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              19175370                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                446880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         65683380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5019840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          94464840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               216048510                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             365.173807                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             548368250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        413000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        6766000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     391301750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     13070500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       36019500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    144061250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1021020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    531300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  4362540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              10749060                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1284000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         66357120                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          7554720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          96989880                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               204830280                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             346.212308                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             564426000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2599000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        6772000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     399522000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     19675000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       17547750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    145516250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  135828                       # Number of BP lookups
system.cpu.branchPred.condPredicted            135828                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2861                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               130303                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1609                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          130303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             113214                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            17089                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1721                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      230718                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      115254                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           416                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            74                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      215255                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           117                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       591632000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           591633                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             235825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         468202                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      135828                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             114823                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        321887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5856                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           278                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    215204                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1129                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             560961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.324982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.781729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   312760     55.75%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2161      0.39%     56.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2210      0.39%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3262      0.58%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   105748     18.85%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1997      0.36%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102825     18.33%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2054      0.37%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    27944      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               560961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.229582                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.791372                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   231650                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 87414                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    231097                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7872                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2928                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1278065                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2928                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   235359                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   41656                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1648                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    234622                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 44748                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1266268                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1529                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7669                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1769                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  33443                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1527401                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3002433                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1720378                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                39                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1380379                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   147022                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 95                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     35188                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               236161                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              117776                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            100972                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              230                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1246194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  51                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1209552                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               458                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          100638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       159390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             26                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        560961                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.156214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.960993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              200203     35.69%     35.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12610      2.25%     37.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              110640     19.72%     57.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              110947     19.78%     77.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8786      1.57%     79.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              106760     19.03%     98.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5319      0.95%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3605      0.64%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2091      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          560961                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1630     61.65%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    467     17.66%     79.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   547     20.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4108      0.34%      0.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                856265     70.79%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   35      0.00%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1405      0.12%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  18      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               231933     19.18%     90.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              115784      9.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               4      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1209552                       # Type of FU issued
system.cpu.iq.rate                           2.044430                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2644                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002186                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2983117                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1346906                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1200235                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  50                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 27                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           25                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1208063                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           202321                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14733                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6038                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           509                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2928                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   32832                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1584                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1246245                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               263                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                236161                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               117776                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 41                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    201                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1221                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            858                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2679                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3537                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1203888                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                230698                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5664                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       345945                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   120726                       # Number of branches executed
system.cpu.iew.exec_stores                     115247                       # Number of stores executed
system.cpu.iew.exec_rate                     2.034856                       # Inst execution rate
system.cpu.iew.wb_sent                        1201617                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1200260                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    946661                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1147307                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.028724                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.825116                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          100651                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2887                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       545580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.099795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.316070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       202013     37.03%     37.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       113538     20.81%     57.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5421      0.99%     58.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       109970     20.16%     78.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2645      0.48%     79.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3634      0.67%     80.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       101807     18.66%     98.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          692      0.13%     98.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5860      1.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       545580                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               379250                       # Number of instructions committed
system.cpu.commit.committedOps                1145606                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         333166                       # Number of memory references committed
system.cpu.commit.loads                        221428                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     117114                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         23                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1142598                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  640                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2985      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           808119     70.54%     70.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     70.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1301      0.11%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          221426     19.33%     90.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111738      9.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            2      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1145606                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5860                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1785977                       # The number of ROB reads
system.cpu.rob.rob_writes                     2508107                       # The number of ROB writes
system.cpu.timesIdled                             444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           30672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      379250                       # Number of Instructions Simulated
system.cpu.committedOps                       1145606                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.560008                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.560008                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.641022                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.641022                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1601378                       # number of integer regfile reads
system.cpu.int_regfile_writes                  966757                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        39                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       21                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    608546                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   473488                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  590158                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               690                       # number of replacements
system.cpu.dcache.tags.tagsinuse           853.877013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              134995                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1658                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.420386                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            227000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   853.877013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.833864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.833864                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          968                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          953                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            280240                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           280240                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        23705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23705                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       111290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         111290                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        134995                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           134995                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       134995                       # number of overall hits
system.cpu.dcache.overall_hits::total          134995                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3847                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          449                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4296                       # number of overall misses
system.cpu.dcache.overall_misses::total          4296                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    362920000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    362920000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     47693999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47693999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    410613999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    410613999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    410613999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    410613999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        27552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        27552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       111739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       139291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       139291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139291                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.139627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.139627                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004018                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.030842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.030842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030842                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 94338.445542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94338.445542                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 106222.714922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106222.714922                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 95580.539804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95580.539804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 95580.539804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95580.539804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9233                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.118056                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          285                       # number of writebacks
system.cpu.dcache.writebacks::total               285                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2632                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2632                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2638                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2638                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2638                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2638                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1215                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          443                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          443                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1658                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    123234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     46477999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46477999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    169711999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    169711999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    169711999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    169711999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011903                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011903                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011903                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011903                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 101427.160494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 101427.160494                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 104916.476298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104916.476298                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 102359.468637                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102359.468637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 102359.468637                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102359.468637                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               574                       # number of replacements
system.cpu.icache.tags.tagsinuse           247.150134                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              214076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               830                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.922892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   247.150134                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.965430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            431238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           431238                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       214076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          214076                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        214076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           214076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       214076                       # number of overall hits
system.cpu.icache.overall_hits::total          214076                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1128                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1128                       # number of overall misses
system.cpu.icache.overall_misses::total          1128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    102427000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102427000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    102427000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102427000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    102427000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102427000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       215204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       215204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       215204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       215204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       215204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       215204                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005242                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005242                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 90804.078014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90804.078014                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 90804.078014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90804.078014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 90804.078014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90804.078014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          831                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          831                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     80157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     80157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     80157000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80157000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003861                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003861                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003861                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003861                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 96458.483755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96458.483755                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 96458.483755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96458.483755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 96458.483755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96458.483755                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           3753                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2045                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           288                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               980                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                443                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               443                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2046                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2235                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4006                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6241                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        53120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       124352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   177472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2493                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004011                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.063220                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2483     99.60%     99.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      0.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2493                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4323000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2490999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4974000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    4                       # number of replacements
system.l2cache.tags.tagsinuse             1887.081396                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1519                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2227                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.682084                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   595.930039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1291.151356                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.145491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.315222                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.460713                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2223                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2171                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.542725                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                32211                       # Number of tag accesses
system.l2cache.tags.data_accesses               32211                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          285                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          285                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            17                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               17                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          126                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          117                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          243                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              126                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              134                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 260                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             126                       # number of overall hits
system.l2cache.overall_hits::cpu.data             134                       # number of overall hits
system.l2cache.overall_hits::total                260                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          426                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            426                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          705                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1098                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1803                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            705                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1524                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2229                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           705                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1524                       # number of overall misses
system.l2cache.overall_misses::total             2229                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     44758000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     44758000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     75004000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    117078000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    192082000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     75004000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    161836000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    236840000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     75004000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    161836000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    236840000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          285                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          285                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          443                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          443                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          831                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         1215                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2046                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          831                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1658                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2489                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          831                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1658                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2489                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.961625                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.961625                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.848375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.903704                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.881232                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.848375                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.919180                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.895540                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.848375                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.919180                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.895540                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 105065.727700                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 105065.727700                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 106388.652482                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 106628.415301                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 106534.664448                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 106388.652482                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 106191.601050                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 106253.925527                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 106388.652482                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 106191.601050                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 106253.925527                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks               3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.ReadSharedReq_mshr_hits::cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          426                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          426                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          704                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1098                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1802                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          704                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1524                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2228                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          704                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1524                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2228                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     36238000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     36238000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     60818000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     95118000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    155936000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     60818000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    131356000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    192174000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     60818000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    131356000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    192174000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.961625                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.961625                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.847172                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.903704                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.880743                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.847172                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.919180                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.895139                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.847172                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.919180                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.895139                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 85065.727700                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 85065.727700                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 86389.204545                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86628.415301                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86534.961154                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 86389.204545                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 86191.601050                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 86254.039497                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 86389.204545                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 86191.601050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 86254.039497                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    591632000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               426                       # Transaction distribution
system.membus.trans_dist::ReadExResp              426                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1801                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2227                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2243000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           11710250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
