# rvem
RISC-V emulator

# References
* [RISC-V Instruction Set Manual](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf)
* [RV32I Base Integer Instruction Set](https://docs.openhwgroup.org/projects/cva6-user-manual/01_cva6_user/RISCV_Instructions_RV32I.html)
* [RISC-V Instruction Encoder/Decoder](https://luplab.gitlab.io/rvcodecjs/)
* [Instruction Table](https://five-embeddev.com/riscv-user-isa-manual/Priv-v1.12/instr-table.html)
* [Hello World](https://smist08.wordpress.com/2019/09/07/risc-v-assembly-language-hello-world/)
* [Assembly Programmer's Manual](https://github.com/riscv-non-isa/riscv-asm-manual/blob/main/src/asm-manual.adoc)
* [Assembler Reference](https://michaeljclark.github.io/asm.html)
* [Instruction Set Reference](https://michaeljclark.github.io/isa)
* [ISA Specifications](https://riscv.org/technical/specifications/)
* [RISC-V RV32I assembly with Ripes simulator](https://dantalion.nl/2022/02/25/risc-v-rv32i-assembly.html)
