{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684931678378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684931678379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 15:34:38 2023 " "Processing started: Wed May 24 15:34:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684931678379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684931678379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684931678379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1684931679109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684931679109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instruction_width_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instruction_width_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_width_select-Behavioral " "Found design unit 1: Instruction_width_select-Behavioral" {  } { { "Components/Instruction_width_select.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Instruction_width_select.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688784 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_width_select " "Found entity 1: Instruction_width_select" {  } { { "Components/Instruction_width_select.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Instruction_width_select.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/addressable_memory_big_endian.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/addressable_memory_big_endian.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressable_memory_big_endian-rtl " "Found design unit 1: addressable_memory_big_endian-rtl" {  } { { "Components/addressable_memory_big_endian.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_big_endian.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688787 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressable_memory_big_endian " "Found entity 1: addressable_memory_big_endian" {  } { { "Components/addressable_memory_big_endian.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_big_endian.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/addressable_memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/addressable_memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressable_memory_tb-sim " "Found design unit 1: addressable_memory_tb-sim" {  } { { "Components/addressable_memory_tb.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688791 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressable_memory_tb " "Found entity 1: addressable_memory_tb" {  } { { "Components/addressable_memory_tb.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/opforwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/opforwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPForwardingUnit-Behavioral " "Found design unit 1: OPForwardingUnit-Behavioral" {  } { { "Components/OPForwardingUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OPForwardingUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688794 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPForwardingUnit " "Found entity 1: OPForwardingUnit" {  } { { "Components/OPForwardingUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OPForwardingUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/addressable_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/addressable_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressable_memory-rtl " "Found design unit 1: addressable_memory-rtl" {  } { { "Components/addressable_memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688797 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressable_memory " "Found entity 1: addressable_memory" {  } { { "Components/addressable_memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/structural_hdu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/structural_hdu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Structural_HDU-Structural_HDU_Implementation " "Found design unit 1: Structural_HDU-Structural_HDU_Implementation" {  } { { "Components/Structural_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Structural_HDU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Structural_HDU " "Found entity 1: Structural_HDU" {  } { { "Components/Structural_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Structural_HDU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/execution_forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/execution_forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execution_Forwarding_unit-Behavioral " "Found design unit 1: Execution_Forwarding_unit-Behavioral" {  } { { "Components/Execution_Forwarding_unit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execution_Forwarding_unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execution_Forwarding_unit " "Found entity 1: Execution_Forwarding_unit" {  } { { "Components/Execution_Forwarding_unit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execution_Forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/loadusecase_hdu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/loadusecase_hdu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadUseCase_HDU-rtl " "Found design unit 1: LoadUseCase_HDU-rtl" {  } { { "Components/LoadUseCase_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/LoadUseCase_HDU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688806 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadUseCase_HDU " "Found entity 1: LoadUseCase_HDU" {  } { { "Components/LoadUseCase_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/LoadUseCase_HDU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d_ff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/d_ff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_1-A_MY_D_FF " "Found design unit 1: D_FF_1-A_MY_D_FF" {  } { { "Components/D_FF_1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688809 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1 " "Found entity 1: D_FF_1" {  } { { "Components/D_FF_1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/risc_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/risc_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_CPU-rtl " "Found design unit 1: RISC_CPU-rtl" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688813 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU " "Found entity 1: RISC_CPU" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updatespcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updatespcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdateSpCircuit-Behavioral " "Found design unit 1: UpdateSpCircuit-Behavioral" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688816 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdateSpCircuit " "Found entity 1: UpdateSpCircuit" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updateflagregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updateflagregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdateFlagRegister-Behavioral " "Found design unit 1: UpdateFlagRegister-Behavioral" {  } { { "Components/UpdateFlagRegister.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688819 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdateFlagRegister " "Found entity 1: UpdateFlagRegister" {  } { { "Components/UpdateFlagRegister.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-rtl " "Found design unit 1: RegisterFile-rtl" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688822 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/output_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/output_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUTPUT_PORT-rtl " "Found design unit 1: OUTPUT_PORT-rtl" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688825 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT_PORT " "Found entity 1: OUTPUT_PORT" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/input_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/input_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPUT_PORT-rtl " "Found design unit 1: INPUT_PORT-rtl" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688827 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPUT_PORT " "Found entity 1: INPUT_PORT" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-A_MY_D_FF " "Found design unit 1: D_FF-A_MY_D_FF" {  } { { "Components/D_FF.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688830 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "Components/D_FF.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688830 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Components/MUX.vhd " "Entity \"MUX\" obtained from \"Components/MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1684931688833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-when_else_mux " "Found design unit 1: MUX-when_else_mux" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688833 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_1x2-rtl " "Found design unit 1: Decoder_1x2-rtl" {  } { { "Components/Decoder_1x2.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_1x2 " "Found entity 1: Decoder_1x2" {  } { { "Components/Decoder_1x2.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/id_ex_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/id_ex_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_Buffer-rtl " "Found design unit 1: ID_EX_Buffer-rtl" {  } { { "Components/ID_EX_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688839 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Buffer " "Found entity 1: ID_EX_Buffer" {  } { { "Components/ID_EX_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_IMP " "Found design unit 1: ALU-ALU_IMP" {  } { { "Components/ALU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688842 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Components/ALU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ex_mem1_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ex_mem1_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM1_Buffer-rtl " "Found design unit 1: EX_MEM1_Buffer-rtl" {  } { { "Components/EX_MEM1_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688845 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM1_Buffer " "Found entity 1: EX_MEM1_Buffer" {  } { { "Components/EX_MEM1_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mem1_mem2_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mem1_mem2_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM1_MEM2_Buffer-rtl " "Found design unit 1: MEM1_MEM2_Buffer-rtl" {  } { { "Components/MEM1_MEM2_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688848 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM1_MEM2_Buffer " "Found entity 1: MEM1_MEM2_Buffer" {  } { { "Components/MEM1_MEM2_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mem2_wb_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mem2_wb_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM2_WB_Buffer-rtl " "Found design unit 1: MEM2_WB_Buffer-rtl" {  } { { "Components/MEM2_WB_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688851 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM2_WB_Buffer " "Found entity 1: MEM2_WB_Buffer" {  } { { "Components/MEM2_WB_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/if_id_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/if_id_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_Buffer-rtl " "Found design unit 1: IF_ID_Buffer-rtl" {  } { { "Components/IF_ID_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688854 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Buffer " "Found entity 1: IF_ID_Buffer" {  } { { "Components/IF_ID_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updatepccircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updatepccircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 updatePCcircuit-Behavioral " "Found design unit 1: updatePCcircuit-Behavioral" {  } { { "Components/updatePCcircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688857 ""} { "Info" "ISGN_ENTITY_NAME" "1 updatePCcircuit " "Found entity 1: updatePCcircuit" {  } { { "Components/updatePCcircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-rtl " "Found design unit 1: Memory-rtl" {  } { { "Components/Memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Components/Memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode_Stage-rtl " "Found design unit 1: Decode_Stage-rtl" {  } { { "Components/Decode_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage " "Found entity 1: Decode_Stage" {  } { { "Components/Decode_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory1_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory1_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory1_Stage-rtl " "Found design unit 1: Memory1_Stage-rtl" {  } { { "Components/Memory1_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory1_Stage " "Found entity 1: Memory1_Stage" {  } { { "Components/Memory1_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory2_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory2_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory2_Stage-rtl " "Found design unit 1: Memory2_Stage-rtl" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory2_Stage " "Found entity 1: Memory2_Stage" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute_Stage-rtl " "Found design unit 1: Execute_Stage-rtl" {  } { { "Components/Execute_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute_Stage " "Found entity 1: Execute_Stage" {  } { { "Components/Execute_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1-when_else_mux " "Found design unit 1: MUX_4x1-when_else_mux" {  } { { "Components/MUX_4x1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688879 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "Components/MUX_4x1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684931688879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684931688879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_CPU " "Elaborating entity \"RISC_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1684931689003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fetch_Decode_Instruction_Opcode RISC_CPU.vhd(84) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(84): object \"Fetch_Decode_Instruction_Opcode\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684931689009 "|RISC_CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Decode_Execute_Out_SP RISC_CPU.vhd(102) " "VHDL Signal Declaration warning at RISC_CPU.vhd(102): used implicit default value for signal \"Decode_Execute_Out_SP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1684931689010 "|RISC_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Execute_Mem1_Out_SP RISC_CPU.vhd(122) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(122): object \"Execute_Mem1_Out_SP\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684931689010 "|RISC_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM1_MEM2_Out_FLAGREGISTER RISC_CPU.vhd(132) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(132): object \"MEM1_MEM2_Out_FLAGREGISTER\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684931689010 "|RISC_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadUseCase_HDU LoadUseCase_HDU:loadusecase_hdu_instance " "Elaborating entity \"LoadUseCase_HDU\" for hierarchy \"LoadUseCase_HDU:loadusecase_hdu_instance\"" {  } { { "Components/RISC_CPU.vhd" "loadusecase_hdu_instance" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931689080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Structural_HDU Structural_HDU:structural_hdu_inst " "Elaborating entity \"Structural_HDU\" for hierarchy \"Structural_HDU:structural_hdu_inst\"" {  } { { "Components/RISC_CPU.vhd" "structural_hdu_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931689090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux_inst " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux_inst\"" {  } { { "Components/RISC_CPU.vhd" "mux_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931689098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:ProgramCounter " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:ProgramCounter\"" {  } { { "Components/RISC_CPU.vhd" "ProgramCounter" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931689113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 MUX_4x1:mux_4x1_inst " "Elaborating entity \"MUX_4x1\" for hierarchy \"MUX_4x1:mux_4x1_inst\"" {  } { { "Components/RISC_CPU.vhd" "mux_4x1_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931689130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressable_memory_big_endian addressable_memory_big_endian:Instruction_Cache " "Elaborating entity \"addressable_memory_big_endian\" for hierarchy \"addressable_memory_big_endian:Instruction_Cache\"" {  } { { "Components/RISC_CPU.vhd" "Instruction_Cache" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931689144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_width_select Instruction_width_select:instruction_width_select_inst " "Elaborating entity \"Instruction_width_select\" for hierarchy \"Instruction_width_select:instruction_width_select_inst\"" {  } { { "Components/RISC_CPU.vhd" "instruction_width_select_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst_cache_or_interrupt_mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst_cache_or_interrupt_mux\"" {  } { { "Components/RISC_CPU.vhd" "inst_cache_or_interrupt_mux" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Buffer IF_ID_Buffer:Fetch_Decode_Buffer " "Elaborating entity \"IF_ID_Buffer\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\"" {  } { { "Components/RISC_CPU.vhd" "Fetch_Decode_Buffer" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF:IF_ID_FF " "Elaborating entity \"D_FF\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF:IF_ID_FF\"" {  } { { "Components/IF_ID_Buffer.vhd" "IF_ID_FF" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1 IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF_1:IF_ID_FF_INTERRUPT " "Elaborating entity \"D_FF_1\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF_1:IF_ID_FF_INTERRUPT\"" {  } { { "Components/IF_ID_Buffer.vhd" "IF_ID_FF_INTERRUPT" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Stage Decode_Stage:decode_stage_inst " "Elaborating entity \"Decode_Stage\" for hierarchy \"Decode_Stage:decode_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "decode_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Decode_Stage:decode_stage_inst\|ControlUnit:ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"Decode_Stage:decode_stage_inst\|ControlUnit:ControlUnit\"" {  } { { "Components/Decode_Stage.vhd" "ControlUnit" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Decode_Stage:decode_stage_inst\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Decode_Stage:decode_stage_inst\|RegisterFile:RegFile\"" {  } { { "Components/Decode_Stage.vhd" "RegFile" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execution_Forwarding_unit Decode_Stage:decode_stage_inst\|Execution_Forwarding_unit:execution_forwarding_unit_inst " "Elaborating entity \"Execution_Forwarding_unit\" for hierarchy \"Decode_Stage:decode_stage_inst\|Execution_Forwarding_unit:execution_forwarding_unit_inst\"" {  } { { "Components/Decode_Stage.vhd" "execution_forwarding_unit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatePCcircuit Decode_Stage:decode_stage_inst\|updatePCcircuit:updatepccircuit_inst " "Elaborating entity \"updatePCcircuit\" for hierarchy \"Decode_Stage:decode_stage_inst\|updatePCcircuit:updatepccircuit_inst\"" {  } { { "Components/Decode_Stage.vhd" "updatepccircuit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693612 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_out_type_signal updatePCcircuit.vhd(30) " "Verilog HDL or VHDL warning at updatePCcircuit.vhd(30): object \"mux_out_type_signal\" assigned a value but never read" {  } { { "Components/updatePCcircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684931693613 "|RISC_CPU|Decode_Stage:decode_stage_inst|updatePCcircuit:updatepccircuit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Decode_Stage:decode_stage_inst\|updatePCcircuit:updatepccircuit_inst\|MUX:mux_inst " "Elaborating entity \"MUX\" for hierarchy \"Decode_Stage:decode_stage_inst\|updatePCcircuit:updatepccircuit_inst\|MUX:mux_inst\"" {  } { { "Components/updatePCcircuit.vhd" "mux_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Buffer ID_EX_Buffer:Decode_Execute_Buffer " "Elaborating entity \"ID_EX_Buffer\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\"" {  } { { "Components/RISC_CPU.vhd" "Decode_Execute_Buffer" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_ControlUnitOutput " "Elaborating entity \"D_FF\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_ControlUnitOutput\"" {  } { { "Components/ID_EX_Buffer.vhd" "ID_EX_FF_ControlUnitOutput" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_RS " "Elaborating entity \"D_FF\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_RS\"" {  } { { "Components/ID_EX_Buffer.vhd" "ID_EX_FF_RS" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Stage Execute_Stage:execute_stage_inst " "Elaborating entity \"Execute_Stage\" for hierarchy \"Execute_Stage:execute_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "execute_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdateFlagRegister Execute_Stage:execute_stage_inst\|UpdateFlagRegister:updateflagregister_inst " "Elaborating entity \"UpdateFlagRegister\" for hierarchy \"Execute_Stage:execute_stage_inst\|UpdateFlagRegister:updateflagregister_inst\"" {  } { { "Components/Execute_Stage.vhd" "updateflagregister_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Stage:execute_stage_inst\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Execute_Stage:execute_stage_inst\|ALU:ALU\"" {  } { { "Components/Execute_Stage.vhd" "ALU" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693706 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_output ALU.vhd(20) " "Verilog HDL or VHDL warning at ALU.vhd(20): object \"temp_output\" assigned a value but never read" {  } { { "Components/ALU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684931693707 "|RISC_CPU|Execute_Stage:execute_stage_inst|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPForwardingUnit Execute_Stage:execute_stage_inst\|OPForwardingUnit:opforwardingunit_inst " "Elaborating entity \"OPForwardingUnit\" for hierarchy \"Execute_Stage:execute_stage_inst\|OPForwardingUnit:opforwardingunit_inst\"" {  } { { "Components/Execute_Stage.vhd" "opforwardingunit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM1_Buffer EX_MEM1_Buffer:ex_mem1_buffer_inst " "Elaborating entity \"EX_MEM1_Buffer\" for hierarchy \"EX_MEM1_Buffer:ex_mem1_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "ex_mem1_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory1_Stage Memory1_Stage:memory1_stage_inst " "Elaborating entity \"Memory1_Stage\" for hierarchy \"Memory1_Stage:memory1_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "memory1_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Memory1_Stage:memory1_stage_inst\|MUX:Write_back_address_mux_2x1 " "Elaborating entity \"MUX\" for hierarchy \"Memory1_Stage:memory1_stage_inst\|MUX:Write_back_address_mux_2x1\"" {  } { { "Components/Memory1_Stage.vhd" "Write_back_address_mux_2x1" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdateSpCircuit Memory1_Stage:memory1_stage_inst\|UpdateSpCircuit:updatespcircuit_inst " "Elaborating entity \"UpdateSpCircuit\" for hierarchy \"Memory1_Stage:memory1_stage_inst\|UpdateSpCircuit:updatespcircuit_inst\"" {  } { { "Components/Memory1_Stage.vhd" "updatespcircuit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SP UpdateSpCircuit.vhd(28) " "VHDL Process Statement warning at UpdateSpCircuit.vhd(28): signal \"SP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1684931693792 "|RISC_CPU|Memory1_Stage:memory1_stage_inst|UpdateSpCircuit:updatespcircuit_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SP UpdateSpCircuit.vhd(39) " "VHDL Process Statement warning at UpdateSpCircuit.vhd(39): signal \"SP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1684931693792 "|RISC_CPU|Memory1_Stage:memory1_stage_inst|UpdateSpCircuit:updatespcircuit_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SP UpdateSpCircuit.vhd(41) " "VHDL Process Statement warning at UpdateSpCircuit.vhd(41): signal \"SP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1684931693793 "|RISC_CPU|Memory1_Stage:memory1_stage_inst|UpdateSpCircuit:updatespcircuit_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SP UpdateSpCircuit.vhd(43) " "VHDL Process Statement warning at UpdateSpCircuit.vhd(43): signal \"SP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1684931693793 "|RISC_CPU|Memory1_Stage:memory1_stage_inst|UpdateSpCircuit:updatespcircuit_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SP UpdateSpCircuit.vhd(45) " "VHDL Process Statement warning at UpdateSpCircuit.vhd(45): signal \"SP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1684931693793 "|RISC_CPU|Memory1_Stage:memory1_stage_inst|UpdateSpCircuit:updatespcircuit_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SP UpdateSpCircuit.vhd(47) " "VHDL Process Statement warning at UpdateSpCircuit.vhd(47): signal \"SP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1684931693793 "|RISC_CPU|Memory1_Stage:memory1_stage_inst|UpdateSpCircuit:updatespcircuit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM1_MEM2_Buffer MEM1_MEM2_Buffer:mem1_mem2_buffer_inst " "Elaborating entity \"MEM1_MEM2_Buffer\" for hierarchy \"MEM1_MEM2_Buffer:mem1_mem2_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "mem1_mem2_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory2_Stage Memory2_Stage:memory2_stage_inst " "Elaborating entity \"Memory2_Stage\" for hierarchy \"Memory2_Stage:memory2_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "memory2_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressable_memory Memory2_Stage:memory2_stage_inst\|addressable_memory:addressable_memory_inst " "Elaborating entity \"addressable_memory\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|addressable_memory:addressable_memory_inst\"" {  } { { "Components/Memory2_Stage.vhd" "addressable_memory_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931693839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_PORT Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst " "Elaborating entity \"INPUT_PORT\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\"" {  } { { "Components/Memory2_Stage.vhd" "input_port_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931698144 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[0\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[0\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[1\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[1\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[2\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[2\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[3\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[3\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[4\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[4\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[5\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[5\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[6\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[6\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[7\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[7\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[8\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[8\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[9\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[9\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[10\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[10\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[11\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[11\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[12\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[12\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[13\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[13\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[14\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[14\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698159 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[15\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[15\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684931698160 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM2_WB_Buffer MEM2_WB_Buffer:mem2_wb_buffer_inst " "Elaborating entity \"MEM2_WB_Buffer\" for hierarchy \"MEM2_WB_Buffer:mem2_wb_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "mem2_wb_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931698162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT_PORT OUTPUT_PORT:output_port_inst " "Elaborating entity \"OUTPUT_PORT\" for hierarchy \"OUTPUT_PORT:output_port_inst\"" {  } { { "Components/RISC_CPU.vhd" "output_port_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684931698178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latched_value OUTPUT_PORT.vhd(32) " "VHDL Process Statement warning at OUTPUT_PORT.vhd(32): signal \"latched_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1684931698178 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latched_value OUTPUT_PORT.vhd(27) " "VHDL Process Statement warning at OUTPUT_PORT.vhd(27): inferring latch(es) for signal or variable \"latched_value\", which holds its previous value in one or more paths through the process" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1684931698179 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[0\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[0\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698179 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[1\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[1\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698179 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[2\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[2\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698179 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[3\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[3\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698179 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[4\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[4\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698179 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[5\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[5\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[6\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[6\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[7\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[7\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[8\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[8\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[9\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[9\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[10\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[10\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[11\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[11\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[12\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[12\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[13\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[13\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[14\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[14\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched_value\[15\] OUTPUT_PORT.vhd(27) " "Inferred latch for \"latched_value\[15\]\" at OUTPUT_PORT.vhd(27)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1684931698180 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5130 " "Peak virtual memory: 5130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684931703609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 15:35:03 2023 " "Processing ended: Wed May 24 15:35:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684931703609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684931703609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684931703609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684931703609 ""}
