// Seed: 3943866808
module module_0 (
    input supply0 id_0
    , id_5,
    output wor id_1,
    output wor id_2,
    input wire id_3
);
  supply0 id_6;
  always @(negedge 0) id_6 = id_5[1];
  wire id_7;
  for (id_8 = 1; 1; id_6 = 1 ^ 1'b0) begin : LABEL_0
    assign id_6 = 1;
  end
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3
    , id_6,
    output supply1 id_4
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_1
  );
  assign modCall_1.id_6 = 0;
  wire id_7;
endmodule
