begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Jared D. McNeill<jmcneill@invisible.ca>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_comment
comment|/*  * Allwinner DMA controller  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/condvar.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/endian.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<arm/allwinner/a10_dmac.h>
end_include

begin_include
include|#
directive|include
file|<dev/extres/clk/clk.h>
end_include

begin_include
include|#
directive|include
file|<dev/extres/hwreset/hwreset.h>
end_include

begin_include
include|#
directive|include
file|"sunxi_dma_if.h"
end_include

begin_define
define|#
directive|define
name|DMA_IRQ_EN_REG0
value|0x00
end_define

begin_define
define|#
directive|define
name|DMA_IRQ_EN_REG1
value|0x04
end_define

begin_define
define|#
directive|define
name|DMA_IRQ_EN_REG
parameter_list|(
name|ch
parameter_list|)
value|(DMA_IRQ_EN_REG0 + ((ch) / 8) * 4)
end_define

begin_define
define|#
directive|define
name|DMA_PKG_IRQ_EN
parameter_list|(
name|ch
parameter_list|)
value|(1<< (((ch) % 8) * 4 + 1))
end_define

begin_define
define|#
directive|define
name|DMA_PKG_IRQ_MASK
value|0x2222222222222222ULL
end_define

begin_define
define|#
directive|define
name|DMA_IRQ_PEND_REG0
value|0x10
end_define

begin_define
define|#
directive|define
name|DMA_IRQ_PEND_REG1
value|0x14
end_define

begin_define
define|#
directive|define
name|DMA_IRQ_PEND_REG
parameter_list|(
name|ch
parameter_list|)
value|(DMA_IRQ_PEND_REG0 + ((ch) / 8) * 4)
end_define

begin_define
define|#
directive|define
name|DMA_STA_REG
value|0x30
end_define

begin_define
define|#
directive|define
name|DMA_EN_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x00)
end_define

begin_define
define|#
directive|define
name|DMA_EN
value|(1<< 0)
end_define

begin_define
define|#
directive|define
name|DMA_PAU_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x04)
end_define

begin_define
define|#
directive|define
name|DMA_STAR_ADDR_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x08)
end_define

begin_define
define|#
directive|define
name|DMA_CFG_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x0c)
end_define

begin_define
define|#
directive|define
name|DMA_DEST_DATA_WIDTH
value|(0x3<< 25)
end_define

begin_define
define|#
directive|define
name|DMA_DEST_DATA_WIDTH_SHIFT
value|25
end_define

begin_define
define|#
directive|define
name|DMA_DEST_BST_LEN
value|(0x3<< 22)
end_define

begin_define
define|#
directive|define
name|DMA_DEST_BST_LEN_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|DMA_DEST_ADDR_MODE
value|(0x1<< 21)
end_define

begin_define
define|#
directive|define
name|DMA_DEST_ADDR_MODE_SHIFT
value|21
end_define

begin_define
define|#
directive|define
name|DMA_DEST_DRQ_TYPE
value|(0x1f<< 16)
end_define

begin_define
define|#
directive|define
name|DMA_DEST_DRQ_TYPE_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|DMA_SRC_DATA_WIDTH
value|(0x3<< 9)
end_define

begin_define
define|#
directive|define
name|DMA_SRC_DATA_WIDTH_SHIFT
value|9
end_define

begin_define
define|#
directive|define
name|DMA_SRC_BST_LEN
value|(0x3<< 6)
end_define

begin_define
define|#
directive|define
name|DMA_SRC_BST_LEN_SHIFT
value|6
end_define

begin_define
define|#
directive|define
name|DMA_SRC_ADDR_MODE
value|(0x1<< 5)
end_define

begin_define
define|#
directive|define
name|DMA_SRC_ADDR_MODE_SHIFT
value|5
end_define

begin_define
define|#
directive|define
name|DMA_SRC_DRQ_TYPE
value|(0x1f<< 0)
end_define

begin_define
define|#
directive|define
name|DMA_SRC_DRQ_TYPE_SHIFT
value|0
end_define

begin_define
define|#
directive|define
name|DMA_DATA_WIDTH_8BIT
value|0
end_define

begin_define
define|#
directive|define
name|DMA_DATA_WIDTH_16BIT
value|1
end_define

begin_define
define|#
directive|define
name|DMA_DATA_WIDTH_32BIT
value|2
end_define

begin_define
define|#
directive|define
name|DMA_DATA_WIDTH_64BIT
value|3
end_define

begin_define
define|#
directive|define
name|DMA_ADDR_MODE_LINEAR
value|0
end_define

begin_define
define|#
directive|define
name|DMA_ADDR_MODE_IO
value|1
end_define

begin_define
define|#
directive|define
name|DMA_BST_LEN_1
value|0
end_define

begin_define
define|#
directive|define
name|DMA_BST_LEN_4
value|1
end_define

begin_define
define|#
directive|define
name|DMA_BST_LEN_8
value|2
end_define

begin_define
define|#
directive|define
name|DMA_BST_LEN_16
value|3
end_define

begin_define
define|#
directive|define
name|DMA_CUR_SRC_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x10)
end_define

begin_define
define|#
directive|define
name|DMA_CUR_DEST_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x14)
end_define

begin_define
define|#
directive|define
name|DMA_BCNT_LEFT_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x18)
end_define

begin_define
define|#
directive|define
name|DMA_PARA_REG
parameter_list|(
name|n
parameter_list|)
value|(0x100 + (n) * 0x40 + 0x1c)
end_define

begin_define
define|#
directive|define
name|WAIT_CYC
value|(0xff<< 0)
end_define

begin_define
define|#
directive|define
name|WAIT_CYC_SHIFT
value|0
end_define

begin_struct
struct|struct
name|a31dmac_desc
block|{
name|uint32_t
name|config
decl_stmt|;
name|uint32_t
name|srcaddr
decl_stmt|;
name|uint32_t
name|dstaddr
decl_stmt|;
name|uint32_t
name|bcnt
decl_stmt|;
name|uint32_t
name|para
decl_stmt|;
name|uint32_t
name|next
decl_stmt|;
define|#
directive|define
name|DMA_NULL
value|0xfffff800
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|DESC_ALIGN
value|4
end_define

begin_define
define|#
directive|define
name|DESC_SIZE
value|sizeof(struct a31dmac_desc)
end_define

begin_struct
struct|struct
name|a31dmac_config
block|{
name|u_int
name|nchans
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|a31dmac_config
name|a31_config
init|=
block|{
operator|.
name|nchans
operator|=
literal|16
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|a31dmac_config
name|h3_config
init|=
block|{
operator|.
name|nchans
operator|=
literal|12
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|a31dmac_config
name|a83t_config
init|=
block|{
operator|.
name|nchans
operator|=
literal|8
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|a31dmac_config
name|a64_config
init|=
block|{
operator|.
name|nchans
operator|=
literal|8
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|ofw_compat_data
name|compat_data
index|[]
init|=
block|{
block|{
literal|"allwinner,sun6i-a31-dma"
block|,
operator|(
name|uintptr_t
operator|)
operator|&
name|a31_config
block|}
block|,
block|{
literal|"allwinner,sun8i-a83t-dma"
block|,
operator|(
name|uintptr_t
operator|)
operator|&
name|a83t_config
block|}
block|,
block|{
literal|"allwinner,sun8i-h3-dma"
block|,
operator|(
name|uintptr_t
operator|)
operator|&
name|h3_config
block|}
block|,
block|{
literal|"allwinner,sun50i-a64-dma"
block|,
operator|(
name|uintptr_t
operator|)
operator|&
name|a64_config
block|}
block|,
block|{
name|NULL
block|,
operator|(
name|uintptr_t
operator|)
name|NULL
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_struct_decl
struct_decl|struct
name|a31dmac_softc
struct_decl|;
end_struct_decl

begin_struct
struct|struct
name|a31dmac_channel
block|{
name|struct
name|a31dmac_softc
modifier|*
name|sc
decl_stmt|;
name|uint8_t
name|index
decl_stmt|;
name|void
function_decl|(
modifier|*
name|callback
function_decl|)
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
name|void
modifier|*
name|callbackarg
decl_stmt|;
name|bus_dmamap_t
name|dmamap
decl_stmt|;
name|struct
name|a31dmac_desc
modifier|*
name|desc
decl_stmt|;
name|bus_addr_t
name|physaddr
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|a31dmac_softc
block|{
name|struct
name|resource
modifier|*
name|res
index|[
literal|2
index|]
decl_stmt|;
name|struct
name|mtx
name|mtx
decl_stmt|;
name|void
modifier|*
name|ih
decl_stmt|;
name|bus_dma_tag_t
name|dmat
decl_stmt|;
name|u_int
name|nchans
decl_stmt|;
name|struct
name|a31dmac_channel
modifier|*
name|chans
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|a31dmac_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|DMA_READ
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|)
value|bus_read_4((sc)->res[0], (reg))
end_define

begin_define
define|#
directive|define
name|DMA_WRITE
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|,
name|val
parameter_list|)
value|bus_write_4((sc)->res[0], (reg), (val))
end_define

begin_function_decl
specifier|static
name|void
name|a31dmac_intr
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|a31dmac_dmamap_cb
parameter_list|(
name|void
modifier|*
parameter_list|,
name|bus_dma_segment_t
modifier|*
parameter_list|,
name|int
parameter_list|,
name|int
parameter_list|)
function_decl|;
end_function_decl

begin_function
specifier|static
name|int
name|a31dmac_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_search_compatible
argument_list|(
name|dev
argument_list|,
name|compat_data
argument_list|)
operator|->
name|ocd_data
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Allwinner DMA controller"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a31dmac_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|a31dmac_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|a31dmac_config
modifier|*
name|conf
decl_stmt|;
name|u_int
name|index
decl_stmt|;
name|hwreset_t
name|rst
decl_stmt|;
name|clk_t
name|clk
decl_stmt|;
name|int
name|error
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|conf
operator|=
operator|(
name|void
operator|*
operator|)
name|ofw_bus_search_compatible
argument_list|(
name|dev
argument_list|,
name|compat_data
argument_list|)
operator|->
name|ocd_data
expr_stmt|;
name|clk
operator|=
name|NULL
expr_stmt|;
name|rst
operator|=
name|NULL
expr_stmt|;
if|if
condition|(
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|a31dmac_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot allocate resources for device\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|mtx_init
argument_list|(
operator|&
name|sc
operator|->
name|mtx
argument_list|,
literal|"a31 dmac"
argument_list|,
name|NULL
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
comment|/* Clock and reset setup */
if|if
condition|(
name|clk_get_by_ofw_index
argument_list|(
name|dev
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
name|clk
argument_list|)
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot get clock\n"
argument_list|)
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
if|if
condition|(
name|clk_enable
argument_list|(
name|clk
argument_list|)
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot enable clock\n"
argument_list|)
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
if|if
condition|(
name|hwreset_get_by_ofw_idx
argument_list|(
name|dev
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
name|rst
argument_list|)
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot get hwreset\n"
argument_list|)
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
if|if
condition|(
name|hwreset_deassert
argument_list|(
name|rst
argument_list|)
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot de-assert reset\n"
argument_list|)
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
comment|/* Descriptor DMA */
name|error
operator|=
name|bus_dma_tag_create
argument_list|(
name|bus_get_dma_tag
argument_list|(
name|dev
argument_list|)
argument_list|,
comment|/* Parent tag */
name|DESC_ALIGN
argument_list|,
literal|0
argument_list|,
comment|/* alignment, boundary */
name|BUS_SPACE_MAXADDR_32BIT
argument_list|,
comment|/* lowaddr */
name|BUS_SPACE_MAXADDR
argument_list|,
comment|/* highaddr */
name|NULL
argument_list|,
name|NULL
argument_list|,
comment|/* filter, filterarg */
name|DESC_SIZE
argument_list|,
literal|1
argument_list|,
comment|/* maxsize, nsegs */
name|DESC_SIZE
argument_list|,
comment|/* maxsegsize */
literal|0
argument_list|,
comment|/* flags */
name|NULL
argument_list|,
name|NULL
argument_list|,
comment|/* lockfunc, lockarg */
operator|&
name|sc
operator|->
name|dmat
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot create dma tag\n"
argument_list|)
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
comment|/* Disable all interrupts and clear pending status */
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_EN_REG0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_EN_REG1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_PEND_REG0
argument_list|,
operator|~
literal|0
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_PEND_REG1
argument_list|,
operator|~
literal|0
argument_list|)
expr_stmt|;
comment|/* Initialize channels */
name|sc
operator|->
name|nchans
operator|=
name|conf
operator|->
name|nchans
expr_stmt|;
name|sc
operator|->
name|chans
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|sc
operator|->
name|chans
argument_list|)
operator|*
name|sc
operator|->
name|nchans
argument_list|,
name|M_DEVBUF
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
for|for
control|(
name|index
operator|=
literal|0
init|;
name|index
operator|<
name|sc
operator|->
name|nchans
condition|;
name|index
operator|++
control|)
block|{
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|sc
operator|=
name|sc
expr_stmt|;
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|index
operator|=
name|index
expr_stmt|;
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|callback
operator|=
name|NULL
expr_stmt|;
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|callbackarg
operator|=
name|NULL
expr_stmt|;
name|error
operator|=
name|bus_dmamem_alloc
argument_list|(
name|sc
operator|->
name|dmat
argument_list|,
operator|(
name|void
operator|*
operator|*
operator|)
operator|&
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|desc
argument_list|,
name|BUS_DMA_WAITOK
operator||
name|BUS_DMA_COHERENT
argument_list|,
operator|&
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|dmamap
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot allocate dma mem\n"
argument_list|)
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
name|error
operator|=
name|bus_dmamap_load
argument_list|(
name|sc
operator|->
name|dmat
argument_list|,
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|dmamap
argument_list|,
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|desc
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|desc
argument_list|)
argument_list|,
name|a31dmac_dmamap_cb
argument_list|,
operator|&
name|sc
operator|->
name|chans
index|[
name|index
index|]
argument_list|,
name|BUS_DMA_WAITOK
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot load dma map\n"
argument_list|)
expr_stmt|;
goto|goto
name|fail
goto|;
block|}
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_EN_REG
argument_list|(
name|index
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
name|error
operator|=
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|res
index|[
literal|1
index|]
argument_list|,
name|INTR_MPSAFE
operator||
name|INTR_TYPE_MISC
argument_list|,
name|NULL
argument_list|,
name|a31dmac_intr
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|ih
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not setup interrupt handler\n"
argument_list|)
expr_stmt|;
name|bus_release_resources
argument_list|(
name|dev
argument_list|,
name|a31dmac_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
expr_stmt|;
name|mtx_destroy
argument_list|(
operator|&
name|sc
operator|->
name|mtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|OF_device_register_xref
argument_list|(
name|OF_xref_from_node
argument_list|(
name|ofw_bus_get_node
argument_list|(
name|dev
argument_list|)
argument_list|)
argument_list|,
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
name|fail
label|:
for|for
control|(
name|index
operator|=
literal|0
init|;
name|index
operator|<
name|sc
operator|->
name|nchans
condition|;
name|index
operator|++
control|)
if|if
condition|(
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|desc
operator|!=
name|NULL
condition|)
block|{
name|bus_dmamap_unload
argument_list|(
name|sc
operator|->
name|dmat
argument_list|,
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|dmamap
argument_list|)
expr_stmt|;
name|bus_dmamem_free
argument_list|(
name|sc
operator|->
name|dmat
argument_list|,
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|desc
argument_list|,
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|dmamap
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|sc
operator|->
name|chans
operator|!=
name|NULL
condition|)
name|free
argument_list|(
name|sc
operator|->
name|chans
argument_list|,
name|M_DEVBUF
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|ih
operator|!=
name|NULL
condition|)
name|bus_teardown_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|res
index|[
literal|1
index|]
argument_list|,
name|sc
operator|->
name|ih
argument_list|)
expr_stmt|;
if|if
condition|(
name|rst
operator|!=
name|NULL
condition|)
name|hwreset_release
argument_list|(
name|rst
argument_list|)
expr_stmt|;
if|if
condition|(
name|clk
operator|!=
name|NULL
condition|)
name|clk_release
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|bus_release_resources
argument_list|(
name|dev
argument_list|,
name|a31dmac_spec
argument_list|,
name|sc
operator|->
name|res
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|a31dmac_dmamap_cb
parameter_list|(
name|void
modifier|*
name|priv
parameter_list|,
name|bus_dma_segment_t
modifier|*
name|segs
parameter_list|,
name|int
name|nsegs
parameter_list|,
name|int
name|error
parameter_list|)
block|{
name|struct
name|a31dmac_channel
modifier|*
name|ch
decl_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return;
name|ch
operator|=
name|priv
expr_stmt|;
name|ch
operator|->
name|physaddr
operator|=
name|segs
index|[
literal|0
index|]
operator|.
name|ds_addr
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|a31dmac_intr
parameter_list|(
name|void
modifier|*
name|priv
parameter_list|)
block|{
name|struct
name|a31dmac_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|pend0
decl_stmt|,
name|pend1
decl_stmt|,
name|bit
decl_stmt|;
name|uint64_t
name|pend
decl_stmt|,
name|mask
decl_stmt|;
name|u_int
name|index
decl_stmt|;
name|sc
operator|=
name|priv
expr_stmt|;
name|pend0
operator|=
name|DMA_READ
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_PEND_REG0
argument_list|)
expr_stmt|;
name|pend1
operator|=
name|sc
operator|->
name|nchans
operator|>
literal|8
condition|?
name|DMA_READ
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_PEND_REG1
argument_list|)
else|:
literal|0
expr_stmt|;
if|if
condition|(
name|pend0
operator|==
literal|0
operator|&&
name|pend1
operator|==
literal|0
condition|)
return|return;
if|if
condition|(
name|pend0
operator|!=
literal|0
condition|)
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_PEND_REG0
argument_list|,
name|pend0
argument_list|)
expr_stmt|;
if|if
condition|(
name|pend1
operator|!=
literal|0
condition|)
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_PEND_REG1
argument_list|,
name|pend1
argument_list|)
expr_stmt|;
name|pend
operator|=
name|pend0
operator||
operator|(
operator|(
name|uint64_t
operator|)
name|pend1
operator|<<
literal|32
operator|)
expr_stmt|;
while|while
condition|(
operator|(
name|bit
operator|=
name|ffsll
argument_list|(
name|pend
operator|&
name|DMA_PKG_IRQ_MASK
argument_list|)
operator|)
operator|!=
literal|0
condition|)
block|{
name|mask
operator|=
operator|(
literal|1U
operator|<<
operator|(
name|bit
operator|-
literal|1
operator|)
operator|)
expr_stmt|;
name|pend
operator|&=
operator|~
name|mask
expr_stmt|;
name|index
operator|=
operator|(
name|bit
operator|-
literal|1
operator|)
operator|/
literal|4
expr_stmt|;
if|if
condition|(
name|index
operator|>=
name|sc
operator|->
name|nchans
condition|)
continue|continue;
if|if
condition|(
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|callback
operator|==
name|NULL
condition|)
continue|continue;
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|callback
argument_list|(
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|callbackarg
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|a31dmac_set_config
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|,
specifier|const
name|struct
name|sunxi_dma_config
modifier|*
name|cfg
parameter_list|)
block|{
name|struct
name|a31dmac_channel
modifier|*
name|ch
decl_stmt|;
name|uint32_t
name|config
decl_stmt|,
name|para
decl_stmt|;
name|unsigned
name|int
name|dst_dw
decl_stmt|,
name|dst_bl
decl_stmt|,
name|dst_wc
decl_stmt|,
name|dst_am
decl_stmt|;
name|unsigned
name|int
name|src_dw
decl_stmt|,
name|src_bl
decl_stmt|,
name|src_wc
decl_stmt|,
name|src_am
decl_stmt|;
name|ch
operator|=
name|priv
expr_stmt|;
switch|switch
condition|(
name|cfg
operator|->
name|dst_width
condition|)
block|{
case|case
literal|8
case|:
name|dst_dw
operator|=
name|DMA_DATA_WIDTH_8BIT
expr_stmt|;
break|break;
case|case
literal|16
case|:
name|dst_dw
operator|=
name|DMA_DATA_WIDTH_16BIT
expr_stmt|;
break|break;
case|case
literal|32
case|:
name|dst_dw
operator|=
name|DMA_DATA_WIDTH_32BIT
expr_stmt|;
break|break;
case|case
literal|64
case|:
name|dst_dw
operator|=
name|DMA_DATA_WIDTH_64BIT
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|cfg
operator|->
name|dst_burst_len
condition|)
block|{
case|case
literal|1
case|:
name|dst_bl
operator|=
name|DMA_BST_LEN_1
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|dst_bl
operator|=
name|DMA_BST_LEN_4
expr_stmt|;
break|break;
case|case
literal|8
case|:
name|dst_bl
operator|=
name|DMA_BST_LEN_8
expr_stmt|;
break|break;
case|case
literal|16
case|:
name|dst_bl
operator|=
name|DMA_BST_LEN_16
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|cfg
operator|->
name|src_width
condition|)
block|{
case|case
literal|8
case|:
name|src_dw
operator|=
name|DMA_DATA_WIDTH_8BIT
expr_stmt|;
break|break;
case|case
literal|16
case|:
name|src_dw
operator|=
name|DMA_DATA_WIDTH_16BIT
expr_stmt|;
break|break;
case|case
literal|32
case|:
name|src_dw
operator|=
name|DMA_DATA_WIDTH_32BIT
expr_stmt|;
break|break;
case|case
literal|64
case|:
name|src_dw
operator|=
name|DMA_DATA_WIDTH_64BIT
expr_stmt|;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|cfg
operator|->
name|src_burst_len
condition|)
block|{
case|case
literal|1
case|:
name|src_bl
operator|=
name|DMA_BST_LEN_1
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|src_bl
operator|=
name|DMA_BST_LEN_4
expr_stmt|;
break|break;
case|case
literal|8
case|:
name|src_bl
operator|=
name|DMA_BST_LEN_8
expr_stmt|;
break|break;
case|case
literal|16
case|:
name|src_bl
operator|=
name|DMA_BST_LEN_16
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|dst_am
operator|=
name|cfg
operator|->
name|dst_noincr
condition|?
name|DMA_ADDR_MODE_IO
else|:
name|DMA_ADDR_MODE_LINEAR
expr_stmt|;
name|src_am
operator|=
name|cfg
operator|->
name|src_noincr
condition|?
name|DMA_ADDR_MODE_IO
else|:
name|DMA_ADDR_MODE_LINEAR
expr_stmt|;
name|dst_wc
operator|=
name|cfg
operator|->
name|dst_wait_cyc
expr_stmt|;
name|src_wc
operator|=
name|cfg
operator|->
name|src_wait_cyc
expr_stmt|;
if|if
condition|(
name|dst_wc
operator|!=
name|src_wc
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
name|config
operator|=
operator|(
name|dst_dw
operator|<<
name|DMA_DEST_DATA_WIDTH_SHIFT
operator|)
operator||
operator|(
name|dst_bl
operator|<<
name|DMA_DEST_BST_LEN_SHIFT
operator|)
operator||
operator|(
name|dst_am
operator|<<
name|DMA_DEST_ADDR_MODE_SHIFT
operator|)
operator||
operator|(
name|cfg
operator|->
name|dst_drqtype
operator|<<
name|DMA_DEST_DRQ_TYPE_SHIFT
operator|)
operator||
operator|(
name|src_dw
operator|<<
name|DMA_SRC_DATA_WIDTH_SHIFT
operator|)
operator||
operator|(
name|src_bl
operator|<<
name|DMA_SRC_BST_LEN_SHIFT
operator|)
operator||
operator|(
name|src_am
operator|<<
name|DMA_SRC_ADDR_MODE_SHIFT
operator|)
operator||
operator|(
name|cfg
operator|->
name|src_drqtype
operator|<<
name|DMA_SRC_DRQ_TYPE_SHIFT
operator|)
expr_stmt|;
name|para
operator|=
operator|(
name|dst_wc
operator|<<
name|WAIT_CYC_SHIFT
operator|)
expr_stmt|;
name|ch
operator|->
name|desc
operator|->
name|config
operator|=
name|htole32
argument_list|(
name|config
argument_list|)
expr_stmt|;
name|ch
operator|->
name|desc
operator|->
name|para
operator|=
name|htole32
argument_list|(
name|para
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
modifier|*
name|a31dmac_alloc
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bool
name|dedicated
parameter_list|,
name|void
function_decl|(
modifier|*
name|cb
function_decl|)
parameter_list|(
name|void
modifier|*
parameter_list|)
parameter_list|,
name|void
modifier|*
name|cbarg
parameter_list|)
block|{
name|struct
name|a31dmac_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|a31dmac_channel
modifier|*
name|ch
decl_stmt|;
name|uint32_t
name|irqen
decl_stmt|;
name|u_int
name|index
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|ch
operator|=
name|NULL
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|sc
operator|->
name|mtx
argument_list|)
expr_stmt|;
for|for
control|(
name|index
operator|=
literal|0
init|;
name|index
operator|<
name|sc
operator|->
name|nchans
condition|;
name|index
operator|++
control|)
block|{
if|if
condition|(
name|sc
operator|->
name|chans
index|[
name|index
index|]
operator|.
name|callback
operator|==
name|NULL
condition|)
block|{
name|ch
operator|=
operator|&
name|sc
operator|->
name|chans
index|[
name|index
index|]
expr_stmt|;
name|ch
operator|->
name|callback
operator|=
name|cb
expr_stmt|;
name|ch
operator|->
name|callbackarg
operator|=
name|cbarg
expr_stmt|;
name|irqen
operator|=
name|DMA_READ
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_EN_REG
argument_list|(
name|index
argument_list|)
argument_list|)
expr_stmt|;
name|irqen
operator||=
name|DMA_PKG_IRQ_EN
argument_list|(
name|index
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_EN_REG
argument_list|(
name|index
argument_list|)
argument_list|,
name|irqen
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|sc
operator|->
name|mtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|ch
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|a31dmac_free
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|)
block|{
name|struct
name|a31dmac_channel
modifier|*
name|ch
decl_stmt|;
name|struct
name|a31dmac_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|irqen
decl_stmt|;
name|u_int
name|index
decl_stmt|;
name|ch
operator|=
name|priv
expr_stmt|;
name|sc
operator|=
name|ch
operator|->
name|sc
expr_stmt|;
name|index
operator|=
name|ch
operator|->
name|index
expr_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|sc
operator|->
name|mtx
argument_list|)
expr_stmt|;
name|irqen
operator|=
name|DMA_READ
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_EN_REG
argument_list|(
name|index
argument_list|)
argument_list|)
expr_stmt|;
name|irqen
operator|&=
operator|~
name|DMA_PKG_IRQ_EN
argument_list|(
name|index
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_EN_REG
argument_list|(
name|index
argument_list|)
argument_list|,
name|irqen
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_IRQ_PEND_REG
argument_list|(
name|index
argument_list|)
argument_list|,
name|DMA_PKG_IRQ_EN
argument_list|(
name|index
argument_list|)
argument_list|)
expr_stmt|;
name|ch
operator|->
name|callback
operator|=
name|NULL
expr_stmt|;
name|ch
operator|->
name|callbackarg
operator|=
name|NULL
expr_stmt|;
name|mtx_unlock_spin
argument_list|(
operator|&
name|sc
operator|->
name|mtx
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|a31dmac_transfer
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|,
name|bus_addr_t
name|src
parameter_list|,
name|bus_addr_t
name|dst
parameter_list|,
name|size_t
name|nbytes
parameter_list|)
block|{
name|struct
name|a31dmac_channel
modifier|*
name|ch
decl_stmt|;
name|struct
name|a31dmac_softc
modifier|*
name|sc
decl_stmt|;
name|ch
operator|=
name|priv
expr_stmt|;
name|sc
operator|=
name|ch
operator|->
name|sc
expr_stmt|;
name|ch
operator|->
name|desc
operator|->
name|srcaddr
operator|=
name|htole32
argument_list|(
operator|(
name|uint32_t
operator|)
name|src
argument_list|)
expr_stmt|;
name|ch
operator|->
name|desc
operator|->
name|dstaddr
operator|=
name|htole32
argument_list|(
operator|(
name|uint32_t
operator|)
name|dst
argument_list|)
expr_stmt|;
name|ch
operator|->
name|desc
operator|->
name|bcnt
operator|=
name|htole32
argument_list|(
name|nbytes
argument_list|)
expr_stmt|;
name|ch
operator|->
name|desc
operator|->
name|next
operator|=
name|htole32
argument_list|(
name|DMA_NULL
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_STAR_ADDR_REG
argument_list|(
name|ch
operator|->
name|index
argument_list|)
argument_list|,
operator|(
name|uint32_t
operator|)
name|ch
operator|->
name|physaddr
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_EN_REG
argument_list|(
name|ch
operator|->
name|index
argument_list|)
argument_list|,
name|DMA_EN
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|a31dmac_halt
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|)
block|{
name|struct
name|a31dmac_channel
modifier|*
name|ch
decl_stmt|;
name|struct
name|a31dmac_softc
modifier|*
name|sc
decl_stmt|;
name|ch
operator|=
name|priv
expr_stmt|;
name|sc
operator|=
name|ch
operator|->
name|sc
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|DMA_EN_REG
argument_list|(
name|ch
operator|->
name|index
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|a31dmac_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|a31dmac_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|a31dmac_attach
argument_list|)
block|,
comment|/* sunxi DMA interface */
name|DEVMETHOD
argument_list|(
name|sunxi_dma_alloc
argument_list|,
name|a31dmac_alloc
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_free
argument_list|,
name|a31dmac_free
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_set_config
argument_list|,
name|a31dmac_set_config
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_transfer
argument_list|,
name|a31dmac_transfer
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_halt
argument_list|,
name|a31dmac_halt
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|a31dmac_driver
init|=
block|{
literal|"a31dmac"
block|,
name|a31dmac_methods
block|,
expr|sizeof
operator|(
expr|struct
name|a31dmac_softc
operator|)
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|a31dmac_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|a31dmac
argument_list|,
name|simplebus
argument_list|,
name|a31dmac_driver
argument_list|,
name|a31dmac_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

