{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667600404007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667600404017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 23:20:03 2022 " "Processing started: Fri Nov 04 23:20:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667600404017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600404017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PomReg -c PomReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off PomReg -c PomReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600404017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667600405305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667600405305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pomreg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pomreg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PomReg_tb-Test " "Found design unit 1: PomReg_tb-Test" {  } { { "PomReg_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600421375 ""} { "Info" "ISGN_ENTITY_NAME" "1 PomReg_tb " "Found entity 1: PomReg_tb" {  } { { "PomReg_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600421375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600421375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pomreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pomreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PomReg-Behavioral " "Found design unit 1: PomReg-Behavioral" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600421380 ""} { "Info" "ISGN_ENTITY_NAME" "1 PomReg " "Found entity 1: PomReg" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667600421380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600421380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PomReg " "Elaborating entity \"PomReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667600421449 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oSHREG PomReg.vhd(13) " "VHDL Signal Declaration warning at PomReg.vhd(13): used implicit default value for signal \"oSHREG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667600421450 "|PomReg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[0\] GND " "Pin \"oSHREG\[0\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[1\] GND " "Pin \"oSHREG\[1\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[2\] GND " "Pin \"oSHREG\[2\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[3\] GND " "Pin \"oSHREG\[3\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[4\] GND " "Pin \"oSHREG\[4\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[5\] GND " "Pin \"oSHREG\[5\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[6\] GND " "Pin \"oSHREG\[6\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSHREG\[7\] GND " "Pin \"oSHREG\[7\]\" is stuck at GND" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667600422143 "|PomReg|oSHREG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667600422143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667600422309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667600422309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRST " "No output dependent on input pin \"iRST\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK " "No output dependent on input pin \"iCLK\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iLOAD " "No output dependent on input pin \"iLOAD\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iLOAD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iARITH " "No output dependent on input pin \"iARITH\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iARITH"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSHL " "No output dependent on input pin \"iSHL\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iSHL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSHR " "No output dependent on input pin \"iSHR\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iSHR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[0\] " "No output dependent on input pin \"iDATA\[0\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[1\] " "No output dependent on input pin \"iDATA\[1\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[2\] " "No output dependent on input pin \"iDATA\[2\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[3\] " "No output dependent on input pin \"iDATA\[3\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[4\] " "No output dependent on input pin \"iDATA\[4\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[5\] " "No output dependent on input pin \"iDATA\[5\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[6\] " "No output dependent on input pin \"iDATA\[6\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[7\] " "No output dependent on input pin \"iDATA\[7\]\"" {  } { { "PomReg.vhd" "" { Text "D:/NASTAVA/LPRS1/2022-23/labs/lab4/Lab4_postavke/zad3_pom/PomReg.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667600422343 "|PomReg|iDATA[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667600422343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667600422344 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667600422344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667600422344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667600422368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 23:20:22 2022 " "Processing ended: Fri Nov 04 23:20:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667600422368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667600422368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667600422368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667600422368 ""}
