
fproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074f8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa8  080076b8  080076b8  000086b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008160  08008160  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008160  08008160  00009160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008168  08008168  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008168  08008168  00009168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800816c  0800816c  0000916c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008170  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b64  2000006c  080081dc  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd0  080081dc  0000abd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b54a  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032e6  00000000  00000000  000255e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001588  00000000  00000000  000288d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b2  00000000  00000000  00029e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d05c  00000000  00000000  0002af0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a156  00000000  00000000  00057f66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001130b7  00000000  00000000  000720bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  00185173  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006780  00000000  00000000  0018522c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0018b9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  0018ba10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0018bb0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080076a0 	.word	0x080076a0

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000070 	.word	0x20000070
 80001fc:	080076a0 	.word	0x080076a0

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	@ 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2f>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000884:	bf24      	itt	cs
 8000886:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800088a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800088e:	d90d      	bls.n	80008ac <__aeabi_d2f+0x30>
 8000890:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000894:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000898:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800089c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008a4:	bf08      	it	eq
 80008a6:	f020 0001 	biceq.w	r0, r0, #1
 80008aa:	4770      	bx	lr
 80008ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008b0:	d121      	bne.n	80008f6 <__aeabi_d2f+0x7a>
 80008b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008b6:	bfbc      	itt	lt
 80008b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	4770      	bxlt	lr
 80008be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008c6:	f1c2 0218 	rsb	r2, r2, #24
 80008ca:	f1c2 0c20 	rsb	ip, r2, #32
 80008ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80008d2:	fa20 f002 	lsr.w	r0, r0, r2
 80008d6:	bf18      	it	ne
 80008d8:	f040 0001 	orrne.w	r0, r0, #1
 80008dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008e8:	ea40 000c 	orr.w	r0, r0, ip
 80008ec:	fa23 f302 	lsr.w	r3, r3, r2
 80008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008f4:	e7cc      	b.n	8000890 <__aeabi_d2f+0x14>
 80008f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008fa:	d107      	bne.n	800090c <__aeabi_d2f+0x90>
 80008fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000900:	bf1e      	ittt	ne
 8000902:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000906:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800090a:	4770      	bxne	lr
 800090c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000910:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000914:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <__aeabi_uldivmod>:
 800091c:	b953      	cbnz	r3, 8000934 <__aeabi_uldivmod+0x18>
 800091e:	b94a      	cbnz	r2, 8000934 <__aeabi_uldivmod+0x18>
 8000920:	2900      	cmp	r1, #0
 8000922:	bf08      	it	eq
 8000924:	2800      	cmpeq	r0, #0
 8000926:	bf1c      	itt	ne
 8000928:	f04f 31ff 	movne.w	r1, #4294967295
 800092c:	f04f 30ff 	movne.w	r0, #4294967295
 8000930:	f000 b988 	b.w	8000c44 <__aeabi_idiv0>
 8000934:	f1ad 0c08 	sub.w	ip, sp, #8
 8000938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800093c:	f000 f806 	bl	800094c <__udivmoddi4>
 8000940:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000948:	b004      	add	sp, #16
 800094a:	4770      	bx	lr

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9d08      	ldr	r5, [sp, #32]
 8000952:	468e      	mov	lr, r1
 8000954:	4604      	mov	r4, r0
 8000956:	4688      	mov	r8, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	d14a      	bne.n	80009f2 <__udivmoddi4+0xa6>
 800095c:	428a      	cmp	r2, r1
 800095e:	4617      	mov	r7, r2
 8000960:	d962      	bls.n	8000a28 <__udivmoddi4+0xdc>
 8000962:	fab2 f682 	clz	r6, r2
 8000966:	b14e      	cbz	r6, 800097c <__udivmoddi4+0x30>
 8000968:	f1c6 0320 	rsb	r3, r6, #32
 800096c:	fa01 f806 	lsl.w	r8, r1, r6
 8000970:	fa20 f303 	lsr.w	r3, r0, r3
 8000974:	40b7      	lsls	r7, r6
 8000976:	ea43 0808 	orr.w	r8, r3, r8
 800097a:	40b4      	lsls	r4, r6
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	fa1f fc87 	uxth.w	ip, r7
 8000984:	fbb8 f1fe 	udiv	r1, r8, lr
 8000988:	0c23      	lsrs	r3, r4, #16
 800098a:	fb0e 8811 	mls	r8, lr, r1, r8
 800098e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000992:	fb01 f20c 	mul.w	r2, r1, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d909      	bls.n	80009ae <__udivmoddi4+0x62>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f101 30ff 	add.w	r0, r1, #4294967295
 80009a0:	f080 80ea 	bcs.w	8000b78 <__udivmoddi4+0x22c>
 80009a4:	429a      	cmp	r2, r3
 80009a6:	f240 80e7 	bls.w	8000b78 <__udivmoddi4+0x22c>
 80009aa:	3902      	subs	r1, #2
 80009ac:	443b      	add	r3, r7
 80009ae:	1a9a      	subs	r2, r3, r2
 80009b0:	b2a3      	uxth	r3, r4
 80009b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009be:	fb00 fc0c 	mul.w	ip, r0, ip
 80009c2:	459c      	cmp	ip, r3
 80009c4:	d909      	bls.n	80009da <__udivmoddi4+0x8e>
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009cc:	f080 80d6 	bcs.w	8000b7c <__udivmoddi4+0x230>
 80009d0:	459c      	cmp	ip, r3
 80009d2:	f240 80d3 	bls.w	8000b7c <__udivmoddi4+0x230>
 80009d6:	443b      	add	r3, r7
 80009d8:	3802      	subs	r0, #2
 80009da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009de:	eba3 030c 	sub.w	r3, r3, ip
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11d      	cbz	r5, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40f3      	lsrs	r3, r6
 80009e8:	2200      	movs	r2, #0
 80009ea:	e9c5 3200 	strd	r3, r2, [r5]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d905      	bls.n	8000a02 <__udivmoddi4+0xb6>
 80009f6:	b10d      	cbz	r5, 80009fc <__udivmoddi4+0xb0>
 80009f8:	e9c5 0100 	strd	r0, r1, [r5]
 80009fc:	2100      	movs	r1, #0
 80009fe:	4608      	mov	r0, r1
 8000a00:	e7f5      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a02:	fab3 f183 	clz	r1, r3
 8000a06:	2900      	cmp	r1, #0
 8000a08:	d146      	bne.n	8000a98 <__udivmoddi4+0x14c>
 8000a0a:	4573      	cmp	r3, lr
 8000a0c:	d302      	bcc.n	8000a14 <__udivmoddi4+0xc8>
 8000a0e:	4282      	cmp	r2, r0
 8000a10:	f200 8105 	bhi.w	8000c1e <__udivmoddi4+0x2d2>
 8000a14:	1a84      	subs	r4, r0, r2
 8000a16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4690      	mov	r8, r2
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d0e5      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a22:	e9c5 4800 	strd	r4, r8, [r5]
 8000a26:	e7e2      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	f000 8090 	beq.w	8000b4e <__udivmoddi4+0x202>
 8000a2e:	fab2 f682 	clz	r6, r2
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	f040 80a4 	bne.w	8000b80 <__udivmoddi4+0x234>
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	0c03      	lsrs	r3, r0, #16
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	b280      	uxth	r0, r0
 8000a42:	b2bc      	uxth	r4, r7
 8000a44:	2101      	movs	r1, #1
 8000a46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a52:	fb04 f20c 	mul.w	r2, r4, ip
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d907      	bls.n	8000a6a <__udivmoddi4+0x11e>
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a60:	d202      	bcs.n	8000a68 <__udivmoddi4+0x11c>
 8000a62:	429a      	cmp	r2, r3
 8000a64:	f200 80e0 	bhi.w	8000c28 <__udivmoddi4+0x2dc>
 8000a68:	46c4      	mov	ip, r8
 8000a6a:	1a9b      	subs	r3, r3, r2
 8000a6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a78:	fb02 f404 	mul.w	r4, r2, r4
 8000a7c:	429c      	cmp	r4, r3
 8000a7e:	d907      	bls.n	8000a90 <__udivmoddi4+0x144>
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a86:	d202      	bcs.n	8000a8e <__udivmoddi4+0x142>
 8000a88:	429c      	cmp	r4, r3
 8000a8a:	f200 80ca 	bhi.w	8000c22 <__udivmoddi4+0x2d6>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	1b1b      	subs	r3, r3, r4
 8000a92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a96:	e7a5      	b.n	80009e4 <__udivmoddi4+0x98>
 8000a98:	f1c1 0620 	rsb	r6, r1, #32
 8000a9c:	408b      	lsls	r3, r1
 8000a9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000aa2:	431f      	orrs	r7, r3
 8000aa4:	fa0e f401 	lsl.w	r4, lr, r1
 8000aa8:	fa20 f306 	lsr.w	r3, r0, r6
 8000aac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ab0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ab4:	4323      	orrs	r3, r4
 8000ab6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aba:	fa1f fc87 	uxth.w	ip, r7
 8000abe:	fbbe f0f9 	udiv	r0, lr, r9
 8000ac2:	0c1c      	lsrs	r4, r3, #16
 8000ac4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ac8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000acc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ad0:	45a6      	cmp	lr, r4
 8000ad2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x1a0>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ade:	f080 809c 	bcs.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae2:	45a6      	cmp	lr, r4
 8000ae4:	f240 8099 	bls.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae8:	3802      	subs	r0, #2
 8000aea:	443c      	add	r4, r7
 8000aec:	eba4 040e 	sub.w	r4, r4, lr
 8000af0:	fa1f fe83 	uxth.w	lr, r3
 8000af4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000af8:	fb09 4413 	mls	r4, r9, r3, r4
 8000afc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b04:	45a4      	cmp	ip, r4
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x1ce>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b0e:	f080 8082 	bcs.w	8000c16 <__udivmoddi4+0x2ca>
 8000b12:	45a4      	cmp	ip, r4
 8000b14:	d97f      	bls.n	8000c16 <__udivmoddi4+0x2ca>
 8000b16:	3b02      	subs	r3, #2
 8000b18:	443c      	add	r4, r7
 8000b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b1e:	eba4 040c 	sub.w	r4, r4, ip
 8000b22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b26:	4564      	cmp	r4, ip
 8000b28:	4673      	mov	r3, lr
 8000b2a:	46e1      	mov	r9, ip
 8000b2c:	d362      	bcc.n	8000bf4 <__udivmoddi4+0x2a8>
 8000b2e:	d05f      	beq.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b30:	b15d      	cbz	r5, 8000b4a <__udivmoddi4+0x1fe>
 8000b32:	ebb8 0203 	subs.w	r2, r8, r3
 8000b36:	eb64 0409 	sbc.w	r4, r4, r9
 8000b3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b42:	431e      	orrs	r6, r3
 8000b44:	40cc      	lsrs	r4, r1
 8000b46:	e9c5 6400 	strd	r6, r4, [r5]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	e74f      	b.n	80009ee <__udivmoddi4+0xa2>
 8000b4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b52:	0c01      	lsrs	r1, r0, #16
 8000b54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b58:	b280      	uxth	r0, r0
 8000b5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b5e:	463b      	mov	r3, r7
 8000b60:	4638      	mov	r0, r7
 8000b62:	463c      	mov	r4, r7
 8000b64:	46b8      	mov	r8, r7
 8000b66:	46be      	mov	lr, r7
 8000b68:	2620      	movs	r6, #32
 8000b6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b6e:	eba2 0208 	sub.w	r2, r2, r8
 8000b72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b76:	e766      	b.n	8000a46 <__udivmoddi4+0xfa>
 8000b78:	4601      	mov	r1, r0
 8000b7a:	e718      	b.n	80009ae <__udivmoddi4+0x62>
 8000b7c:	4610      	mov	r0, r2
 8000b7e:	e72c      	b.n	80009da <__udivmoddi4+0x8e>
 8000b80:	f1c6 0220 	rsb	r2, r6, #32
 8000b84:	fa2e f302 	lsr.w	r3, lr, r2
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	40b1      	lsls	r1, r6
 8000b8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	430a      	orrs	r2, r1
 8000b96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b9a:	b2bc      	uxth	r4, r7
 8000b9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ba0:	0c11      	lsrs	r1, r2, #16
 8000ba2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba6:	fb08 f904 	mul.w	r9, r8, r4
 8000baa:	40b0      	lsls	r0, r6
 8000bac:	4589      	cmp	r9, r1
 8000bae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bb2:	b280      	uxth	r0, r0
 8000bb4:	d93e      	bls.n	8000c34 <__udivmoddi4+0x2e8>
 8000bb6:	1879      	adds	r1, r7, r1
 8000bb8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bbc:	d201      	bcs.n	8000bc2 <__udivmoddi4+0x276>
 8000bbe:	4589      	cmp	r9, r1
 8000bc0:	d81f      	bhi.n	8000c02 <__udivmoddi4+0x2b6>
 8000bc2:	eba1 0109 	sub.w	r1, r1, r9
 8000bc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bca:	fb09 f804 	mul.w	r8, r9, r4
 8000bce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bd2:	b292      	uxth	r2, r2
 8000bd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bd8:	4542      	cmp	r2, r8
 8000bda:	d229      	bcs.n	8000c30 <__udivmoddi4+0x2e4>
 8000bdc:	18ba      	adds	r2, r7, r2
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	d2c4      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be4:	4542      	cmp	r2, r8
 8000be6:	d2c2      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bec:	443a      	add	r2, r7
 8000bee:	e7be      	b.n	8000b6e <__udivmoddi4+0x222>
 8000bf0:	45f0      	cmp	r8, lr
 8000bf2:	d29d      	bcs.n	8000b30 <__udivmoddi4+0x1e4>
 8000bf4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bf8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bfc:	3801      	subs	r0, #1
 8000bfe:	46e1      	mov	r9, ip
 8000c00:	e796      	b.n	8000b30 <__udivmoddi4+0x1e4>
 8000c02:	eba7 0909 	sub.w	r9, r7, r9
 8000c06:	4449      	add	r1, r9
 8000c08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c10:	fb09 f804 	mul.w	r8, r9, r4
 8000c14:	e7db      	b.n	8000bce <__udivmoddi4+0x282>
 8000c16:	4673      	mov	r3, lr
 8000c18:	e77f      	b.n	8000b1a <__udivmoddi4+0x1ce>
 8000c1a:	4650      	mov	r0, sl
 8000c1c:	e766      	b.n	8000aec <__udivmoddi4+0x1a0>
 8000c1e:	4608      	mov	r0, r1
 8000c20:	e6fd      	b.n	8000a1e <__udivmoddi4+0xd2>
 8000c22:	443b      	add	r3, r7
 8000c24:	3a02      	subs	r2, #2
 8000c26:	e733      	b.n	8000a90 <__udivmoddi4+0x144>
 8000c28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c2c:	443b      	add	r3, r7
 8000c2e:	e71c      	b.n	8000a6a <__udivmoddi4+0x11e>
 8000c30:	4649      	mov	r1, r9
 8000c32:	e79c      	b.n	8000b6e <__udivmoddi4+0x222>
 8000c34:	eba1 0109 	sub.w	r1, r1, r9
 8000c38:	46c4      	mov	ip, r8
 8000c3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c3e:	fb09 f804 	mul.w	r8, r9, r4
 8000c42:	e7c4      	b.n	8000bce <__udivmoddi4+0x282>

08000c44 <__aeabi_idiv0>:
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <stop_playback_if_running>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void stop_playback_if_running(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4804      	ldr	r0, [pc, #16]	@ (8000c60 <stop_playback_if_running+0x18>)
 8000c50:	f001 fa4c 	bl	80020ec <HAL_DAC_Stop_DMA>
  HAL_TIM_Base_Stop(&htim2);
 8000c54:	4803      	ldr	r0, [pc, #12]	@ (8000c64 <stop_playback_if_running+0x1c>)
 8000c56:	f003 ffb9 	bl	8004bcc <HAL_TIM_Base_Stop>
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20000088 	.word	0x20000088
 8000c64:	20000150 	.word	0x20000150

08000c68 <start_note_circular>:

// Build one full-period sine buffer and start circular DMA playback
static void start_note_circular(float freq_hz, uint16_t *buf, uint32_t *len) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08c      	sub	sp, #48	@ 0x30
 8000c6c:	af02      	add	r7, sp, #8
 8000c6e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000c72:	60b8      	str	r0, [r7, #8]
 8000c74:	6079      	str	r1, [r7, #4]
  float samples_per_period_f = FS_HZ / freq_hz;
 8000c76:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8000d88 <start_note_circular+0x120>
 8000c7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c82:	edc7 7a06 	vstr	s15, [r7, #24]
  uint32_t samples = (uint32_t)(samples_per_period_f + 0.5f);
 8000c86:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c8a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000c8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c96:	ee17 3a90 	vmov	r3, s15
 8000c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples < 16) samples = 16;
 8000c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9e:	2b0f      	cmp	r3, #15
 8000ca0:	d801      	bhi.n	8000ca6 <start_note_circular+0x3e>
 8000ca2:	2310      	movs	r3, #16
 8000ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples > NOTE_MAX_SAMPLES) samples = NOTE_MAX_SAMPLES;
 8000ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cac:	d902      	bls.n	8000cb4 <start_note_circular+0x4c>
 8000cae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24

  for (uint32_t i = 0; i < samples; i++) {
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	623b      	str	r3, [r7, #32]
 8000cb8:	e045      	b.n	8000d46 <start_note_circular+0xde>
    float ph = 2.0f * M_PI * ((float)i / (float)samples);
 8000cba:	6a3b      	ldr	r3, [r7, #32]
 8000cbc:	ee07 3a90 	vmov	s15, r3
 8000cc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc6:	ee07 3a90 	vmov	s15, r3
 8000cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000cd2:	ee16 0a90 	vmov	r0, s13
 8000cd6:	f7ff fd79 	bl	80007cc <__aeabi_f2d>
 8000cda:	a329      	add	r3, pc, #164	@ (adr r3, 8000d80 <start_note_circular+0x118>)
 8000cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ce0:	f7ff fae6 	bl	80002b0 <__aeabi_dmul>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	4610      	mov	r0, r2
 8000cea:	4619      	mov	r1, r3
 8000cec:	f7ff fdc6 	bl	800087c <__aeabi_d2f>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	617b      	str	r3, [r7, #20]
    float s  = arm_sin_f32(ph);
 8000cf4:	ed97 0a05 	vldr	s0, [r7, #20]
 8000cf8:	f005 fa74 	bl	80061e4 <arm_sin_f32>
 8000cfc:	ed87 0a04 	vstr	s0, [r7, #16]
    int32_t v = DAC_MID + (int32_t)(DAC_AMP * s);
 8000d00:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d04:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000d8c <start_note_circular+0x124>
 8000d08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d10:	ee17 3a90 	vmov	r3, s15
 8000d14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000d18:	61fb      	str	r3, [r7, #28]
    if (v < 0) v = 0;
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	da01      	bge.n	8000d24 <start_note_circular+0xbc>
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
    if (v > 4095) v = 4095;
 8000d24:	69fb      	ldr	r3, [r7, #28]
 8000d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d2a:	db02      	blt.n	8000d32 <start_note_circular+0xca>
 8000d2c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000d30:	61fb      	str	r3, [r7, #28]
    buf[i] = (uint16_t)v;
 8000d32:	6a3b      	ldr	r3, [r7, #32]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	4413      	add	r3, r2
 8000d3a:	69fa      	ldr	r2, [r7, #28]
 8000d3c:	b292      	uxth	r2, r2
 8000d3e:	801a      	strh	r2, [r3, #0]
  for (uint32_t i = 0; i < samples; i++) {
 8000d40:	6a3b      	ldr	r3, [r7, #32]
 8000d42:	3301      	adds	r3, #1
 8000d44:	623b      	str	r3, [r7, #32]
 8000d46:	6a3a      	ldr	r2, [r7, #32]
 8000d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d3b5      	bcc.n	8000cba <start_note_circular+0x52>
  }

  *len = samples;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d52:	601a      	str	r2, [r3, #0]
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000d54:	2100      	movs	r1, #0
 8000d56:	480e      	ldr	r0, [pc, #56]	@ (8000d90 <start_note_circular+0x128>)
 8000d58:	f001 f9c8 	bl	80020ec <HAL_DAC_Stop_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)buf, *len, DAC_ALIGN_12B_R);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2200      	movs	r2, #0
 8000d62:	9200      	str	r2, [sp, #0]
 8000d64:	68ba      	ldr	r2, [r7, #8]
 8000d66:	2100      	movs	r1, #0
 8000d68:	4809      	ldr	r0, [pc, #36]	@ (8000d90 <start_note_circular+0x128>)
 8000d6a:	f001 f8f3 	bl	8001f54 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 8000d6e:	4809      	ldr	r0, [pc, #36]	@ (8000d94 <start_note_circular+0x12c>)
 8000d70:	f003 fec4 	bl	8004afc <HAL_TIM_Base_Start>
}
 8000d74:	bf00      	nop
 8000d76:	3728      	adds	r7, #40	@ 0x28
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	f3af 8000 	nop.w
 8000d80:	54442d18 	.word	0x54442d18
 8000d84:	401921fb 	.word	0x401921fb
 8000d88:	46fa0000 	.word	0x46fa0000
 8000d8c:	44fa0000 	.word	0x44fa0000
 8000d90:	20000088 	.word	0x20000088
 8000d94:	20000150 	.word	0x20000150

08000d98 <play_start_sequence>:

static void play_start_sequence(void) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
  const float freqs[3] = {400.0f, 500.0f, 600.0f};
 8000d9e:	4a14      	ldr	r2, [pc, #80]	@ (8000df0 <play_start_sequence+0x58>)
 8000da0:	463b      	mov	r3, r7
 8000da2:	ca07      	ldmia	r2, {r0, r1, r2}
 8000da4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8000da8:	2300      	movs	r3, #0
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	e017      	b.n	8000dde <play_start_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	3310      	adds	r3, #16
 8000db4:	443b      	add	r3, r7
 8000db6:	3b10      	subs	r3, #16
 8000db8:	edd3 7a00 	vldr	s15, [r3]
 8000dbc:	490d      	ldr	r1, [pc, #52]	@ (8000df4 <play_start_sequence+0x5c>)
 8000dbe:	480e      	ldr	r0, [pc, #56]	@ (8000df8 <play_start_sequence+0x60>)
 8000dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8000dc4:	f7ff ff50 	bl	8000c68 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8000dc8:	20fa      	movs	r0, #250	@ 0xfa
 8000dca:	f000 ff6b 	bl	8001ca4 <HAL_Delay>
    stop_playback_if_running();
 8000dce:	f7ff ff3b 	bl	8000c48 <stop_playback_if_running>
    HAL_Delay(100);
 8000dd2:	2064      	movs	r0, #100	@ 0x64
 8000dd4:	f000 ff66 	bl	8001ca4 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	dde4      	ble.n	8000dae <play_start_sequence+0x16>
  }
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	080076b8 	.word	0x080076b8
 8000df4:	20000a34 	.word	0x20000a34
 8000df8:	20000234 	.word	0x20000234

08000dfc <play_end_sequence>:

static void play_end_sequence(void) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
  const float freqs[3] = {700.0f, 500.0f, 300.0f};
 8000e02:	4a14      	ldr	r2, [pc, #80]	@ (8000e54 <play_end_sequence+0x58>)
 8000e04:	463b      	mov	r3, r7
 8000e06:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e08:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	e017      	b.n	8000e42 <play_end_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	3310      	adds	r3, #16
 8000e18:	443b      	add	r3, r7
 8000e1a:	3b10      	subs	r3, #16
 8000e1c:	edd3 7a00 	vldr	s15, [r3]
 8000e20:	490d      	ldr	r1, [pc, #52]	@ (8000e58 <play_end_sequence+0x5c>)
 8000e22:	480e      	ldr	r0, [pc, #56]	@ (8000e5c <play_end_sequence+0x60>)
 8000e24:	eeb0 0a67 	vmov.f32	s0, s15
 8000e28:	f7ff ff1e 	bl	8000c68 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8000e2c:	20fa      	movs	r0, #250	@ 0xfa
 8000e2e:	f000 ff39 	bl	8001ca4 <HAL_Delay>
    stop_playback_if_running();
 8000e32:	f7ff ff09 	bl	8000c48 <stop_playback_if_running>
    HAL_Delay(100);
 8000e36:	2064      	movs	r0, #100	@ 0x64
 8000e38:	f000 ff34 	bl	8001ca4 <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	dde4      	ble.n	8000e12 <play_end_sequence+0x16>
  }
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	080076c4 	.word	0x080076c4
 8000e58:	20000a34 	.word	0x20000a34
 8000e5c:	20000234 	.word	0x20000234

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b5b0      	push	{r4, r5, r7, lr}
 8000e62:	b0c4      	sub	sp, #272	@ 0x110
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e66:	f000 fea8 	bl	8001bba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6a:	f000 f991 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e6e:	f000 fb0b 	bl	8001488 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e72:	f000 fadf 	bl	8001434 <MX_DMA_Init>
  MX_DAC1_Init();
 8000e76:	f000 f9d1 	bl	800121c <MX_DAC1_Init>
  MX_TIM2_Init();
 8000e7a:	f000 fa43 	bl	8001304 <MX_TIM2_Init>
  MX_I2C2_Init();
 8000e7e:	f000 fa01 	bl	8001284 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000e82:	f000 fa8b 	bl	800139c <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch (g_state) {
 8000e86:	4baf      	ldr	r3, [pc, #700]	@ (8001144 <main+0x2e4>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b05      	cmp	r3, #5
 8000e8c:	d8fb      	bhi.n	8000e86 <main+0x26>
 8000e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8000e94 <main+0x34>)
 8000e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e94:	08000ead 	.word	0x08000ead
 8000e98:	08000edb 	.word	0x08000edb
 8000e9c:	08000f45 	.word	0x08000f45
 8000ea0:	08000f91 	.word	0x08000f91
 8000ea4:	080010f7 	.word	0x080010f7
 8000ea8:	08001139 	.word	0x08001139
	  	  case GAME_AWAKE:
	  		// DISPLAY RULES OF THE GAME
	  		  char msg[256]; snprintf(msg,sizeof(msg),
 8000eac:	463b      	mov	r3, r7
 8000eae:	4aa6      	ldr	r2, [pc, #664]	@ (8001148 <main+0x2e8>)
 8000eb0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f005 fb09 	bl	80064cc <sniprintf>
	  				  "\r\n--- Reflex Game ---\r\n"
	  				  "Rules:\r\n" "- 30 cues (3 sounds + 1 LED)\r\n"
	  				  "- When LED lights -> press button\r\n"
	  				  "- When game starts, listen for 3 countdown tones\r\n"
	  				  "- Score printed at end.\r\n\r\n" );
	  		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff f99f 	bl	8000200 <strlen>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	4639      	mov	r1, r7
 8000ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ecc:	489f      	ldr	r0, [pc, #636]	@ (800114c <main+0x2ec>)
 8000ece:	f004 fadd 	bl	800548c <HAL_UART_Transmit>
	  		  g_state = GAME_IDLE;
 8000ed2:	4b9c      	ldr	r3, [pc, #624]	@ (8001144 <main+0x2e4>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	701a      	strb	r2, [r3, #0]
	  		  break;
 8000ed8:	e133      	b.n	8001142 <main+0x2e2>
	  	  case GAME_IDLE:
	  	    HAL_Delay(100);
 8000eda:	2064      	movs	r0, #100	@ 0x64
 8000edc:	f000 fee2 	bl	8001ca4 <HAL_Delay>

	  	    // Prepare new random sequence when entering idle
	  	    static uint8_t initialized = 0;
	  	    if (!initialized) {
 8000ee0:	4b9b      	ldr	r3, [pc, #620]	@ (8001150 <main+0x2f0>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d108      	bne.n	8000efa <main+0x9a>
	  	    	srand(HAL_GetTick());  // seed RNG once per boot
 8000ee8:	f000 fed0 	bl	8001c8c <HAL_GetTick>
 8000eec:	4603      	mov	r3, r0
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f005 f9be 	bl	8006270 <srand>
	  	    	initialized = 1;
 8000ef4:	4b96      	ldr	r3, [pc, #600]	@ (8001150 <main+0x2f0>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
	  	    }

	  	    for (int i = 0; i < NUM_CUES; i++) {
 8000efa:	2300      	movs	r3, #0
 8000efc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000f00:	e01b      	b.n	8000f3a <main+0xda>
	  	    	cueList[i] = rand() % 4;   // 03 inclusive
 8000f02:	f005 f9e3 	bl	80062cc <rand>
 8000f06:	4603      	mov	r3, r0
 8000f08:	425a      	negs	r2, r3
 8000f0a:	f003 0303 	and.w	r3, r3, #3
 8000f0e:	f002 0203 	and.w	r2, r2, #3
 8000f12:	bf58      	it	pl
 8000f14:	4253      	negpl	r3, r2
 8000f16:	b2d9      	uxtb	r1, r3
 8000f18:	4a8e      	ldr	r2, [pc, #568]	@ (8001154 <main+0x2f4>)
 8000f1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f1e:	4413      	add	r3, r2
 8000f20:	460a      	mov	r2, r1
 8000f22:	701a      	strb	r2, [r3, #0]
	  	    	cueResults[i] = 0;
 8000f24:	4a8c      	ldr	r2, [pc, #560]	@ (8001158 <main+0x2f8>)
 8000f26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f2a:	4413      	add	r3, r2
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
	  	    for (int i = 0; i < NUM_CUES; i++) {
 8000f30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f34:	3301      	adds	r3, #1
 8000f36:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000f3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f3e:	2b1d      	cmp	r3, #29
 8000f40:	dddf      	ble.n	8000f02 <main+0xa2>
	  	    }
	  	    break;
 8000f42:	e0fe      	b.n	8001142 <main+0x2e2>
	  	  case GAME_STARTING:
              char m[64] = "Game start!\r\n";
 8000f44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000f48:	f5a3 7588 	sub.w	r5, r3, #272	@ 0x110
 8000f4c:	4a83      	ldr	r2, [pc, #524]	@ (800115c <main+0x2fc>)
 8000f4e:	462b      	mov	r3, r5
 8000f50:	4614      	mov	r4, r2
 8000f52:	6820      	ldr	r0, [r4, #0]
 8000f54:	6861      	ldr	r1, [r4, #4]
 8000f56:	68a2      	ldr	r2, [r4, #8]
 8000f58:	c307      	stmia	r3!, {r0, r1, r2}
 8000f5a:	89a2      	ldrh	r2, [r4, #12]
 8000f5c:	801a      	strh	r2, [r3, #0]
 8000f5e:	f105 030e 	add.w	r3, r5, #14
 8000f62:	2232      	movs	r2, #50	@ 0x32
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f005 fb4b 	bl	8006602 <memset>
              HAL_UART_Transmit(&huart1, (uint8_t*)m, strlen(m), HAL_MAX_DELAY);
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff f946 	bl	8000200 <strlen>
 8000f74:	4603      	mov	r3, r0
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	4639      	mov	r1, r7
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7e:	4873      	ldr	r0, [pc, #460]	@ (800114c <main+0x2ec>)
 8000f80:	f004 fa84 	bl	800548c <HAL_UART_Transmit>

              play_start_sequence();
 8000f84:	f7ff ff08 	bl	8000d98 <play_start_sequence>
              g_state = GAME_ON;
 8000f88:	4b6e      	ldr	r3, [pc, #440]	@ (8001144 <main+0x2e4>)
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	701a      	strb	r2, [r3, #0]
	  		  break;
 8000f8e:	e0d8      	b.n	8001142 <main+0x2e2>
	  	case GAME_ON:
	  	{
	  	    char msg[64];
	  	    uint32_t score = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	  	    for (int i = 0; i < NUM_CUES; i++) {
 8000f96:	2300      	movs	r3, #0
 8000f98:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000f9c:	e08f      	b.n	80010be <main+0x25e>
	  	        playerResponded = 0;
 8000f9e:	4b70      	ldr	r3, [pc, #448]	@ (8001160 <main+0x300>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]

	  	        // --- Present cue ---
				  currentCue = cueList[i];
 8000fa4:	4a6b      	ldr	r2, [pc, #428]	@ (8001154 <main+0x2f4>)
 8000fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000faa:	4413      	add	r3, r2
 8000fac:	781a      	ldrb	r2, [r3, #0]
 8000fae:	4b6d      	ldr	r3, [pc, #436]	@ (8001164 <main+0x304>)
 8000fb0:	701a      	strb	r2, [r3, #0]
				  switch (currentCue) {
 8000fb2:	4b6c      	ldr	r3, [pc, #432]	@ (8001164 <main+0x304>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	d827      	bhi.n	800100c <main+0x1ac>
 8000fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8000fc4 <main+0x164>)
 8000fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc2:	bf00      	nop
 8000fc4:	08000fd5 	.word	0x08000fd5
 8000fc8:	08000fe3 	.word	0x08000fe3
 8000fcc:	08000ff1 	.word	0x08000ff1
 8000fd0:	08000fff 	.word	0x08000fff
					  case CUE_SOUND1: start_note_circular(400.0f, noteBuf, &noteLen); break;
 8000fd4:	4964      	ldr	r1, [pc, #400]	@ (8001168 <main+0x308>)
 8000fd6:	4865      	ldr	r0, [pc, #404]	@ (800116c <main+0x30c>)
 8000fd8:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 8001170 <main+0x310>
 8000fdc:	f7ff fe44 	bl	8000c68 <start_note_circular>
 8000fe0:	e014      	b.n	800100c <main+0x1ac>
					  case CUE_SOUND2: start_note_circular(600.0f, noteBuf, &noteLen); break;
 8000fe2:	4961      	ldr	r1, [pc, #388]	@ (8001168 <main+0x308>)
 8000fe4:	4861      	ldr	r0, [pc, #388]	@ (800116c <main+0x30c>)
 8000fe6:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 8001174 <main+0x314>
 8000fea:	f7ff fe3d 	bl	8000c68 <start_note_circular>
 8000fee:	e00d      	b.n	800100c <main+0x1ac>
					  case CUE_SOUND3: start_note_circular(800.0f, noteBuf, &noteLen); break;
 8000ff0:	495d      	ldr	r1, [pc, #372]	@ (8001168 <main+0x308>)
 8000ff2:	485e      	ldr	r0, [pc, #376]	@ (800116c <main+0x30c>)
 8000ff4:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 8001178 <main+0x318>
 8000ff8:	f7ff fe36 	bl	8000c68 <start_note_circular>
 8000ffc:	e006      	b.n	800100c <main+0x1ac>
					  case CUE_LED:
						  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000ffe:	2201      	movs	r2, #1
 8001000:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001004:	485d      	ldr	r0, [pc, #372]	@ (800117c <main+0x31c>)
 8001006:	f001 ff0b 	bl	8002e20 <HAL_GPIO_WritePin>
						  break;
 800100a:	bf00      	nop
				  }


	  	        // --- Wait for reaction window ---
	  	        uint32_t start = HAL_GetTick();
 800100c:	f000 fe3e 	bl	8001c8c <HAL_GetTick>
 8001010:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
	  	        while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 8001014:	e004      	b.n	8001020 <main+0x1c0>
	  	            if (playerResponded) break;
 8001016:	4b52      	ldr	r3, [pc, #328]	@ (8001160 <main+0x300>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b00      	cmp	r3, #0
 800101e:	d109      	bne.n	8001034 <main+0x1d4>
	  	        while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 8001020:	f000 fe34 	bl	8001c8c <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001030:	d3f1      	bcc.n	8001016 <main+0x1b6>
 8001032:	e000      	b.n	8001036 <main+0x1d6>
	  	            if (playerResponded) break;
 8001034:	bf00      	nop
	  	        }

	  	        // --- Evaluate result ---
	  	        if (playerResponded) {
 8001036:	4b4a      	ldr	r3, [pc, #296]	@ (8001160 <main+0x300>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d013      	beq.n	8001068 <main+0x208>
	  	            cueResults[i] = 1;
 8001040:	4a45      	ldr	r2, [pc, #276]	@ (8001158 <main+0x2f8>)
 8001042:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001046:	4413      	add	r3, r2
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
	  	            score++;
 800104c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001050:	3301      	adds	r3, #1
 8001052:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	  	            sprintf(msg, "Cue %02d: PASS\r\n", i+1);
 8001056:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800105a:	1c5a      	adds	r2, r3, #1
 800105c:	463b      	mov	r3, r7
 800105e:	4948      	ldr	r1, [pc, #288]	@ (8001180 <main+0x320>)
 8001060:	4618      	mov	r0, r3
 8001062:	f005 fa69 	bl	8006538 <siprintf>
 8001066:	e00d      	b.n	8001084 <main+0x224>
	  	        } else {
	  	            cueResults[i] = 0;
 8001068:	4a3b      	ldr	r2, [pc, #236]	@ (8001158 <main+0x2f8>)
 800106a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800106e:	4413      	add	r3, r2
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
	  	            sprintf(msg, "Cue %02d: MISS\r\n", i+1);
 8001074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001078:	1c5a      	adds	r2, r3, #1
 800107a:	463b      	mov	r3, r7
 800107c:	4941      	ldr	r1, [pc, #260]	@ (8001184 <main+0x324>)
 800107e:	4618      	mov	r0, r3
 8001080:	f005 fa5a 	bl	8006538 <siprintf>
	  	        }
	  	        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001084:	463b      	mov	r3, r7
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff f8ba 	bl	8000200 <strlen>
 800108c:	4603      	mov	r3, r0
 800108e:	b29a      	uxth	r2, r3
 8001090:	4639      	mov	r1, r7
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	482d      	ldr	r0, [pc, #180]	@ (800114c <main+0x2ec>)
 8001098:	f004 f9f8 	bl	800548c <HAL_UART_Transmit>

	  	        // --- Cleanup ---
	  	        stop_playback_if_running();
 800109c:	f7ff fdd4 	bl	8000c48 <stop_playback_if_running>
	  	        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010a6:	4835      	ldr	r0, [pc, #212]	@ (800117c <main+0x31c>)
 80010a8:	f001 feba 	bl	8002e20 <HAL_GPIO_WritePin>
	  	        HAL_Delay(300); // small gap before next cue
 80010ac:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80010b0:	f000 fdf8 	bl	8001ca4 <HAL_Delay>
	  	    for (int i = 0; i < NUM_CUES; i++) {
 80010b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80010b8:	3301      	adds	r3, #1
 80010ba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80010be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80010c2:	2b1d      	cmp	r3, #29
 80010c4:	f77f af6b 	ble.w	8000f9e <main+0x13e>
	  	    }

	  	    // --- Game summary ---
	  	    sprintf(msg, "\r\nFinal score: %lu / %d\r\n", score, NUM_CUES);
 80010c8:	4638      	mov	r0, r7
 80010ca:	231e      	movs	r3, #30
 80010cc:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 80010d0:	492d      	ldr	r1, [pc, #180]	@ (8001188 <main+0x328>)
 80010d2:	f005 fa31 	bl	8006538 <siprintf>
	  	    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80010d6:	463b      	mov	r3, r7
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f891 	bl	8000200 <strlen>
 80010de:	4603      	mov	r3, r0
 80010e0:	b29a      	uxth	r2, r3
 80010e2:	4639      	mov	r1, r7
 80010e4:	f04f 33ff 	mov.w	r3, #4294967295
 80010e8:	4818      	ldr	r0, [pc, #96]	@ (800114c <main+0x2ec>)
 80010ea:	f004 f9cf 	bl	800548c <HAL_UART_Transmit>

	  	    g_state = GAME_ENDING;
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <main+0x2e4>)
 80010f0:	2204      	movs	r2, #4
 80010f2:	701a      	strb	r2, [r3, #0]
	  	    break;
 80010f4:	e025      	b.n	8001142 <main+0x2e2>
	  	}
	  	  case GAME_ENDING:

	  		  play_end_sequence();
 80010f6:	f7ff fe81 	bl	8000dfc <play_end_sequence>
	  		  char msg2[] = "Game ended!\r\n\r\nPress button to restart.\r\n";
 80010fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010fe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001102:	4a22      	ldr	r2, [pc, #136]	@ (800118c <main+0x32c>)
 8001104:	461c      	mov	r4, r3
 8001106:	4615      	mov	r5, r2
 8001108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800110a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800110c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800110e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001110:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001114:	c403      	stmia	r4!, {r0, r1}
 8001116:	8022      	strh	r2, [r4, #0]
	  		  HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 8001118:	463b      	mov	r3, r7
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff f870 	bl	8000200 <strlen>
 8001120:	4603      	mov	r3, r0
 8001122:	b29a      	uxth	r2, r3
 8001124:	4639      	mov	r1, r7
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	4808      	ldr	r0, [pc, #32]	@ (800114c <main+0x2ec>)
 800112c:	f004 f9ae 	bl	800548c <HAL_UART_Transmit>
	  		  g_state = GAME_DONE;
 8001130:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <main+0x2e4>)
 8001132:	2205      	movs	r2, #5
 8001134:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001136:	e004      	b.n	8001142 <main+0x2e2>
	  	  case GAME_DONE:
	  		  HAL_Delay(1);
 8001138:	2001      	movs	r0, #1
 800113a:	f000 fdb3 	bl	8001ca4 <HAL_Delay>
	  		  break;
 800113e:	bf00      	nop
 8001140:	e6a1      	b.n	8000e86 <main+0x26>
	  switch (g_state) {
 8001142:	e6a0      	b.n	8000e86 <main+0x26>
 8001144:	20000230 	.word	0x20000230
 8001148:	080076d0 	.word	0x080076d0
 800114c:	2000019c 	.word	0x2000019c
 8001150:	20000a77 	.word	0x20000a77
 8001154:	20000a38 	.word	0x20000a38
 8001158:	20000a58 	.word	0x20000a58
 800115c:	080077c4 	.word	0x080077c4
 8001160:	20000a76 	.word	0x20000a76
 8001164:	20000000 	.word	0x20000000
 8001168:	20000a34 	.word	0x20000a34
 800116c:	20000234 	.word	0x20000234
 8001170:	43c80000 	.word	0x43c80000
 8001174:	44160000 	.word	0x44160000
 8001178:	44480000 	.word	0x44480000
 800117c:	48000400 	.word	0x48000400
 8001180:	08007780 	.word	0x08007780
 8001184:	08007794 	.word	0x08007794
 8001188:	080077a8 	.word	0x080077a8
 800118c:	080077d4 	.word	0x080077d4

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b096      	sub	sp, #88	@ 0x58
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	2244      	movs	r2, #68	@ 0x44
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f005 fa2f 	bl	8006602 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	463b      	mov	r3, r7
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011b6:	f001 ffb5 	bl	8003124 <HAL_PWREx_ControlVoltageScaling>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011c0:	f000 fa36 	bl	8001630 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011c4:	2310      	movs	r3, #16
 80011c6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011c8:	2301      	movs	r3, #1
 80011ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011d0:	2360      	movs	r3, #96	@ 0x60
 80011d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4618      	mov	r0, r3
 80011de:	f002 f845 	bl	800326c <HAL_RCC_OscConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80011e8:	f000 fa22 	bl	8001630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ec:	230f      	movs	r3, #15
 80011ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80011f0:	2300      	movs	r3, #0
 80011f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fc:	2300      	movs	r3, #0
 80011fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	2100      	movs	r1, #0
 8001204:	4618      	mov	r0, r3
 8001206:	f002 fc4b 	bl	8003aa0 <HAL_RCC_ClockConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001210:	f000 fa0e 	bl	8001630 <Error_Handler>
  }
}
 8001214:	bf00      	nop
 8001216:	3758      	adds	r7, #88	@ 0x58
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	@ 0x28
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001222:	463b      	mov	r3, r7
 8001224:	2228      	movs	r2, #40	@ 0x28
 8001226:	2100      	movs	r1, #0
 8001228:	4618      	mov	r0, r3
 800122a:	f005 f9ea 	bl	8006602 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800122e:	4b13      	ldr	r3, [pc, #76]	@ (800127c <MX_DAC1_Init+0x60>)
 8001230:	4a13      	ldr	r2, [pc, #76]	@ (8001280 <MX_DAC1_Init+0x64>)
 8001232:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001234:	4811      	ldr	r0, [pc, #68]	@ (800127c <MX_DAC1_Init+0x60>)
 8001236:	f000 fe6a 	bl	8001f0e <HAL_DAC_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001240:	f000 f9f6 	bl	8001630 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001244:	2300      	movs	r3, #0
 8001246:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001248:	230a      	movs	r3, #10
 800124a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800124c:	2300      	movs	r3, #0
 800124e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001254:	2300      	movs	r3, #0
 8001256:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001258:	2300      	movs	r3, #0
 800125a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800125c:	463b      	mov	r3, r7
 800125e:	2200      	movs	r2, #0
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	@ (800127c <MX_DAC1_Init+0x60>)
 8001264:	f000 ffa6 	bl	80021b4 <HAL_DAC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 800126e:	f000 f9df 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	3728      	adds	r7, #40	@ 0x28
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000088 	.word	0x20000088
 8001280:	40007400 	.word	0x40007400

08001284 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001288:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <MX_I2C2_Init+0x74>)
 800128a:	4a1c      	ldr	r2, [pc, #112]	@ (80012fc <MX_I2C2_Init+0x78>)
 800128c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00100D14;
 800128e:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <MX_I2C2_Init+0x74>)
 8001290:	4a1b      	ldr	r2, [pc, #108]	@ (8001300 <MX_I2C2_Init+0x7c>)
 8001292:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001294:	4b18      	ldr	r3, [pc, #96]	@ (80012f8 <MX_I2C2_Init+0x74>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800129a:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <MX_I2C2_Init+0x74>)
 800129c:	2201      	movs	r2, #1
 800129e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a0:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80012a6:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012ac:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012be:	480e      	ldr	r0, [pc, #56]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012c0:	f001 fdde 	bl	8002e80 <HAL_I2C_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80012ca:	f000 f9b1 	bl	8001630 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012ce:	2100      	movs	r1, #0
 80012d0:	4809      	ldr	r0, [pc, #36]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012d2:	f001 fe70 	bl	8002fb6 <HAL_I2CEx_ConfigAnalogFilter>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80012dc:	f000 f9a8 	bl	8001630 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80012e0:	2100      	movs	r1, #0
 80012e2:	4805      	ldr	r0, [pc, #20]	@ (80012f8 <MX_I2C2_Init+0x74>)
 80012e4:	f001 feb2 	bl	800304c <HAL_I2CEx_ConfigDigitalFilter>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80012ee:	f000 f99f 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200000fc 	.word	0x200000fc
 80012fc:	40005800 	.word	0x40005800
 8001300:	00100d14 	.word	0x00100d14

08001304 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800130a:	f107 0310 	add.w	r3, r7, #16
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001322:	4b1d      	ldr	r3, [pc, #116]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001324:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001328:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 800132a:	4b1b      	ldr	r3, [pc, #108]	@ (8001398 <MX_TIM2_Init+0x94>)
 800132c:	224f      	movs	r2, #79	@ 0x4f
 800132e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001330:	4b19      	ldr	r3, [pc, #100]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 62;
 8001336:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001338:	223e      	movs	r2, #62	@ 0x3e
 800133a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133c:	4b16      	ldr	r3, [pc, #88]	@ (8001398 <MX_TIM2_Init+0x94>)
 800133e:	2200      	movs	r2, #0
 8001340:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001342:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001348:	4813      	ldr	r0, [pc, #76]	@ (8001398 <MX_TIM2_Init+0x94>)
 800134a:	f003 fb7f 	bl	8004a4c <HAL_TIM_Base_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001354:	f000 f96c 	bl	8001630 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001358:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800135c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800135e:	f107 0310 	add.w	r3, r7, #16
 8001362:	4619      	mov	r1, r3
 8001364:	480c      	ldr	r0, [pc, #48]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001366:	f003 fd5f 	bl	8004e28 <HAL_TIM_ConfigClockSource>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001370:	f000 f95e 	bl	8001630 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001374:	2320      	movs	r3, #32
 8001376:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800137c:	1d3b      	adds	r3, r7, #4
 800137e:	4619      	mov	r1, r3
 8001380:	4805      	ldr	r0, [pc, #20]	@ (8001398 <MX_TIM2_Init+0x94>)
 8001382:	f003 ff8d 	bl	80052a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800138c:	f000 f950 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001390:	bf00      	nop
 8001392:	3720      	adds	r7, #32
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20000150 	.word	0x20000150

0800139c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013a0:	4b22      	ldr	r3, [pc, #136]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013a2:	4a23      	ldr	r2, [pc, #140]	@ (8001430 <MX_USART1_UART_Init+0x94>)
 80013a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013a6:	4b21      	ldr	r3, [pc, #132]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013ae:	4b1f      	ldr	r3, [pc, #124]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013b4:	4b1d      	ldr	r3, [pc, #116]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013ba:	4b1c      	ldr	r3, [pc, #112]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013bc:	2200      	movs	r2, #0
 80013be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013c0:	4b1a      	ldr	r3, [pc, #104]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013c2:	220c      	movs	r2, #12
 80013c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013c6:	4b19      	ldr	r3, [pc, #100]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013cc:	4b17      	ldr	r3, [pc, #92]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013d2:	4b16      	ldr	r3, [pc, #88]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013d8:	4b14      	ldr	r3, [pc, #80]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013da:	2200      	movs	r2, #0
 80013dc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013de:	4b13      	ldr	r3, [pc, #76]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013e4:	4811      	ldr	r0, [pc, #68]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013e6:	f004 f801 	bl	80053ec <HAL_UART_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013f0:	f000 f91e 	bl	8001630 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013f4:	2100      	movs	r1, #0
 80013f6:	480d      	ldr	r0, [pc, #52]	@ (800142c <MX_USART1_UART_Init+0x90>)
 80013f8:	f004 fe2a 	bl	8006050 <HAL_UARTEx_SetTxFifoThreshold>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001402:	f000 f915 	bl	8001630 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001406:	2100      	movs	r1, #0
 8001408:	4808      	ldr	r0, [pc, #32]	@ (800142c <MX_USART1_UART_Init+0x90>)
 800140a:	f004 fe5f 	bl	80060cc <HAL_UARTEx_SetRxFifoThreshold>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001414:	f000 f90c 	bl	8001630 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001418:	4804      	ldr	r0, [pc, #16]	@ (800142c <MX_USART1_UART_Init+0x90>)
 800141a:	f004 fde0 	bl	8005fde <HAL_UARTEx_DisableFifoMode>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001424:	f000 f904 	bl	8001630 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}
 800142c:	2000019c 	.word	0x2000019c
 8001430:	40013800 	.word	0x40013800

08001434 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800143a:	4b12      	ldr	r3, [pc, #72]	@ (8001484 <MX_DMA_Init+0x50>)
 800143c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800143e:	4a11      	ldr	r2, [pc, #68]	@ (8001484 <MX_DMA_Init+0x50>)
 8001440:	f043 0304 	orr.w	r3, r3, #4
 8001444:	6493      	str	r3, [r2, #72]	@ 0x48
 8001446:	4b0f      	ldr	r3, [pc, #60]	@ (8001484 <MX_DMA_Init+0x50>)
 8001448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800144a:	f003 0304 	and.w	r3, r3, #4
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001452:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <MX_DMA_Init+0x50>)
 8001454:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001456:	4a0b      	ldr	r2, [pc, #44]	@ (8001484 <MX_DMA_Init+0x50>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6493      	str	r3, [r2, #72]	@ 0x48
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <MX_DMA_Init+0x50>)
 8001460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	603b      	str	r3, [r7, #0]
 8001468:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2100      	movs	r1, #0
 800146e:	200b      	movs	r0, #11
 8001470:	f000 fd17 	bl	8001ea2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001474:	200b      	movs	r0, #11
 8001476:	f000 fd30 	bl	8001eda <HAL_NVIC_EnableIRQ>

}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	40021000 	.word	0x40021000

08001488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	@ 0x28
 800148c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149e:	4b38      	ldr	r3, [pc, #224]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a2:	4a37      	ldr	r2, [pc, #220]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014a4:	f043 0304 	orr.w	r3, r3, #4
 80014a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014aa:	4b35      	ldr	r3, [pc, #212]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	f003 0304 	and.w	r3, r3, #4
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	4b32      	ldr	r3, [pc, #200]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	4a31      	ldr	r2, [pc, #196]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014d4:	f043 0310 	orr.w	r3, r3, #16
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b29      	ldr	r3, [pc, #164]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f003 0310 	and.w	r3, r3, #16
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	4b26      	ldr	r3, [pc, #152]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a25      	ldr	r2, [pc, #148]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b23      	ldr	r3, [pc, #140]	@ (8001580 <MX_GPIO_Init+0xf8>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001504:	481f      	ldr	r0, [pc, #124]	@ (8001584 <MX_GPIO_Init+0xfc>)
 8001506:	f001 fc8b 	bl	8002e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800150a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800150e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001510:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001514:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	4819      	ldr	r0, [pc, #100]	@ (8001588 <MX_GPIO_Init+0x100>)
 8001522:	f001 faeb 	bl	8002afc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001526:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800152a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001538:	2306      	movs	r3, #6
 800153a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	4619      	mov	r1, r3
 8001542:	4812      	ldr	r0, [pc, #72]	@ (800158c <MX_GPIO_Init+0x104>)
 8001544:	f001 fada 	bl	8002afc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001548:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800154c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154e:	2301      	movs	r3, #1
 8001550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 0314 	add.w	r3, r7, #20
 800155e:	4619      	mov	r1, r3
 8001560:	4808      	ldr	r0, [pc, #32]	@ (8001584 <MX_GPIO_Init+0xfc>)
 8001562:	f001 facb 	bl	8002afc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	2100      	movs	r1, #0
 800156a:	2028      	movs	r0, #40	@ 0x28
 800156c:	f000 fc99 	bl	8001ea2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001570:	2028      	movs	r0, #40	@ 0x28
 8001572:	f000 fcb2 	bl	8001eda <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001576:	bf00      	nop
 8001578:	3728      	adds	r7, #40	@ 0x28
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40021000 	.word	0x40021000
 8001584:	48000400 	.word	0x48000400
 8001588:	48000800 	.word	0x48000800
 800158c:	48001000 	.word	0x48001000

08001590 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// Called automatically on button interrupt (PC13 -> EXTI15_10)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_Pin)  // confirm it was our button
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015a0:	d138      	bne.n	8001614 <HAL_GPIO_EXTI_Callback+0x84>
    {
        static uint32_t last_press = 0;
        uint32_t now = HAL_GetTick();
 80015a2:	f000 fb73 	bl	8001c8c <HAL_GetTick>
 80015a6:	6178      	str	r0, [r7, #20]
        if (now - last_press < 250) return; // debounce
 80015a8:	4b1c      	ldr	r3, [pc, #112]	@ (800161c <HAL_GPIO_EXTI_Callback+0x8c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	697a      	ldr	r2, [r7, #20]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2bf9      	cmp	r3, #249	@ 0xf9
 80015b2:	d92e      	bls.n	8001612 <HAL_GPIO_EXTI_Callback+0x82>
        last_press = now;
 80015b4:	4a19      	ldr	r2, [pc, #100]	@ (800161c <HAL_GPIO_EXTI_Callback+0x8c>)
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	6013      	str	r3, [r2, #0]

        char msg2[] = "BPRESS\r\n";
 80015ba:	4a19      	ldr	r2, [pc, #100]	@ (8001620 <HAL_GPIO_EXTI_Callback+0x90>)
 80015bc:	f107 0308 	add.w	r3, r7, #8
 80015c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80015c2:	c303      	stmia	r3!, {r0, r1}
 80015c4:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 80015c6:	f107 0308 	add.w	r3, r7, #8
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe fe18 	bl	8000200 <strlen>
 80015d0:	4603      	mov	r3, r0
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	f107 0108 	add.w	r1, r7, #8
 80015d8:	f04f 33ff 	mov.w	r3, #4294967295
 80015dc:	4811      	ldr	r0, [pc, #68]	@ (8001624 <HAL_GPIO_EXTI_Callback+0x94>)
 80015de:	f003 ff55 	bl	800548c <HAL_UART_Transmit>

        if (g_state == GAME_IDLE) {
 80015e2:	4b11      	ldr	r3, [pc, #68]	@ (8001628 <HAL_GPIO_EXTI_Callback+0x98>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d103      	bne.n	80015f2 <HAL_GPIO_EXTI_Callback+0x62>
        	g_state = GAME_STARTING;
 80015ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001628 <HAL_GPIO_EXTI_Callback+0x98>)
 80015ec:	2202      	movs	r2, #2
 80015ee:	701a      	strb	r2, [r3, #0]
 80015f0:	e010      	b.n	8001614 <HAL_GPIO_EXTI_Callback+0x84>
        }
        else if ( g_state == GAME_ON) {
 80015f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001628 <HAL_GPIO_EXTI_Callback+0x98>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	d103      	bne.n	8001602 <HAL_GPIO_EXTI_Callback+0x72>
        	playerResponded  = 1;
 80015fa:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <HAL_GPIO_EXTI_Callback+0x9c>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
 8001600:	e008      	b.n	8001614 <HAL_GPIO_EXTI_Callback+0x84>
        }
        else if (g_state == GAME_DONE) {
 8001602:	4b09      	ldr	r3, [pc, #36]	@ (8001628 <HAL_GPIO_EXTI_Callback+0x98>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b05      	cmp	r3, #5
 8001608:	d104      	bne.n	8001614 <HAL_GPIO_EXTI_Callback+0x84>
        	g_state = GAME_STARTING; // restart game (play notes and print "game start")
 800160a:	4b07      	ldr	r3, [pc, #28]	@ (8001628 <HAL_GPIO_EXTI_Callback+0x98>)
 800160c:	2202      	movs	r2, #2
 800160e:	701a      	strb	r2, [r3, #0]
 8001610:	e000      	b.n	8001614 <HAL_GPIO_EXTI_Callback+0x84>
        if (now - last_press < 250) return; // debounce
 8001612:	bf00      	nop
        }

    }
}
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000a78 	.word	0x20000a78
 8001620:	08007800 	.word	0x08007800
 8001624:	2000019c 	.word	0x2000019c
 8001628:	20000230 	.word	0x20000230
 800162c:	20000a76 	.word	0x20000a76

08001630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001634:	b672      	cpsid	i
}
 8001636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <Error_Handler+0x8>

0800163c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001642:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <HAL_MspInit+0x44>)
 8001644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001646:	4a0e      	ldr	r2, [pc, #56]	@ (8001680 <HAL_MspInit+0x44>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6613      	str	r3, [r2, #96]	@ 0x60
 800164e:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <HAL_MspInit+0x44>)
 8001650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165a:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <HAL_MspInit+0x44>)
 800165c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165e:	4a08      	ldr	r2, [pc, #32]	@ (8001680 <HAL_MspInit+0x44>)
 8001660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001664:	6593      	str	r3, [r2, #88]	@ 0x58
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_MspInit+0x44>)
 8001668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40021000 	.word	0x40021000

08001684 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	@ 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001750 <HAL_DAC_MspInit+0xcc>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d14f      	bne.n	8001746 <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80016a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001754 <HAL_DAC_MspInit+0xd0>)
 80016a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001754 <HAL_DAC_MspInit+0xd0>)
 80016ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80016b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80016b2:	4b28      	ldr	r3, [pc, #160]	@ (8001754 <HAL_DAC_MspInit+0xd0>)
 80016b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016be:	4b25      	ldr	r3, [pc, #148]	@ (8001754 <HAL_DAC_MspInit+0xd0>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c2:	4a24      	ldr	r2, [pc, #144]	@ (8001754 <HAL_DAC_MspInit+0xd0>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ca:	4b22      	ldr	r3, [pc, #136]	@ (8001754 <HAL_DAC_MspInit+0xd0>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016d6:	2310      	movs	r3, #16
 80016d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016da:	2303      	movs	r3, #3
 80016dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ec:	f001 fa06 	bl	8002afc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80016f0:	4b19      	ldr	r3, [pc, #100]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 80016f2:	4a1a      	ldr	r2, [pc, #104]	@ (800175c <HAL_DAC_MspInit+0xd8>)
 80016f4:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80016f6:	4b18      	ldr	r3, [pc, #96]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 80016f8:	2206      	movs	r2, #6
 80016fa:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016fc:	4b16      	ldr	r3, [pc, #88]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 80016fe:	2210      	movs	r2, #16
 8001700:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001702:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 8001704:	2200      	movs	r2, #0
 8001706:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001708:	4b13      	ldr	r3, [pc, #76]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 800170a:	2280      	movs	r2, #128	@ 0x80
 800170c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800170e:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 8001710:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001714:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001716:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 8001718:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800171c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800171e:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 8001720:	2220      	movs	r2, #32
 8001722:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001724:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 8001726:	2200      	movs	r2, #0
 8001728:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800172a:	480b      	ldr	r0, [pc, #44]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 800172c:	f000 ff18 	bl	8002560 <HAL_DMA_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001736:	f7ff ff7b 	bl	8001630 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a06      	ldr	r2, [pc, #24]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	4a05      	ldr	r2, [pc, #20]	@ (8001758 <HAL_DAC_MspInit+0xd4>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001746:	bf00      	nop
 8001748:	3728      	adds	r7, #40	@ 0x28
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40007400 	.word	0x40007400
 8001754:	40021000 	.word	0x40021000
 8001758:	2000009c 	.word	0x2000009c
 800175c:	40020008 	.word	0x40020008

08001760 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b0ae      	sub	sp, #184	@ 0xb8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	2294      	movs	r2, #148	@ 0x94
 800177e:	2100      	movs	r1, #0
 8001780:	4618      	mov	r0, r3
 8001782:	f004 ff3e 	bl	8006602 <memset>
  if(hi2c->Instance==I2C2)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a21      	ldr	r2, [pc, #132]	@ (8001810 <HAL_I2C_MspInit+0xb0>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d13b      	bne.n	8001808 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001790:	2380      	movs	r3, #128	@ 0x80
 8001792:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001794:	2300      	movs	r3, #0
 8001796:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	4618      	mov	r0, r3
 800179e:	f002 fc3d 	bl	800401c <HAL_RCCEx_PeriphCLKConfig>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80017a8:	f7ff ff42 	bl	8001630 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ac:	4b19      	ldr	r3, [pc, #100]	@ (8001814 <HAL_I2C_MspInit+0xb4>)
 80017ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b0:	4a18      	ldr	r2, [pc, #96]	@ (8001814 <HAL_I2C_MspInit+0xb4>)
 80017b2:	f043 0302 	orr.w	r3, r3, #2
 80017b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b8:	4b16      	ldr	r3, [pc, #88]	@ (8001814 <HAL_I2C_MspInit+0xb4>)
 80017ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017c4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80017c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017cc:	2312      	movs	r3, #18
 80017ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d8:	2303      	movs	r3, #3
 80017da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017de:	2304      	movs	r3, #4
 80017e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017e8:	4619      	mov	r1, r3
 80017ea:	480b      	ldr	r0, [pc, #44]	@ (8001818 <HAL_I2C_MspInit+0xb8>)
 80017ec:	f001 f986 	bl	8002afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_I2C_MspInit+0xb4>)
 80017f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <HAL_I2C_MspInit+0xb4>)
 80017f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80017fc:	4b05      	ldr	r3, [pc, #20]	@ (8001814 <HAL_I2C_MspInit+0xb4>)
 80017fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001800:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001804:	60bb      	str	r3, [r7, #8]
 8001806:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001808:	bf00      	nop
 800180a:	37b8      	adds	r7, #184	@ 0xb8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40005800 	.word	0x40005800
 8001814:	40021000 	.word	0x40021000
 8001818:	48000400 	.word	0x48000400

0800181c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800182c:	d113      	bne.n	8001856 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800182e:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <HAL_TIM_Base_MspInit+0x44>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001832:	4a0b      	ldr	r2, [pc, #44]	@ (8001860 <HAL_TIM_Base_MspInit+0x44>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	6593      	str	r3, [r2, #88]	@ 0x58
 800183a:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <HAL_TIM_Base_MspInit+0x44>)
 800183c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	201c      	movs	r0, #28
 800184c:	f000 fb29 	bl	8001ea2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001850:	201c      	movs	r0, #28
 8001852:	f000 fb42 	bl	8001eda <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001856:	bf00      	nop
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000

08001864 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b0ae      	sub	sp, #184	@ 0xb8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800187c:	f107 0310 	add.w	r3, r7, #16
 8001880:	2294      	movs	r2, #148	@ 0x94
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f004 febc 	bl	8006602 <memset>
  if(huart->Instance==USART1)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a21      	ldr	r2, [pc, #132]	@ (8001914 <HAL_UART_MspInit+0xb0>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d13a      	bne.n	800190a <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001894:	2301      	movs	r3, #1
 8001896:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001898:	2300      	movs	r3, #0
 800189a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800189c:	f107 0310 	add.w	r3, r7, #16
 80018a0:	4618      	mov	r0, r3
 80018a2:	f002 fbbb 	bl	800401c <HAL_RCCEx_PeriphCLKConfig>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018ac:	f7ff fec0 	bl	8001630 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <HAL_UART_MspInit+0xb4>)
 80018b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b4:	4a18      	ldr	r2, [pc, #96]	@ (8001918 <HAL_UART_MspInit+0xb4>)
 80018b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018ba:	6613      	str	r3, [r2, #96]	@ 0x60
 80018bc:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <HAL_UART_MspInit+0xb4>)
 80018be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c8:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <HAL_UART_MspInit+0xb4>)
 80018ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018cc:	4a12      	ldr	r2, [pc, #72]	@ (8001918 <HAL_UART_MspInit+0xb4>)
 80018ce:	f043 0302 	orr.w	r3, r3, #2
 80018d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d4:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <HAL_UART_MspInit+0xb4>)
 80018d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018e0:	23c0      	movs	r3, #192	@ 0xc0
 80018e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f2:	2303      	movs	r3, #3
 80018f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018f8:	2307      	movs	r3, #7
 80018fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001902:	4619      	mov	r1, r3
 8001904:	4805      	ldr	r0, [pc, #20]	@ (800191c <HAL_UART_MspInit+0xb8>)
 8001906:	f001 f8f9 	bl	8002afc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800190a:	bf00      	nop
 800190c:	37b8      	adds	r7, #184	@ 0xb8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40013800 	.word	0x40013800
 8001918:	40021000 	.word	0x40021000
 800191c:	48000400 	.word	0x48000400

08001920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <NMI_Handler+0x4>

08001928 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <HardFault_Handler+0x4>

08001930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <MemManage_Handler+0x4>

08001938 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <BusFault_Handler+0x4>

08001940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <UsageFault_Handler+0x4>

08001948 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001976:	f000 f975 	bl	8001c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <DMA1_Channel1_IRQHandler+0x10>)
 8001986:	f000 ff6a 	bl	800285e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	2000009c 	.word	0x2000009c

08001994 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001998:	4802      	ldr	r0, [pc, #8]	@ (80019a4 <TIM2_IRQHandler+0x10>)
 800199a:	f003 f93e 	bl	8004c1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000150 	.word	0x20000150

080019a8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 80019ac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80019b0:	f001 fa4e 	bl	8002e50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return 1;
 80019bc:	2301      	movs	r3, #1
}
 80019be:	4618      	mov	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <_kill>:

int _kill(int pid, int sig)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019d2:	f004 fe65 	bl	80066a0 <__errno>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2216      	movs	r2, #22
 80019da:	601a      	str	r2, [r3, #0]
  return -1;
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <_exit>:

void _exit (int status)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019f0:	f04f 31ff 	mov.w	r1, #4294967295
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff ffe7 	bl	80019c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019fa:	bf00      	nop
 80019fc:	e7fd      	b.n	80019fa <_exit+0x12>

080019fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b086      	sub	sp, #24
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	e00a      	b.n	8001a26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a10:	f3af 8000 	nop.w
 8001a14:	4601      	mov	r1, r0
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	1c5a      	adds	r2, r3, #1
 8001a1a:	60ba      	str	r2, [r7, #8]
 8001a1c:	b2ca      	uxtb	r2, r1
 8001a1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	3301      	adds	r3, #1
 8001a24:	617b      	str	r3, [r7, #20]
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	dbf0      	blt.n	8001a10 <_read+0x12>
  }

  return len;
 8001a2e:	687b      	ldr	r3, [r7, #4]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	e009      	b.n	8001a5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	60ba      	str	r2, [r7, #8]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	dbf1      	blt.n	8001a4a <_write+0x12>
  }
  return len;
 8001a66:	687b      	ldr	r3, [r7, #4]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <_close>:

int _close(int file)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a98:	605a      	str	r2, [r3, #4]
  return 0;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <_isatty>:

int _isatty(int file)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ab0:	2301      	movs	r3, #1
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b085      	sub	sp, #20
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	60f8      	str	r0, [r7, #12]
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ae0:	4a14      	ldr	r2, [pc, #80]	@ (8001b34 <_sbrk+0x5c>)
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <_sbrk+0x60>)
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aec:	4b13      	ldr	r3, [pc, #76]	@ (8001b3c <_sbrk+0x64>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d102      	bne.n	8001afa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001af4:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <_sbrk+0x64>)
 8001af6:	4a12      	ldr	r2, [pc, #72]	@ (8001b40 <_sbrk+0x68>)
 8001af8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001afa:	4b10      	ldr	r3, [pc, #64]	@ (8001b3c <_sbrk+0x64>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d207      	bcs.n	8001b18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b08:	f004 fdca 	bl	80066a0 <__errno>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	220c      	movs	r2, #12
 8001b10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
 8001b16:	e009      	b.n	8001b2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b18:	4b08      	ldr	r3, [pc, #32]	@ (8001b3c <_sbrk+0x64>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b1e:	4b07      	ldr	r3, [pc, #28]	@ (8001b3c <_sbrk+0x64>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4413      	add	r3, r2
 8001b26:	4a05      	ldr	r2, [pc, #20]	@ (8001b3c <_sbrk+0x64>)
 8001b28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	200a0000 	.word	0x200a0000
 8001b38:	00000400 	.word	0x00000400
 8001b3c:	20000a7c 	.word	0x20000a7c
 8001b40:	20000bd0 	.word	0x20000bd0

08001b44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <SystemInit+0x20>)
 8001b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b4e:	4a05      	ldr	r2, [pc, #20]	@ (8001b64 <SystemInit+0x20>)
 8001b50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ba0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b6c:	f7ff ffea 	bl	8001b44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b70:	480c      	ldr	r0, [pc, #48]	@ (8001ba4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b72:	490d      	ldr	r1, [pc, #52]	@ (8001ba8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b74:	4a0d      	ldr	r2, [pc, #52]	@ (8001bac <LoopForever+0xe>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b78:	e002      	b.n	8001b80 <LoopCopyDataInit>

08001b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7e:	3304      	adds	r3, #4

08001b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b84:	d3f9      	bcc.n	8001b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b86:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b88:	4c0a      	ldr	r4, [pc, #40]	@ (8001bb4 <LoopForever+0x16>)
  movs r3, #0
 8001b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b8c:	e001      	b.n	8001b92 <LoopFillZerobss>

08001b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b90:	3204      	adds	r2, #4

08001b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b94:	d3fb      	bcc.n	8001b8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b96:	f004 fd89 	bl	80066ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b9a:	f7ff f961 	bl	8000e60 <main>

08001b9e <LoopForever>:

LoopForever:
    b LoopForever
 8001b9e:	e7fe      	b.n	8001b9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ba0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001bac:	08008170 	.word	0x08008170
  ldr r2, =_sbss
 8001bb0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001bb4:	20000bd0 	.word	0x20000bd0

08001bb8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bb8:	e7fe      	b.n	8001bb8 <ADC1_IRQHandler>

08001bba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc4:	2003      	movs	r0, #3
 8001bc6:	f000 f961 	bl	8001e8c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bca:	200f      	movs	r0, #15
 8001bcc:	f000 f80e 	bl	8001bec <HAL_InitTick>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d002      	beq.n	8001bdc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	71fb      	strb	r3, [r7, #7]
 8001bda:	e001      	b.n	8001be0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bdc:	f7ff fd2e 	bl	800163c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001be0:	79fb      	ldrb	r3, [r7, #7]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bf8:	4b17      	ldr	r3, [pc, #92]	@ (8001c58 <HAL_InitTick+0x6c>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d023      	beq.n	8001c48 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c00:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <HAL_InitTick+0x70>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b14      	ldr	r3, [pc, #80]	@ (8001c58 <HAL_InitTick+0x6c>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 f96d 	bl	8001ef6 <HAL_SYSTICK_Config>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10f      	bne.n	8001c42 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2b0f      	cmp	r3, #15
 8001c26:	d809      	bhi.n	8001c3c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	6879      	ldr	r1, [r7, #4]
 8001c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c30:	f000 f937 	bl	8001ea2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c34:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <HAL_InitTick+0x74>)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	e007      	b.n	8001c4c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	73fb      	strb	r3, [r7, #15]
 8001c40:	e004      	b.n	8001c4c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	73fb      	strb	r3, [r7, #15]
 8001c46:	e001      	b.n	8001c4c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	2000000c 	.word	0x2000000c
 8001c5c:	20000004 	.word	0x20000004
 8001c60:	20000008 	.word	0x20000008

08001c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c68:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <HAL_IncTick+0x20>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <HAL_IncTick+0x24>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4413      	add	r3, r2
 8001c74:	4a04      	ldr	r2, [pc, #16]	@ (8001c88 <HAL_IncTick+0x24>)
 8001c76:	6013      	str	r3, [r2, #0]
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	2000000c 	.word	0x2000000c
 8001c88:	20000a80 	.word	0x20000a80

08001c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c90:	4b03      	ldr	r3, [pc, #12]	@ (8001ca0 <HAL_GetTick+0x14>)
 8001c92:	681b      	ldr	r3, [r3, #0]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	20000a80 	.word	0x20000a80

08001ca4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cac:	f7ff ffee 	bl	8001c8c <HAL_GetTick>
 8001cb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cbc:	d005      	beq.n	8001cca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce8 <HAL_Delay+0x44>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cca:	bf00      	nop
 8001ccc:	f7ff ffde 	bl	8001c8c <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d8f7      	bhi.n	8001ccc <HAL_Delay+0x28>
  {
  }
}
 8001cdc:	bf00      	nop
 8001cde:	bf00      	nop
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	2000000c 	.word	0x2000000c

08001cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <__NVIC_SetPriorityGrouping+0x44>)
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d1e:	4a04      	ldr	r2, [pc, #16]	@ (8001d30 <__NVIC_SetPriorityGrouping+0x44>)
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	60d3      	str	r3, [r2, #12]
}
 8001d24:	bf00      	nop
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d38:	4b04      	ldr	r3, [pc, #16]	@ (8001d4c <__NVIC_GetPriorityGrouping+0x18>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	0a1b      	lsrs	r3, r3, #8
 8001d3e:	f003 0307 	and.w	r3, r3, #7
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	db0b      	blt.n	8001d7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	f003 021f 	and.w	r2, r3, #31
 8001d68:	4907      	ldr	r1, [pc, #28]	@ (8001d88 <__NVIC_EnableIRQ+0x38>)
 8001d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6e:	095b      	lsrs	r3, r3, #5
 8001d70:	2001      	movs	r0, #1
 8001d72:	fa00 f202 	lsl.w	r2, r0, r2
 8001d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	e000e100 	.word	0xe000e100

08001d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	6039      	str	r1, [r7, #0]
 8001d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	db0a      	blt.n	8001db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	490c      	ldr	r1, [pc, #48]	@ (8001dd8 <__NVIC_SetPriority+0x4c>)
 8001da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001daa:	0112      	lsls	r2, r2, #4
 8001dac:	b2d2      	uxtb	r2, r2
 8001dae:	440b      	add	r3, r1
 8001db0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db4:	e00a      	b.n	8001dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	4908      	ldr	r1, [pc, #32]	@ (8001ddc <__NVIC_SetPriority+0x50>)
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	f003 030f 	and.w	r3, r3, #15
 8001dc2:	3b04      	subs	r3, #4
 8001dc4:	0112      	lsls	r2, r2, #4
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	440b      	add	r3, r1
 8001dca:	761a      	strb	r2, [r3, #24]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	e000e100 	.word	0xe000e100
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b089      	sub	sp, #36	@ 0x24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f1c3 0307 	rsb	r3, r3, #7
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	bf28      	it	cs
 8001dfe:	2304      	movcs	r3, #4
 8001e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3304      	adds	r3, #4
 8001e06:	2b06      	cmp	r3, #6
 8001e08:	d902      	bls.n	8001e10 <NVIC_EncodePriority+0x30>
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3b03      	subs	r3, #3
 8001e0e:	e000      	b.n	8001e12 <NVIC_EncodePriority+0x32>
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e14:	f04f 32ff 	mov.w	r2, #4294967295
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43da      	mvns	r2, r3
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	401a      	ands	r2, r3
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e28:	f04f 31ff 	mov.w	r1, #4294967295
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e32:	43d9      	mvns	r1, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e38:	4313      	orrs	r3, r2
         );
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3724      	adds	r7, #36	@ 0x24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
	...

08001e48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e58:	d301      	bcc.n	8001e5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e00f      	b.n	8001e7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e88 <SysTick_Config+0x40>)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3b01      	subs	r3, #1
 8001e64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e66:	210f      	movs	r1, #15
 8001e68:	f04f 30ff 	mov.w	r0, #4294967295
 8001e6c:	f7ff ff8e 	bl	8001d8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e70:	4b05      	ldr	r3, [pc, #20]	@ (8001e88 <SysTick_Config+0x40>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e76:	4b04      	ldr	r3, [pc, #16]	@ (8001e88 <SysTick_Config+0x40>)
 8001e78:	2207      	movs	r2, #7
 8001e7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	e000e010 	.word	0xe000e010

08001e8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff ff29 	bl	8001cec <__NVIC_SetPriorityGrouping>
}
 8001e9a:	bf00      	nop
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b086      	sub	sp, #24
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607a      	str	r2, [r7, #4]
 8001eae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb4:	f7ff ff3e 	bl	8001d34 <__NVIC_GetPriorityGrouping>
 8001eb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	68b9      	ldr	r1, [r7, #8]
 8001ebe:	6978      	ldr	r0, [r7, #20]
 8001ec0:	f7ff ff8e 	bl	8001de0 <NVIC_EncodePriority>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eca:	4611      	mov	r1, r2
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff5d 	bl	8001d8c <__NVIC_SetPriority>
}
 8001ed2:	bf00      	nop
 8001ed4:	3718      	adds	r7, #24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff31 	bl	8001d50 <__NVIC_EnableIRQ>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b082      	sub	sp, #8
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff ffa2 	bl	8001e48 <SysTick_Config>
 8001f04:	4603      	mov	r3, r0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e014      	b.n	8001f4a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	791b      	ldrb	r3, [r3, #4]
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d105      	bne.n	8001f36 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff fba7 	bl	8001684 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2202      	movs	r2, #2
 8001f3a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
 8001f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	795b      	ldrb	r3, [r3, #5]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d101      	bne.n	8001f72 <HAL_DAC_Start_DMA+0x1e>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e0ab      	b.n	80020ca <HAL_DAC_Start_DMA+0x176>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2201      	movs	r2, #1
 8001f76:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d12f      	bne.n	8001fe4 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	4a52      	ldr	r2, [pc, #328]	@ (80020d4 <HAL_DAC_Start_DMA+0x180>)
 8001f8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	4a51      	ldr	r2, [pc, #324]	@ (80020d8 <HAL_DAC_Start_DMA+0x184>)
 8001f92:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	4a50      	ldr	r2, [pc, #320]	@ (80020dc <HAL_DAC_Start_DMA+0x188>)
 8001f9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001faa:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001fac:	6a3b      	ldr	r3, [r7, #32]
 8001fae:	2b08      	cmp	r3, #8
 8001fb0:	d013      	beq.n	8001fda <HAL_DAC_Start_DMA+0x86>
 8001fb2:	6a3b      	ldr	r3, [r7, #32]
 8001fb4:	2b08      	cmp	r3, #8
 8001fb6:	d845      	bhi.n	8002044 <HAL_DAC_Start_DMA+0xf0>
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_DAC_Start_DMA+0x72>
 8001fbe:	6a3b      	ldr	r3, [r7, #32]
 8001fc0:	2b04      	cmp	r3, #4
 8001fc2:	d005      	beq.n	8001fd0 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8001fc4:	e03e      	b.n	8002044 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3308      	adds	r3, #8
 8001fcc:	613b      	str	r3, [r7, #16]
        break;
 8001fce:	e03c      	b.n	800204a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	330c      	adds	r3, #12
 8001fd6:	613b      	str	r3, [r7, #16]
        break;
 8001fd8:	e037      	b.n	800204a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	3310      	adds	r3, #16
 8001fe0:	613b      	str	r3, [r7, #16]
        break;
 8001fe2:	e032      	b.n	800204a <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	4a3d      	ldr	r2, [pc, #244]	@ (80020e0 <HAL_DAC_Start_DMA+0x18c>)
 8001fea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	4a3c      	ldr	r2, [pc, #240]	@ (80020e4 <HAL_DAC_Start_DMA+0x190>)
 8001ff2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	4a3b      	ldr	r2, [pc, #236]	@ (80020e8 <HAL_DAC_Start_DMA+0x194>)
 8001ffa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800200a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	2b08      	cmp	r3, #8
 8002010:	d013      	beq.n	800203a <HAL_DAC_Start_DMA+0xe6>
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	2b08      	cmp	r3, #8
 8002016:	d817      	bhi.n	8002048 <HAL_DAC_Start_DMA+0xf4>
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_DAC_Start_DMA+0xd2>
 800201e:	6a3b      	ldr	r3, [r7, #32]
 8002020:	2b04      	cmp	r3, #4
 8002022:	d005      	beq.n	8002030 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002024:	e010      	b.n	8002048 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	3314      	adds	r3, #20
 800202c:	613b      	str	r3, [r7, #16]
        break;
 800202e:	e00c      	b.n	800204a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	3318      	adds	r3, #24
 8002036:	613b      	str	r3, [r7, #16]
        break;
 8002038:	e007      	b.n	800204a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	331c      	adds	r3, #28
 8002040:	613b      	str	r3, [r7, #16]
        break;
 8002042:	e002      	b.n	800204a <HAL_DAC_Start_DMA+0xf6>
        break;
 8002044:	bf00      	nop
 8002046:	e000      	b.n	800204a <HAL_DAC_Start_DMA+0xf6>
        break;
 8002048:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d111      	bne.n	8002074 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800205e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6898      	ldr	r0, [r3, #8]
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	f000 fb21 	bl	80026b0 <HAL_DMA_Start_IT>
 800206e:	4603      	mov	r3, r0
 8002070:	75fb      	strb	r3, [r7, #23]
 8002072:	e010      	b.n	8002096 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002082:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	68d8      	ldr	r0, [r3, #12]
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	f000 fb0f 	bl	80026b0 <HAL_DMA_Start_IT>
 8002092:	4603      	mov	r3, r0
 8002094:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2200      	movs	r2, #0
 800209a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800209c:	7dfb      	ldrb	r3, [r7, #23]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10c      	bne.n	80020bc <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6819      	ldr	r1, [r3, #0]
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 0310 	and.w	r3, r3, #16
 80020ae:	2201      	movs	r2, #1
 80020b0:	409a      	lsls	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	e005      	b.n	80020c8 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	f043 0204 	orr.w	r2, r3, #4
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80020c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	0800244d 	.word	0x0800244d
 80020d8:	0800246f 	.word	0x0800246f
 80020dc:	0800248b 	.word	0x0800248b
 80020e0:	080024f5 	.word	0x080024f5
 80020e4:	08002517 	.word	0x08002517
 80020e8:	08002533 	.word	0x08002533

080020ec <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6819      	ldr	r1, [r3, #0]
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	400a      	ands	r2, r1
 8002112:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	6819      	ldr	r1, [r3, #0]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f003 0310 	and.w	r3, r3, #16
 8002120:	2201      	movs	r2, #1
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	43da      	mvns	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	400a      	ands	r2, r1
 800212e:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10d      	bne.n	8002152 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fb33 	bl	80027a6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	e00c      	b.n	800216c <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	4618      	mov	r0, r3
 8002158:	f000 fb25 	bl	80027a6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800216a:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
	...

080021b4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	795b      	ldrb	r3, [r3, #5]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d101      	bne.n	80021d0 <HAL_DAC_ConfigChannel+0x1c>
 80021cc:	2302      	movs	r3, #2
 80021ce:	e137      	b.n	8002440 <HAL_DAC_ConfigChannel+0x28c>
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2201      	movs	r2, #1
 80021d4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2202      	movs	r2, #2
 80021da:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b04      	cmp	r3, #4
 80021e2:	f040 8081 	bne.w	80022e8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80021e6:	f7ff fd51 	bl	8001c8c <HAL_GetTick>
 80021ea:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d140      	bne.n	8002274 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80021f2:	e018      	b.n	8002226 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80021f4:	f7ff fd4a 	bl	8001c8c <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d911      	bls.n	8002226 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002208:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00a      	beq.n	8002226 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	691b      	ldr	r3, [r3, #16]
 8002214:	f043 0208 	orr.w	r2, r3, #8
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2203      	movs	r2, #3
 8002220:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e10c      	b.n	8002440 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800222c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1df      	bne.n	80021f4 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002234:	2001      	movs	r0, #1
 8002236:	f7ff fd35 	bl	8001ca4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	69d2      	ldr	r2, [r2, #28]
 8002242:	641a      	str	r2, [r3, #64]	@ 0x40
 8002244:	e023      	b.n	800228e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002246:	f7ff fd21 	bl	8001c8c <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	2b01      	cmp	r3, #1
 8002252:	d90f      	bls.n	8002274 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800225a:	2b00      	cmp	r3, #0
 800225c:	da0a      	bge.n	8002274 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	f043 0208 	orr.w	r2, r3, #8
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2203      	movs	r2, #3
 800226e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e0e5      	b.n	8002440 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800227a:	2b00      	cmp	r3, #0
 800227c:	dbe3      	blt.n	8002246 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800227e:	2001      	movs	r0, #1
 8002280:	f7ff fd10 	bl	8001ca4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68ba      	ldr	r2, [r7, #8]
 800228a:	69d2      	ldr	r2, [r2, #28]
 800228c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f003 0310 	and.w	r3, r3, #16
 800229a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800229e:	fa01 f303 	lsl.w	r3, r1, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	ea02 0103 	and.w	r1, r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	6a1a      	ldr	r2, [r3, #32]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f003 0310 	and.w	r3, r3, #16
 80022b2:	409a      	lsls	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f003 0310 	and.w	r3, r3, #16
 80022c8:	21ff      	movs	r1, #255	@ 0xff
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	ea02 0103 	and.w	r1, r2, r3
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f003 0310 	and.w	r3, r3, #16
 80022de:	409a      	lsls	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d11d      	bne.n	800232c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022f6:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f003 0310 	and.w	r3, r3, #16
 80022fe:	221f      	movs	r2, #31
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	69fa      	ldr	r2, [r7, #28]
 8002308:	4013      	ands	r3, r2
 800230a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	69fa      	ldr	r2, [r7, #28]
 8002320:	4313      	orrs	r3, r2
 8002322:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	69fa      	ldr	r2, [r7, #28]
 800232a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002332:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f003 0310 	and.w	r3, r3, #16
 800233a:	2207      	movs	r2, #7
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	69fa      	ldr	r2, [r7, #28]
 8002344:	4013      	ands	r3, r2
 8002346:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	431a      	orrs	r2, r3
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	4313      	orrs	r3, r2
 8002358:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f003 0310 	and.w	r3, r3, #16
 8002360:	697a      	ldr	r2, [r7, #20]
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	69fa      	ldr	r2, [r7, #28]
 8002368:	4313      	orrs	r3, r2
 800236a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6819      	ldr	r1, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f003 0310 	and.w	r3, r3, #16
 8002380:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43da      	mvns	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	400a      	ands	r2, r1
 8002390:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f003 0310 	and.w	r3, r3, #16
 80023a0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	43db      	mvns	r3, r3
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	4013      	ands	r3, r2
 80023ae:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f003 0310 	and.w	r3, r3, #16
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023d0:	d104      	bne.n	80023dc <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023d8:	61fb      	str	r3, [r7, #28]
 80023da:	e018      	b.n	800240e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d104      	bne.n	80023ee <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80023ea:	61fb      	str	r3, [r7, #28]
 80023ec:	e00f      	b.n	800240e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80023ee:	f001 fd1d 	bl	8003e2c <HAL_RCC_GetHCLKFreq>
 80023f2:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <HAL_DAC_ConfigChannel+0x294>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d904      	bls.n	8002406 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002402:	61fb      	str	r3, [r7, #28]
 8002404:	e003      	b.n	800240e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800240c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	69fa      	ldr	r2, [r7, #28]
 8002414:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6819      	ldr	r1, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	22c0      	movs	r2, #192	@ 0xc0
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43da      	mvns	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	400a      	ands	r2, r1
 8002430:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2201      	movs	r2, #1
 8002436:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3720      	adds	r7, #32
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	04c4b400 	.word	0x04c4b400

0800244c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002458:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800245a:	68f8      	ldr	r0, [r7, #12]
 800245c:	f7ff fe8b 	bl	8002176 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2201      	movs	r2, #1
 8002464:	711a      	strb	r2, [r3, #4]
}
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b084      	sub	sp, #16
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f7ff fe84 	bl	800218a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002482:	bf00      	nop
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b084      	sub	sp, #16
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002496:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	f043 0204 	orr.w	r2, r3, #4
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f7ff fe7a 	bl	800219e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2201      	movs	r2, #1
 80024ae:	711a      	strb	r2, [r3, #4]
}
 80024b0:	bf00      	nop
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002500:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f7ff ffd8 	bl	80024b8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2201      	movs	r2, #1
 800250c:	711a      	strb	r2, [r3, #4]
}
 800250e:	bf00      	nop
 8002510:	3710      	adds	r7, #16
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b084      	sub	sp, #16
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002522:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f7ff ffd1 	bl	80024cc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800252a:	bf00      	nop
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b084      	sub	sp, #16
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	f043 0204 	orr.w	r2, r3, #4
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f7ff ffc7 	bl	80024e0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2201      	movs	r2, #1
 8002556:	711a      	strb	r2, [r3, #4]
}
 8002558:	bf00      	nop
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e08d      	b.n	800268e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	4b47      	ldr	r3, [pc, #284]	@ (8002698 <HAL_DMA_Init+0x138>)
 800257a:	429a      	cmp	r2, r3
 800257c:	d80f      	bhi.n	800259e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	461a      	mov	r2, r3
 8002584:	4b45      	ldr	r3, [pc, #276]	@ (800269c <HAL_DMA_Init+0x13c>)
 8002586:	4413      	add	r3, r2
 8002588:	4a45      	ldr	r2, [pc, #276]	@ (80026a0 <HAL_DMA_Init+0x140>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	091b      	lsrs	r3, r3, #4
 8002590:	009a      	lsls	r2, r3, #2
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a42      	ldr	r2, [pc, #264]	@ (80026a4 <HAL_DMA_Init+0x144>)
 800259a:	641a      	str	r2, [r3, #64]	@ 0x40
 800259c:	e00e      	b.n	80025bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	461a      	mov	r2, r3
 80025a4:	4b40      	ldr	r3, [pc, #256]	@ (80026a8 <HAL_DMA_Init+0x148>)
 80025a6:	4413      	add	r3, r2
 80025a8:	4a3d      	ldr	r2, [pc, #244]	@ (80026a0 <HAL_DMA_Init+0x140>)
 80025aa:	fba2 2303 	umull	r2, r3, r2, r3
 80025ae:	091b      	lsrs	r3, r3, #4
 80025b0:	009a      	lsls	r2, r3, #2
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a3c      	ldr	r2, [pc, #240]	@ (80026ac <HAL_DMA_Init+0x14c>)
 80025ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2202      	movs	r2, #2
 80025c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80025d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80025e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
 80025fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	4313      	orrs	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 fa12 	bl	8002a38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800261c:	d102      	bne.n	8002624 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002638:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d010      	beq.n	8002664 <HAL_DMA_Init+0x104>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b04      	cmp	r3, #4
 8002648:	d80c      	bhi.n	8002664 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 fa32 	bl	8002ab4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	e008      	b.n	8002676 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	40020407 	.word	0x40020407
 800269c:	bffdfff8 	.word	0xbffdfff8
 80026a0:	cccccccd 	.word	0xcccccccd
 80026a4:	40020000 	.word	0x40020000
 80026a8:	bffdfbf8 	.word	0xbffdfbf8
 80026ac:	40020400 	.word	0x40020400

080026b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026be:	2300      	movs	r3, #0
 80026c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_DMA_Start_IT+0x20>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e066      	b.n	800279e <HAL_DMA_Start_IT+0xee>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d155      	bne.n	8002790 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2202      	movs	r2, #2
 80026e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2200      	movs	r2, #0
 80026f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 0201 	bic.w	r2, r2, #1
 8002700:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	68b9      	ldr	r1, [r7, #8]
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f957 	bl	80029bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	2b00      	cmp	r3, #0
 8002714:	d008      	beq.n	8002728 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 020e 	orr.w	r2, r2, #14
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	e00f      	b.n	8002748 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0204 	bic.w	r2, r2, #4
 8002736:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f042 020a 	orr.w	r2, r2, #10
 8002746:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d007      	beq.n	8002766 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002760:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002764:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276a:	2b00      	cmp	r3, #0
 800276c:	d007      	beq.n	800277e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002778:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800277c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f042 0201 	orr.w	r2, r2, #1
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	e005      	b.n	800279c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002798:	2302      	movs	r3, #2
 800279a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800279c:	7dfb      	ldrb	r3, [r7, #23]
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b085      	sub	sp, #20
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027ae:	2300      	movs	r3, #0
 80027b0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d008      	beq.n	80027d0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2204      	movs	r2, #4
 80027c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e040      	b.n	8002852 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 020e 	bic.w	r2, r2, #14
 80027de:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027ee:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f022 0201 	bic.w	r2, r2, #1
 80027fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002804:	f003 021c 	and.w	r2, r3, #28
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280c:	2101      	movs	r1, #1
 800280e:	fa01 f202 	lsl.w	r2, r1, r2
 8002812:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800281c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00c      	beq.n	8002840 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002830:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002834:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800283e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002850:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b084      	sub	sp, #16
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287a:	f003 031c 	and.w	r3, r3, #28
 800287e:	2204      	movs	r2, #4
 8002880:	409a      	lsls	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4013      	ands	r3, r2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d026      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x7a>
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d021      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0320 	and.w	r3, r3, #32
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d107      	bne.n	80028b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0204 	bic.w	r2, r2, #4
 80028b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	f003 021c 	and.w	r2, r3, #28
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028be:	2104      	movs	r1, #4
 80028c0:	fa01 f202 	lsl.w	r2, r1, r2
 80028c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d071      	beq.n	80029b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80028d6:	e06c      	b.n	80029b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028dc:	f003 031c 	and.w	r3, r3, #28
 80028e0:	2202      	movs	r2, #2
 80028e2:	409a      	lsls	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d02e      	beq.n	800294a <HAL_DMA_IRQHandler+0xec>
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d029      	beq.n	800294a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0320 	and.w	r3, r3, #32
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10b      	bne.n	800291c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 020a 	bic.w	r2, r2, #10
 8002912:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002920:	f003 021c 	and.w	r2, r3, #28
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002928:	2102      	movs	r1, #2
 800292a:	fa01 f202 	lsl.w	r2, r1, r2
 800292e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293c:	2b00      	cmp	r3, #0
 800293e:	d038      	beq.n	80029b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002948:	e033      	b.n	80029b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294e:	f003 031c 	and.w	r3, r3, #28
 8002952:	2208      	movs	r2, #8
 8002954:	409a      	lsls	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	4013      	ands	r3, r2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d02a      	beq.n	80029b4 <HAL_DMA_IRQHandler+0x156>
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b00      	cmp	r3, #0
 8002966:	d025      	beq.n	80029b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 020e 	bic.w	r2, r2, #14
 8002976:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297c:	f003 021c 	and.w	r2, r3, #28
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	2101      	movs	r1, #1
 8002986:	fa01 f202 	lsl.w	r2, r1, r2
 800298a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2201      	movs	r2, #1
 8002996:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d004      	beq.n	80029b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029b2:	bf00      	nop
 80029b4:	bf00      	nop
}
 80029b6:	3710      	adds	r7, #16
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
 80029c8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029d2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d004      	beq.n	80029e6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80029e4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ea:	f003 021c 	and.w	r2, r3, #28
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	2101      	movs	r1, #1
 80029f4:	fa01 f202 	lsl.w	r2, r1, r2
 80029f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b10      	cmp	r3, #16
 8002a08:	d108      	bne.n	8002a1c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a1a:	e007      	b.n	8002a2c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68ba      	ldr	r2, [r7, #8]
 8002a22:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	60da      	str	r2, [r3, #12]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	461a      	mov	r2, r3
 8002a46:	4b17      	ldr	r3, [pc, #92]	@ (8002aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d80a      	bhi.n	8002a62 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a50:	089b      	lsrs	r3, r3, #2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a58:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6493      	str	r3, [r2, #72]	@ 0x48
 8002a60:	e007      	b.n	8002a72 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a66:	089b      	lsrs	r3, r3, #2
 8002a68:	009a      	lsls	r2, r3, #2
 8002a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002a6c:	4413      	add	r3, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	3b08      	subs	r3, #8
 8002a7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002aac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a80:	091b      	lsrs	r3, r3, #4
 8002a82:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002a88:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f003 031f 	and.w	r3, r3, #31
 8002a90:	2201      	movs	r2, #1
 8002a92:	409a      	lsls	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002a98:	bf00      	nop
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr
 8002aa4:	40020407 	.word	0x40020407
 8002aa8:	4002081c 	.word	0x4002081c
 8002aac:	cccccccd 	.word	0xcccccccd
 8002ab0:	40020880 	.word	0x40020880

08002ab4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8002af4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002ac8:	4413      	add	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	461a      	mov	r2, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a08      	ldr	r2, [pc, #32]	@ (8002af8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002ad6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	3b01      	subs	r3, #1
 8002adc:	f003 0303 	and.w	r3, r3, #3
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	409a      	lsls	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	1000823f 	.word	0x1000823f
 8002af8:	40020940 	.word	0x40020940

08002afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b087      	sub	sp, #28
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b06:	2300      	movs	r3, #0
 8002b08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b0a:	e166      	b.n	8002dda <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	2101      	movs	r1, #1
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	fa01 f303 	lsl.w	r3, r1, r3
 8002b18:	4013      	ands	r3, r2
 8002b1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	f000 8158 	beq.w	8002dd4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0303 	and.w	r3, r3, #3
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d005      	beq.n	8002b3c <HAL_GPIO_Init+0x40>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d130      	bne.n	8002b9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	2203      	movs	r2, #3
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	43db      	mvns	r3, r3
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4013      	ands	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	68da      	ldr	r2, [r3, #12]
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	693a      	ldr	r2, [r7, #16]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b72:	2201      	movs	r2, #1
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	693a      	ldr	r2, [r7, #16]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	091b      	lsrs	r3, r3, #4
 8002b88:	f003 0201 	and.w	r2, r3, #1
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f003 0303 	and.w	r3, r3, #3
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d017      	beq.n	8002bda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	2203      	movs	r2, #3
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f003 0303 	and.w	r3, r3, #3
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d123      	bne.n	8002c2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	08da      	lsrs	r2, r3, #3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3208      	adds	r2, #8
 8002bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	43db      	mvns	r3, r3
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	4013      	ands	r3, r2
 8002c08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	691a      	ldr	r2, [r3, #16]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f003 0307 	and.w	r3, r3, #7
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	08da      	lsrs	r2, r3, #3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3208      	adds	r2, #8
 8002c28:	6939      	ldr	r1, [r7, #16]
 8002c2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	2203      	movs	r2, #3
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f003 0203 	and.w	r2, r3, #3
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	fa02 f303 	lsl.w	r3, r2, r3
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 80b2 	beq.w	8002dd4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c70:	4b61      	ldr	r3, [pc, #388]	@ (8002df8 <HAL_GPIO_Init+0x2fc>)
 8002c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c74:	4a60      	ldr	r2, [pc, #384]	@ (8002df8 <HAL_GPIO_Init+0x2fc>)
 8002c76:	f043 0301 	orr.w	r3, r3, #1
 8002c7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8002df8 <HAL_GPIO_Init+0x2fc>)
 8002c7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c88:	4a5c      	ldr	r2, [pc, #368]	@ (8002dfc <HAL_GPIO_Init+0x300>)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	089b      	lsrs	r3, r3, #2
 8002c8e:	3302      	adds	r3, #2
 8002c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	220f      	movs	r2, #15
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002cb2:	d02b      	beq.n	8002d0c <HAL_GPIO_Init+0x210>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a52      	ldr	r2, [pc, #328]	@ (8002e00 <HAL_GPIO_Init+0x304>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d025      	beq.n	8002d08 <HAL_GPIO_Init+0x20c>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a51      	ldr	r2, [pc, #324]	@ (8002e04 <HAL_GPIO_Init+0x308>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d01f      	beq.n	8002d04 <HAL_GPIO_Init+0x208>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a50      	ldr	r2, [pc, #320]	@ (8002e08 <HAL_GPIO_Init+0x30c>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d019      	beq.n	8002d00 <HAL_GPIO_Init+0x204>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a4f      	ldr	r2, [pc, #316]	@ (8002e0c <HAL_GPIO_Init+0x310>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d013      	beq.n	8002cfc <HAL_GPIO_Init+0x200>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8002e10 <HAL_GPIO_Init+0x314>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d00d      	beq.n	8002cf8 <HAL_GPIO_Init+0x1fc>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a4d      	ldr	r2, [pc, #308]	@ (8002e14 <HAL_GPIO_Init+0x318>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d007      	beq.n	8002cf4 <HAL_GPIO_Init+0x1f8>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a4c      	ldr	r2, [pc, #304]	@ (8002e18 <HAL_GPIO_Init+0x31c>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d101      	bne.n	8002cf0 <HAL_GPIO_Init+0x1f4>
 8002cec:	2307      	movs	r3, #7
 8002cee:	e00e      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002cf0:	2308      	movs	r3, #8
 8002cf2:	e00c      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002cf4:	2306      	movs	r3, #6
 8002cf6:	e00a      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002cf8:	2305      	movs	r3, #5
 8002cfa:	e008      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002cfc:	2304      	movs	r3, #4
 8002cfe:	e006      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002d00:	2303      	movs	r3, #3
 8002d02:	e004      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e002      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e000      	b.n	8002d0e <HAL_GPIO_Init+0x212>
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	f002 0203 	and.w	r2, r2, #3
 8002d14:	0092      	lsls	r2, r2, #2
 8002d16:	4093      	lsls	r3, r2
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d1e:	4937      	ldr	r1, [pc, #220]	@ (8002dfc <HAL_GPIO_Init+0x300>)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	089b      	lsrs	r3, r3, #2
 8002d24:	3302      	adds	r3, #2
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	43db      	mvns	r3, r3
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d50:	4a32      	ldr	r2, [pc, #200]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d56:	4b31      	ldr	r3, [pc, #196]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	4013      	ands	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d003      	beq.n	8002d7a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d7a:	4a28      	ldr	r2, [pc, #160]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d80:	4b26      	ldr	r3, [pc, #152]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d003      	beq.n	8002da4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002da4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002daa:	4b1c      	ldr	r3, [pc, #112]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	43db      	mvns	r3, r3
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	4013      	ands	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002dce:	4a13      	ldr	r2, [pc, #76]	@ (8002e1c <HAL_GPIO_Init+0x320>)
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	fa22 f303 	lsr.w	r3, r2, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f47f ae91 	bne.w	8002b0c <HAL_GPIO_Init+0x10>
  }
}
 8002dea:	bf00      	nop
 8002dec:	bf00      	nop
 8002dee:	371c      	adds	r7, #28
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	40010000 	.word	0x40010000
 8002e00:	48000400 	.word	0x48000400
 8002e04:	48000800 	.word	0x48000800
 8002e08:	48000c00 	.word	0x48000c00
 8002e0c:	48001000 	.word	0x48001000
 8002e10:	48001400 	.word	0x48001400
 8002e14:	48001800 	.word	0x48001800
 8002e18:	48001c00 	.word	0x48001c00
 8002e1c:	40010400 	.word	0x40010400

08002e20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	807b      	strh	r3, [r7, #2]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e30:	787b      	ldrb	r3, [r7, #1]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e36:	887a      	ldrh	r2, [r7, #2]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e3c:	e002      	b.n	8002e44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e3e:	887a      	ldrh	r2, [r7, #2]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e5a:	4b08      	ldr	r3, [pc, #32]	@ (8002e7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e5c:	695a      	ldr	r2, [r3, #20]
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	4013      	ands	r3, r2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d006      	beq.n	8002e74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e66:	4a05      	ldr	r2, [pc, #20]	@ (8002e7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e68:	88fb      	ldrh	r3, [r7, #6]
 8002e6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e6c:	88fb      	ldrh	r3, [r7, #6]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fe fb8e 	bl	8001590 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e74:	bf00      	nop
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	40010400 	.word	0x40010400

08002e80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e08d      	b.n	8002fae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d106      	bne.n	8002eac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7fe fc5a 	bl	8001760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2224      	movs	r2, #36	@ 0x24
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0201 	bic.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ed0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ee0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d107      	bne.n	8002efa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	e006      	b.n	8002f08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002f06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d108      	bne.n	8002f22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f1e:	605a      	str	r2, [r3, #4]
 8002f20:	e007      	b.n	8002f32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6812      	ldr	r2, [r2, #0]
 8002f3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691a      	ldr	r2, [r3, #16]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69d9      	ldr	r1, [r3, #28]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a1a      	ldr	r2, [r3, #32]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0201 	orr.w	r2, r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
 8002fbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	2b20      	cmp	r3, #32
 8002fca:	d138      	bne.n	800303e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d101      	bne.n	8002fda <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	e032      	b.n	8003040 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2224      	movs	r2, #36	@ 0x24
 8002fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0201 	bic.w	r2, r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003008:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6819      	ldr	r1, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f042 0201 	orr.w	r2, r2, #1
 8003028:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	e000      	b.n	8003040 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800303e:	2302      	movs	r3, #2
  }
}
 8003040:	4618      	mov	r0, r3
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b20      	cmp	r3, #32
 8003060:	d139      	bne.n	80030d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003068:	2b01      	cmp	r3, #1
 800306a:	d101      	bne.n	8003070 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800306c:	2302      	movs	r3, #2
 800306e:	e033      	b.n	80030d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2224      	movs	r2, #36	@ 0x24
 800307c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0201 	bic.w	r2, r2, #1
 800308e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800309e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	021b      	lsls	r3, r3, #8
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0201 	orr.w	r2, r2, #1
 80030c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2220      	movs	r2, #32
 80030c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030d2:	2300      	movs	r3, #0
 80030d4:	e000      	b.n	80030d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80030d6:	2302      	movs	r3, #2
  }
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3714      	adds	r7, #20
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030e8:	4b0d      	ldr	r3, [pc, #52]	@ (8003120 <HAL_PWREx_GetVoltageRange+0x3c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030f4:	d102      	bne.n	80030fc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80030f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030fa:	e00b      	b.n	8003114 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80030fc:	4b08      	ldr	r3, [pc, #32]	@ (8003120 <HAL_PWREx_GetVoltageRange+0x3c>)
 80030fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800310a:	d102      	bne.n	8003112 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800310c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003110:	e000      	b.n	8003114 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003112:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003114:	4618      	mov	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	40007000 	.word	0x40007000

08003124 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d141      	bne.n	80031b6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003132:	4b4b      	ldr	r3, [pc, #300]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800313a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800313e:	d131      	bne.n	80031a4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003140:	4b47      	ldr	r3, [pc, #284]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003146:	4a46      	ldr	r2, [pc, #280]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800314c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003150:	4b43      	ldr	r3, [pc, #268]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003158:	4a41      	ldr	r2, [pc, #260]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800315a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800315e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003160:	4b40      	ldr	r3, [pc, #256]	@ (8003264 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2232      	movs	r2, #50	@ 0x32
 8003166:	fb02 f303 	mul.w	r3, r2, r3
 800316a:	4a3f      	ldr	r2, [pc, #252]	@ (8003268 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800316c:	fba2 2303 	umull	r2, r3, r2, r3
 8003170:	0c9b      	lsrs	r3, r3, #18
 8003172:	3301      	adds	r3, #1
 8003174:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003176:	e002      	b.n	800317e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	3b01      	subs	r3, #1
 800317c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800317e:	4b38      	ldr	r3, [pc, #224]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318a:	d102      	bne.n	8003192 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f2      	bne.n	8003178 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003192:	4b33      	ldr	r3, [pc, #204]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800319a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800319e:	d158      	bne.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e057      	b.n	8003254 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031a4:	4b2e      	ldr	r3, [pc, #184]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031aa:	4a2d      	ldr	r2, [pc, #180]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031b4:	e04d      	b.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031bc:	d141      	bne.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031be:	4b28      	ldr	r3, [pc, #160]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ca:	d131      	bne.n	8003230 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031cc:	4b24      	ldr	r3, [pc, #144]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031d2:	4a23      	ldr	r2, [pc, #140]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031dc:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80031ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003264 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2232      	movs	r2, #50	@ 0x32
 80031f2:	fb02 f303 	mul.w	r3, r2, r3
 80031f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003268 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031f8:	fba2 2303 	umull	r2, r3, r2, r3
 80031fc:	0c9b      	lsrs	r3, r3, #18
 80031fe:	3301      	adds	r3, #1
 8003200:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003202:	e002      	b.n	800320a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	3b01      	subs	r3, #1
 8003208:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800320a:	4b15      	ldr	r3, [pc, #84]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003216:	d102      	bne.n	800321e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f2      	bne.n	8003204 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800321e:	4b10      	ldr	r3, [pc, #64]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800322a:	d112      	bne.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e011      	b.n	8003254 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003230:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003236:	4a0a      	ldr	r2, [pc, #40]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800323c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003240:	e007      	b.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003242:	4b07      	ldr	r3, [pc, #28]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800324a:	4a05      	ldr	r2, [pc, #20]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800324c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003250:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr
 8003260:	40007000 	.word	0x40007000
 8003264:	20000004 	.word	0x20000004
 8003268:	431bde83 	.word	0x431bde83

0800326c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b088      	sub	sp, #32
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d102      	bne.n	8003280 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	f000 bc08 	b.w	8003a90 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003280:	4b96      	ldr	r3, [pc, #600]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 030c 	and.w	r3, r3, #12
 8003288:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800328a:	4b94      	ldr	r3, [pc, #592]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0310 	and.w	r3, r3, #16
 800329c:	2b00      	cmp	r3, #0
 800329e:	f000 80e4 	beq.w	800346a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d007      	beq.n	80032b8 <HAL_RCC_OscConfig+0x4c>
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	2b0c      	cmp	r3, #12
 80032ac:	f040 808b 	bne.w	80033c6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	f040 8087 	bne.w	80033c6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032b8:	4b88      	ldr	r3, [pc, #544]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d005      	beq.n	80032d0 <HAL_RCC_OscConfig+0x64>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e3df      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a1a      	ldr	r2, [r3, #32]
 80032d4:	4b81      	ldr	r3, [pc, #516]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d004      	beq.n	80032ea <HAL_RCC_OscConfig+0x7e>
 80032e0:	4b7e      	ldr	r3, [pc, #504]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032e8:	e005      	b.n	80032f6 <HAL_RCC_OscConfig+0x8a>
 80032ea:	4b7c      	ldr	r3, [pc, #496]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80032ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d223      	bcs.n	8003342 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	4618      	mov	r0, r3
 8003300:	f000 fdcc 	bl	8003e9c <RCC_SetFlashLatencyFromMSIRange>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e3c0      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800330e:	4b73      	ldr	r3, [pc, #460]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a72      	ldr	r2, [pc, #456]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003314:	f043 0308 	orr.w	r3, r3, #8
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	4b70      	ldr	r3, [pc, #448]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	496d      	ldr	r1, [pc, #436]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003328:	4313      	orrs	r3, r2
 800332a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800332c:	4b6b      	ldr	r3, [pc, #428]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	021b      	lsls	r3, r3, #8
 800333a:	4968      	ldr	r1, [pc, #416]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
 8003340:	e025      	b.n	800338e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003342:	4b66      	ldr	r3, [pc, #408]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a65      	ldr	r2, [pc, #404]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003348:	f043 0308 	orr.w	r3, r3, #8
 800334c:	6013      	str	r3, [r2, #0]
 800334e:	4b63      	ldr	r3, [pc, #396]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	4960      	ldr	r1, [pc, #384]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800335c:	4313      	orrs	r3, r2
 800335e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003360:	4b5e      	ldr	r3, [pc, #376]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	69db      	ldr	r3, [r3, #28]
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	495b      	ldr	r1, [pc, #364]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003370:	4313      	orrs	r3, r2
 8003372:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d109      	bne.n	800338e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	4618      	mov	r0, r3
 8003380:	f000 fd8c 	bl	8003e9c <RCC_SetFlashLatencyFromMSIRange>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e380      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800338e:	f000 fcc1 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8003392:	4602      	mov	r2, r0
 8003394:	4b51      	ldr	r3, [pc, #324]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	091b      	lsrs	r3, r3, #4
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	4950      	ldr	r1, [pc, #320]	@ (80034e0 <HAL_RCC_OscConfig+0x274>)
 80033a0:	5ccb      	ldrb	r3, [r1, r3]
 80033a2:	f003 031f 	and.w	r3, r3, #31
 80033a6:	fa22 f303 	lsr.w	r3, r2, r3
 80033aa:	4a4e      	ldr	r2, [pc, #312]	@ (80034e4 <HAL_RCC_OscConfig+0x278>)
 80033ac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80033ae:	4b4e      	ldr	r3, [pc, #312]	@ (80034e8 <HAL_RCC_OscConfig+0x27c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fe fc1a 	bl	8001bec <HAL_InitTick>
 80033b8:	4603      	mov	r3, r0
 80033ba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033bc:	7bfb      	ldrb	r3, [r7, #15]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d052      	beq.n	8003468 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	e364      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d032      	beq.n	8003434 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033ce:	4b43      	ldr	r3, [pc, #268]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a42      	ldr	r2, [pc, #264]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033da:	f7fe fc57 	bl	8001c8c <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033e0:	e008      	b.n	80033f4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033e2:	f7fe fc53 	bl	8001c8c <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e34d      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033f4:	4b39      	ldr	r3, [pc, #228]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d0f0      	beq.n	80033e2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003400:	4b36      	ldr	r3, [pc, #216]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a35      	ldr	r2, [pc, #212]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003406:	f043 0308 	orr.w	r3, r3, #8
 800340a:	6013      	str	r3, [r2, #0]
 800340c:	4b33      	ldr	r3, [pc, #204]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	4930      	ldr	r1, [pc, #192]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800341a:	4313      	orrs	r3, r2
 800341c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800341e:	4b2f      	ldr	r3, [pc, #188]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	021b      	lsls	r3, r3, #8
 800342c:	492b      	ldr	r1, [pc, #172]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800342e:	4313      	orrs	r3, r2
 8003430:	604b      	str	r3, [r1, #4]
 8003432:	e01a      	b.n	800346a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003434:	4b29      	ldr	r3, [pc, #164]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a28      	ldr	r2, [pc, #160]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800343a:	f023 0301 	bic.w	r3, r3, #1
 800343e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003440:	f7fe fc24 	bl	8001c8c <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003448:	f7fe fc20 	bl	8001c8c <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e31a      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800345a:	4b20      	ldr	r3, [pc, #128]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x1dc>
 8003466:	e000      	b.n	800346a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003468:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d073      	beq.n	800355e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	2b08      	cmp	r3, #8
 800347a:	d005      	beq.n	8003488 <HAL_RCC_OscConfig+0x21c>
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b0c      	cmp	r3, #12
 8003480:	d10e      	bne.n	80034a0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	2b03      	cmp	r3, #3
 8003486:	d10b      	bne.n	80034a0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003488:	4b14      	ldr	r3, [pc, #80]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d063      	beq.n	800355c <HAL_RCC_OscConfig+0x2f0>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d15f      	bne.n	800355c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e2f7      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034a8:	d106      	bne.n	80034b8 <HAL_RCC_OscConfig+0x24c>
 80034aa:	4b0c      	ldr	r3, [pc, #48]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a0b      	ldr	r2, [pc, #44]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80034b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	e025      	b.n	8003504 <HAL_RCC_OscConfig+0x298>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034c0:	d114      	bne.n	80034ec <HAL_RCC_OscConfig+0x280>
 80034c2:	4b06      	ldr	r3, [pc, #24]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a05      	ldr	r2, [pc, #20]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80034c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b03      	ldr	r3, [pc, #12]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a02      	ldr	r2, [pc, #8]	@ (80034dc <HAL_RCC_OscConfig+0x270>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e013      	b.n	8003504 <HAL_RCC_OscConfig+0x298>
 80034dc:	40021000 	.word	0x40021000
 80034e0:	0800780c 	.word	0x0800780c
 80034e4:	20000004 	.word	0x20000004
 80034e8:	20000008 	.word	0x20000008
 80034ec:	4ba0      	ldr	r3, [pc, #640]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a9f      	ldr	r2, [pc, #636]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80034f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034f6:	6013      	str	r3, [r2, #0]
 80034f8:	4b9d      	ldr	r3, [pc, #628]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a9c      	ldr	r2, [pc, #624]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80034fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003502:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d013      	beq.n	8003534 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350c:	f7fe fbbe 	bl	8001c8c <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003514:	f7fe fbba 	bl	8001c8c <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b64      	cmp	r3, #100	@ 0x64
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e2b4      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003526:	4b92      	ldr	r3, [pc, #584]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d0f0      	beq.n	8003514 <HAL_RCC_OscConfig+0x2a8>
 8003532:	e014      	b.n	800355e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003534:	f7fe fbaa 	bl	8001c8c <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800353c:	f7fe fba6 	bl	8001c8c <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	@ 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e2a0      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800354e:	4b88      	ldr	r3, [pc, #544]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x2d0>
 800355a:	e000      	b.n	800355e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800355c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d060      	beq.n	800362c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	2b04      	cmp	r3, #4
 800356e:	d005      	beq.n	800357c <HAL_RCC_OscConfig+0x310>
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	2b0c      	cmp	r3, #12
 8003574:	d119      	bne.n	80035aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b02      	cmp	r3, #2
 800357a:	d116      	bne.n	80035aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800357c:	4b7c      	ldr	r3, [pc, #496]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003584:	2b00      	cmp	r3, #0
 8003586:	d005      	beq.n	8003594 <HAL_RCC_OscConfig+0x328>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e27d      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003594:	4b76      	ldr	r3, [pc, #472]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	061b      	lsls	r3, r3, #24
 80035a2:	4973      	ldr	r1, [pc, #460]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035a8:	e040      	b.n	800362c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d023      	beq.n	80035fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b2:	4b6f      	ldr	r3, [pc, #444]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a6e      	ldr	r2, [pc, #440]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80035b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035be:	f7fe fb65 	bl	8001c8c <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c6:	f7fe fb61 	bl	8001c8c <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e25b      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035d8:	4b65      	ldr	r3, [pc, #404]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0f0      	beq.n	80035c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e4:	4b62      	ldr	r3, [pc, #392]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691b      	ldr	r3, [r3, #16]
 80035f0:	061b      	lsls	r3, r3, #24
 80035f2:	495f      	ldr	r1, [pc, #380]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	604b      	str	r3, [r1, #4]
 80035f8:	e018      	b.n	800362c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035fa:	4b5d      	ldr	r3, [pc, #372]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a5c      	ldr	r2, [pc, #368]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003600:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003604:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003606:	f7fe fb41 	bl	8001c8c <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800360c:	e008      	b.n	8003620 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800360e:	f7fe fb3d 	bl	8001c8c <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d901      	bls.n	8003620 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e237      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003620:	4b53      	ldr	r3, [pc, #332]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1f0      	bne.n	800360e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d03c      	beq.n	80036b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	695b      	ldr	r3, [r3, #20]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d01c      	beq.n	800367a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003640:	4b4b      	ldr	r3, [pc, #300]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003646:	4a4a      	ldr	r2, [pc, #296]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003648:	f043 0301 	orr.w	r3, r3, #1
 800364c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003650:	f7fe fb1c 	bl	8001c8c <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003656:	e008      	b.n	800366a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003658:	f7fe fb18 	bl	8001c8c <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b02      	cmp	r3, #2
 8003664:	d901      	bls.n	800366a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e212      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800366a:	4b41      	ldr	r3, [pc, #260]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 800366c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003670:	f003 0302 	and.w	r3, r3, #2
 8003674:	2b00      	cmp	r3, #0
 8003676:	d0ef      	beq.n	8003658 <HAL_RCC_OscConfig+0x3ec>
 8003678:	e01b      	b.n	80036b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800367a:	4b3d      	ldr	r3, [pc, #244]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 800367c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003680:	4a3b      	ldr	r2, [pc, #236]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003682:	f023 0301 	bic.w	r3, r3, #1
 8003686:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368a:	f7fe faff 	bl	8001c8c <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003692:	f7fe fafb 	bl	8001c8c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e1f5      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036a4:	4b32      	ldr	r3, [pc, #200]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80036a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1ef      	bne.n	8003692 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 80a6 	beq.w	800380c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036c0:	2300      	movs	r3, #0
 80036c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80036c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d10d      	bne.n	80036ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d0:	4b27      	ldr	r3, [pc, #156]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80036d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d4:	4a26      	ldr	r2, [pc, #152]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80036d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036da:	6593      	str	r3, [r2, #88]	@ 0x58
 80036dc:	4b24      	ldr	r3, [pc, #144]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 80036de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036e8:	2301      	movs	r3, #1
 80036ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036ec:	4b21      	ldr	r3, [pc, #132]	@ (8003774 <HAL_RCC_OscConfig+0x508>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d118      	bne.n	800372a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003774 <HAL_RCC_OscConfig+0x508>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003774 <HAL_RCC_OscConfig+0x508>)
 80036fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003702:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003704:	f7fe fac2 	bl	8001c8c <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800370c:	f7fe fabe 	bl	8001c8c <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e1b8      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800371e:	4b15      	ldr	r3, [pc, #84]	@ (8003774 <HAL_RCC_OscConfig+0x508>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d108      	bne.n	8003744 <HAL_RCC_OscConfig+0x4d8>
 8003732:	4b0f      	ldr	r3, [pc, #60]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003738:	4a0d      	ldr	r2, [pc, #52]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 800373a:	f043 0301 	orr.w	r3, r3, #1
 800373e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003742:	e029      	b.n	8003798 <HAL_RCC_OscConfig+0x52c>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	2b05      	cmp	r3, #5
 800374a:	d115      	bne.n	8003778 <HAL_RCC_OscConfig+0x50c>
 800374c:	4b08      	ldr	r3, [pc, #32]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 800374e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003752:	4a07      	ldr	r2, [pc, #28]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003754:	f043 0304 	orr.w	r3, r3, #4
 8003758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800375c:	4b04      	ldr	r3, [pc, #16]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 800375e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003762:	4a03      	ldr	r2, [pc, #12]	@ (8003770 <HAL_RCC_OscConfig+0x504>)
 8003764:	f043 0301 	orr.w	r3, r3, #1
 8003768:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800376c:	e014      	b.n	8003798 <HAL_RCC_OscConfig+0x52c>
 800376e:	bf00      	nop
 8003770:	40021000 	.word	0x40021000
 8003774:	40007000 	.word	0x40007000
 8003778:	4b9d      	ldr	r3, [pc, #628]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800377a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800377e:	4a9c      	ldr	r2, [pc, #624]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003780:	f023 0301 	bic.w	r3, r3, #1
 8003784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003788:	4b99      	ldr	r3, [pc, #612]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800378a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800378e:	4a98      	ldr	r2, [pc, #608]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003790:	f023 0304 	bic.w	r3, r3, #4
 8003794:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d016      	beq.n	80037ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a0:	f7fe fa74 	bl	8001c8c <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a6:	e00a      	b.n	80037be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a8:	f7fe fa70 	bl	8001c8c <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e168      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037be:	4b8c      	ldr	r3, [pc, #560]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0ed      	beq.n	80037a8 <HAL_RCC_OscConfig+0x53c>
 80037cc:	e015      	b.n	80037fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ce:	f7fe fa5d 	bl	8001c8c <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037d4:	e00a      	b.n	80037ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037d6:	f7fe fa59 	bl	8001c8c <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e151      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037ec:	4b80      	ldr	r3, [pc, #512]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80037ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1ed      	bne.n	80037d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037fa:	7ffb      	ldrb	r3, [r7, #31]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d105      	bne.n	800380c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003800:	4b7b      	ldr	r3, [pc, #492]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003804:	4a7a      	ldr	r2, [pc, #488]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003806:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800380a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0320 	and.w	r3, r3, #32
 8003814:	2b00      	cmp	r3, #0
 8003816:	d03c      	beq.n	8003892 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	2b00      	cmp	r3, #0
 800381e:	d01c      	beq.n	800385a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003820:	4b73      	ldr	r3, [pc, #460]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003822:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003826:	4a72      	ldr	r2, [pc, #456]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003828:	f043 0301 	orr.w	r3, r3, #1
 800382c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003830:	f7fe fa2c 	bl	8001c8c <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003838:	f7fe fa28 	bl	8001c8c <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e122      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800384a:	4b69      	ldr	r3, [pc, #420]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800384c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d0ef      	beq.n	8003838 <HAL_RCC_OscConfig+0x5cc>
 8003858:	e01b      	b.n	8003892 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800385a:	4b65      	ldr	r3, [pc, #404]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800385c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003860:	4a63      	ldr	r2, [pc, #396]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003862:	f023 0301 	bic.w	r3, r3, #1
 8003866:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800386a:	f7fe fa0f 	bl	8001c8c <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003872:	f7fe fa0b 	bl	8001c8c <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e105      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003884:	4b5a      	ldr	r3, [pc, #360]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003886:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1ef      	bne.n	8003872 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 80f9 	beq.w	8003a8e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	f040 80cf 	bne.w	8003a44 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80038a6:	4b52      	ldr	r3, [pc, #328]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f003 0203 	and.w	r2, r3, #3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d12c      	bne.n	8003914 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c4:	3b01      	subs	r3, #1
 80038c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d123      	bne.n	8003914 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038d8:	429a      	cmp	r2, r3
 80038da:	d11b      	bne.n	8003914 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d113      	bne.n	8003914 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f6:	085b      	lsrs	r3, r3, #1
 80038f8:	3b01      	subs	r3, #1
 80038fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d109      	bne.n	8003914 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	085b      	lsrs	r3, r3, #1
 800390c:	3b01      	subs	r3, #1
 800390e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003910:	429a      	cmp	r2, r3
 8003912:	d071      	beq.n	80039f8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	2b0c      	cmp	r3, #12
 8003918:	d068      	beq.n	80039ec <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800391a:	4b35      	ldr	r3, [pc, #212]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d105      	bne.n	8003932 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003926:	4b32      	ldr	r3, [pc, #200]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e0ac      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003936:	4b2e      	ldr	r3, [pc, #184]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a2d      	ldr	r2, [pc, #180]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800393c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003940:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003942:	f7fe f9a3 	bl	8001c8c <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394a:	f7fe f99f 	bl	8001c8c <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e099      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800395c:	4b24      	ldr	r3, [pc, #144]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1f0      	bne.n	800394a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003968:	4b21      	ldr	r3, [pc, #132]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	4b21      	ldr	r3, [pc, #132]	@ (80039f4 <HAL_RCC_OscConfig+0x788>)
 800396e:	4013      	ands	r3, r2
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003978:	3a01      	subs	r2, #1
 800397a:	0112      	lsls	r2, r2, #4
 800397c:	4311      	orrs	r1, r2
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003982:	0212      	lsls	r2, r2, #8
 8003984:	4311      	orrs	r1, r2
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800398a:	0852      	lsrs	r2, r2, #1
 800398c:	3a01      	subs	r2, #1
 800398e:	0552      	lsls	r2, r2, #21
 8003990:	4311      	orrs	r1, r2
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003996:	0852      	lsrs	r2, r2, #1
 8003998:	3a01      	subs	r2, #1
 800399a:	0652      	lsls	r2, r2, #25
 800399c:	4311      	orrs	r1, r2
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039a2:	06d2      	lsls	r2, r2, #27
 80039a4:	430a      	orrs	r2, r1
 80039a6:	4912      	ldr	r1, [pc, #72]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039ac:	4b10      	ldr	r3, [pc, #64]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a0f      	ldr	r2, [pc, #60]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80039b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039b8:	4b0d      	ldr	r3, [pc, #52]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	4a0c      	ldr	r2, [pc, #48]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80039be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039c4:	f7fe f962 	bl	8001c8c <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039cc:	f7fe f95e 	bl	8001c8c <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e058      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039de:	4b04      	ldr	r3, [pc, #16]	@ (80039f0 <HAL_RCC_OscConfig+0x784>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ea:	e050      	b.n	8003a8e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e04f      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
 80039f0:	40021000 	.word	0x40021000
 80039f4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039f8:	4b27      	ldr	r3, [pc, #156]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d144      	bne.n	8003a8e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a04:	4b24      	ldr	r3, [pc, #144]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a23      	ldr	r2, [pc, #140]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a0e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a10:	4b21      	ldr	r3, [pc, #132]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	4a20      	ldr	r2, [pc, #128]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a1a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a1c:	f7fe f936 	bl	8001c8c <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a24:	f7fe f932 	bl	8001c8c <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e02c      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a36:	4b18      	ldr	r3, [pc, #96]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0f0      	beq.n	8003a24 <HAL_RCC_OscConfig+0x7b8>
 8003a42:	e024      	b.n	8003a8e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	2b0c      	cmp	r3, #12
 8003a48:	d01f      	beq.n	8003a8a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4a:	4b13      	ldr	r3, [pc, #76]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a12      	ldr	r2, [pc, #72]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a50:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a56:	f7fe f919 	bl	8001c8c <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a5c:	e008      	b.n	8003a70 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a5e:	f7fe f915 	bl	8001c8c <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e00f      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a70:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1f0      	bne.n	8003a5e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a7c:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	4905      	ldr	r1, [pc, #20]	@ (8003a98 <HAL_RCC_OscConfig+0x82c>)
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x830>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	60cb      	str	r3, [r1, #12]
 8003a88:	e001      	b.n	8003a8e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3720      	adds	r7, #32
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	feeefffc 	.word	0xfeeefffc

08003aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e11d      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab8:	4b90      	ldr	r3, [pc, #576]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d910      	bls.n	8003ae8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac6:	4b8d      	ldr	r3, [pc, #564]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f023 020f 	bic.w	r2, r3, #15
 8003ace:	498b      	ldr	r1, [pc, #556]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ad6:	4b89      	ldr	r3, [pc, #548]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 030f 	and.w	r3, r3, #15
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d001      	beq.n	8003ae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e105      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d010      	beq.n	8003b16 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	4b81      	ldr	r3, [pc, #516]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d908      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b04:	4b7e      	ldr	r3, [pc, #504]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	497b      	ldr	r1, [pc, #492]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d079      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b03      	cmp	r3, #3
 8003b28:	d11e      	bne.n	8003b68 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b2a:	4b75      	ldr	r3, [pc, #468]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0dc      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003b3a:	f000 fa09 	bl	8003f50 <RCC_GetSysClockFreqFromPLLSource>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	4a70      	ldr	r2, [pc, #448]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d946      	bls.n	8003bd4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003b46:	4b6e      	ldr	r3, [pc, #440]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d140      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b52:	4b6b      	ldr	r3, [pc, #428]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b5a:	4a69      	ldr	r2, [pc, #420]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b60:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b62:	2380      	movs	r3, #128	@ 0x80
 8003b64:	617b      	str	r3, [r7, #20]
 8003b66:	e035      	b.n	8003bd4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d107      	bne.n	8003b80 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b70:	4b63      	ldr	r3, [pc, #396]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d115      	bne.n	8003ba8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e0b9      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d107      	bne.n	8003b98 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b88:	4b5d      	ldr	r3, [pc, #372]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d109      	bne.n	8003ba8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e0ad      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b98:	4b59      	ldr	r3, [pc, #356]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e0a5      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003ba8:	f000 f8b4 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8003bac:	4603      	mov	r3, r0
 8003bae:	4a55      	ldr	r2, [pc, #340]	@ (8003d04 <HAL_RCC_ClockConfig+0x264>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d90f      	bls.n	8003bd4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003bb4:	4b52      	ldr	r3, [pc, #328]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d109      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003bc0:	4b4f      	ldr	r3, [pc, #316]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003bc8:	4a4d      	ldr	r2, [pc, #308]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003bca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bce:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003bd0:	2380      	movs	r3, #128	@ 0x80
 8003bd2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bd4:	4b4a      	ldr	r3, [pc, #296]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f023 0203 	bic.w	r2, r3, #3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	4947      	ldr	r1, [pc, #284]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003be6:	f7fe f851 	bl	8001c8c <HAL_GetTick>
 8003bea:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bec:	e00a      	b.n	8003c04 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bee:	f7fe f84d 	bl	8001c8c <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e077      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c04:	4b3e      	ldr	r3, [pc, #248]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f003 020c 	and.w	r2, r3, #12
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d1eb      	bne.n	8003bee <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2b80      	cmp	r3, #128	@ 0x80
 8003c1a:	d105      	bne.n	8003c28 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003c1c:	4b38      	ldr	r3, [pc, #224]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	4a37      	ldr	r2, [pc, #220]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c26:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d010      	beq.n	8003c56 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	4b31      	ldr	r3, [pc, #196]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d208      	bcs.n	8003c56 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c44:	4b2e      	ldr	r3, [pc, #184]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	492b      	ldr	r1, [pc, #172]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c56:	4b29      	ldr	r3, [pc, #164]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 030f 	and.w	r3, r3, #15
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d210      	bcs.n	8003c86 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c64:	4b25      	ldr	r3, [pc, #148]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f023 020f 	bic.w	r2, r3, #15
 8003c6c:	4923      	ldr	r1, [pc, #140]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c74:	4b21      	ldr	r3, [pc, #132]	@ (8003cfc <HAL_RCC_ClockConfig+0x25c>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 030f 	and.w	r3, r3, #15
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d001      	beq.n	8003c86 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e036      	b.n	8003cf4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c92:	4b1b      	ldr	r3, [pc, #108]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	4918      	ldr	r1, [pc, #96]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d009      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cb0:	4b13      	ldr	r3, [pc, #76]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	00db      	lsls	r3, r3, #3
 8003cbe:	4910      	ldr	r1, [pc, #64]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cc4:	f000 f826 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	4b0d      	ldr	r3, [pc, #52]	@ (8003d00 <HAL_RCC_ClockConfig+0x260>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	091b      	lsrs	r3, r3, #4
 8003cd0:	f003 030f 	and.w	r3, r3, #15
 8003cd4:	490c      	ldr	r1, [pc, #48]	@ (8003d08 <HAL_RCC_ClockConfig+0x268>)
 8003cd6:	5ccb      	ldrb	r3, [r1, r3]
 8003cd8:	f003 031f 	and.w	r3, r3, #31
 8003cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8003d0c <HAL_RCC_ClockConfig+0x26c>)
 8003ce2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <HAL_RCC_ClockConfig+0x270>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7fd ff7f 	bl	8001bec <HAL_InitTick>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	73fb      	strb	r3, [r7, #15]

  return status;
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40022000 	.word	0x40022000
 8003d00:	40021000 	.word	0x40021000
 8003d04:	04c4b400 	.word	0x04c4b400
 8003d08:	0800780c 	.word	0x0800780c
 8003d0c:	20000004 	.word	0x20000004
 8003d10:	20000008 	.word	0x20000008

08003d14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b089      	sub	sp, #36	@ 0x24
 8003d18:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	61fb      	str	r3, [r7, #28]
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d22:	4b3e      	ldr	r3, [pc, #248]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f003 030c 	and.w	r3, r3, #12
 8003d2a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	f003 0303 	and.w	r3, r3, #3
 8003d34:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d005      	beq.n	8003d48 <HAL_RCC_GetSysClockFreq+0x34>
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	2b0c      	cmp	r3, #12
 8003d40:	d121      	bne.n	8003d86 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d11e      	bne.n	8003d86 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d48:	4b34      	ldr	r3, [pc, #208]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0308 	and.w	r3, r3, #8
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d107      	bne.n	8003d64 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d54:	4b31      	ldr	r3, [pc, #196]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d5a:	0a1b      	lsrs	r3, r3, #8
 8003d5c:	f003 030f 	and.w	r3, r3, #15
 8003d60:	61fb      	str	r3, [r7, #28]
 8003d62:	e005      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d64:	4b2d      	ldr	r3, [pc, #180]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	091b      	lsrs	r3, r3, #4
 8003d6a:	f003 030f 	and.w	r3, r3, #15
 8003d6e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d70:	4a2b      	ldr	r2, [pc, #172]	@ (8003e20 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d78:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10d      	bne.n	8003d9c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d84:	e00a      	b.n	8003d9c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d102      	bne.n	8003d92 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d8c:	4b25      	ldr	r3, [pc, #148]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d8e:	61bb      	str	r3, [r7, #24]
 8003d90:	e004      	b.n	8003d9c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d98:	4b23      	ldr	r3, [pc, #140]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d9a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	2b0c      	cmp	r3, #12
 8003da0:	d134      	bne.n	8003e0c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003da2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f003 0303 	and.w	r3, r3, #3
 8003daa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d003      	beq.n	8003dba <HAL_RCC_GetSysClockFreq+0xa6>
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d003      	beq.n	8003dc0 <HAL_RCC_GetSysClockFreq+0xac>
 8003db8:	e005      	b.n	8003dc6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003dba:	4b1a      	ldr	r3, [pc, #104]	@ (8003e24 <HAL_RCC_GetSysClockFreq+0x110>)
 8003dbc:	617b      	str	r3, [r7, #20]
      break;
 8003dbe:	e005      	b.n	8003dcc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003dc0:	4b19      	ldr	r3, [pc, #100]	@ (8003e28 <HAL_RCC_GetSysClockFreq+0x114>)
 8003dc2:	617b      	str	r3, [r7, #20]
      break;
 8003dc4:	e002      	b.n	8003dcc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	617b      	str	r3, [r7, #20]
      break;
 8003dca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003dcc:	4b13      	ldr	r3, [pc, #76]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	091b      	lsrs	r3, r3, #4
 8003dd2:	f003 030f 	and.w	r3, r3, #15
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003dda:	4b10      	ldr	r3, [pc, #64]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	0a1b      	lsrs	r3, r3, #8
 8003de0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	fb03 f202 	mul.w	r2, r3, r2
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003df2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0x108>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	0e5b      	lsrs	r3, r3, #25
 8003df8:	f003 0303 	and.w	r3, r3, #3
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e0a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e0c:	69bb      	ldr	r3, [r7, #24]
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3724      	adds	r7, #36	@ 0x24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	08007824 	.word	0x08007824
 8003e24:	00f42400 	.word	0x00f42400
 8003e28:	007a1200 	.word	0x007a1200

08003e2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e30:	4b03      	ldr	r3, [pc, #12]	@ (8003e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e32:	681b      	ldr	r3, [r3, #0]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20000004 	.word	0x20000004

08003e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e48:	f7ff fff0 	bl	8003e2c <HAL_RCC_GetHCLKFreq>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	0a1b      	lsrs	r3, r3, #8
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	4904      	ldr	r1, [pc, #16]	@ (8003e6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e5a:	5ccb      	ldrb	r3, [r1, r3]
 8003e5c:	f003 031f 	and.w	r3, r3, #31
 8003e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	0800781c 	.word	0x0800781c

08003e70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e74:	f7ff ffda 	bl	8003e2c <HAL_RCC_GetHCLKFreq>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	4b06      	ldr	r3, [pc, #24]	@ (8003e94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	0adb      	lsrs	r3, r3, #11
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	4904      	ldr	r1, [pc, #16]	@ (8003e98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e86:	5ccb      	ldrb	r3, [r1, r3]
 8003e88:	f003 031f 	and.w	r3, r3, #31
 8003e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40021000 	.word	0x40021000
 8003e98:	0800781c 	.word	0x0800781c

08003e9c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ea8:	4b27      	ldr	r3, [pc, #156]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003eb4:	f7ff f916 	bl	80030e4 <HAL_PWREx_GetVoltageRange>
 8003eb8:	6178      	str	r0, [r7, #20]
 8003eba:	e014      	b.n	8003ee6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ebc:	4b22      	ldr	r3, [pc, #136]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec0:	4a21      	ldr	r2, [pc, #132]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ec2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ec6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ed4:	f7ff f906 	bl	80030e4 <HAL_PWREx_GetVoltageRange>
 8003ed8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003eda:	4b1b      	ldr	r3, [pc, #108]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ede:	4a1a      	ldr	r2, [pc, #104]	@ (8003f48 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ee0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ee4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eec:	d10b      	bne.n	8003f06 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b80      	cmp	r3, #128	@ 0x80
 8003ef2:	d913      	bls.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2ba0      	cmp	r3, #160	@ 0xa0
 8003ef8:	d902      	bls.n	8003f00 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003efa:	2302      	movs	r3, #2
 8003efc:	613b      	str	r3, [r7, #16]
 8003efe:	e00d      	b.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f00:	2301      	movs	r3, #1
 8003f02:	613b      	str	r3, [r7, #16]
 8003f04:	e00a      	b.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f0a:	d902      	bls.n	8003f12 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	613b      	str	r3, [r7, #16]
 8003f10:	e004      	b.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b70      	cmp	r3, #112	@ 0x70
 8003f16:	d101      	bne.n	8003f1c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f18:	2301      	movs	r3, #1
 8003f1a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f023 020f 	bic.w	r2, r3, #15
 8003f24:	4909      	ldr	r1, [pc, #36]	@ (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f2c:	4b07      	ldr	r3, [pc, #28]	@ (8003f4c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 030f 	and.w	r3, r3, #15
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d001      	beq.n	8003f3e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e000      	b.n	8003f40 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40022000 	.word	0x40022000

08003f50 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b087      	sub	sp, #28
 8003f54:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f56:	4b2d      	ldr	r3, [pc, #180]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b03      	cmp	r3, #3
 8003f64:	d00b      	beq.n	8003f7e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b03      	cmp	r3, #3
 8003f6a:	d825      	bhi.n	8003fb8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d008      	beq.n	8003f84 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d11f      	bne.n	8003fb8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003f78:	4b25      	ldr	r3, [pc, #148]	@ (8004010 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003f7a:	613b      	str	r3, [r7, #16]
    break;
 8003f7c:	e01f      	b.n	8003fbe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003f7e:	4b25      	ldr	r3, [pc, #148]	@ (8004014 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003f80:	613b      	str	r3, [r7, #16]
    break;
 8003f82:	e01c      	b.n	8003fbe <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f84:	4b21      	ldr	r3, [pc, #132]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d107      	bne.n	8003fa0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f90:	4b1e      	ldr	r3, [pc, #120]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f96:	0a1b      	lsrs	r3, r3, #8
 8003f98:	f003 030f 	and.w	r3, r3, #15
 8003f9c:	617b      	str	r3, [r7, #20]
 8003f9e:	e005      	b.n	8003fac <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	091b      	lsrs	r3, r3, #4
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003fac:	4a1a      	ldr	r2, [pc, #104]	@ (8004018 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb4:	613b      	str	r3, [r7, #16]
    break;
 8003fb6:	e002      	b.n	8003fbe <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	613b      	str	r3, [r7, #16]
    break;
 8003fbc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fbe:	4b13      	ldr	r3, [pc, #76]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	f003 030f 	and.w	r3, r3, #15
 8003fc8:	3301      	adds	r3, #1
 8003fca:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	0a1b      	lsrs	r3, r3, #8
 8003fd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	fb03 f202 	mul.w	r2, r3, r2
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fe4:	4b09      	ldr	r3, [pc, #36]	@ (800400c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	0e5b      	lsrs	r3, r3, #25
 8003fea:	f003 0303 	and.w	r3, r3, #3
 8003fee:	3301      	adds	r3, #1
 8003ff0:	005b      	lsls	r3, r3, #1
 8003ff2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003ffe:	683b      	ldr	r3, [r7, #0]
}
 8004000:	4618      	mov	r0, r3
 8004002:	371c      	adds	r7, #28
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	40021000 	.word	0x40021000
 8004010:	00f42400 	.word	0x00f42400
 8004014:	007a1200 	.word	0x007a1200
 8004018:	08007824 	.word	0x08007824

0800401c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b086      	sub	sp, #24
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004024:	2300      	movs	r3, #0
 8004026:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004028:	2300      	movs	r3, #0
 800402a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004034:	2b00      	cmp	r3, #0
 8004036:	d040      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800403c:	2b80      	cmp	r3, #128	@ 0x80
 800403e:	d02a      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004040:	2b80      	cmp	r3, #128	@ 0x80
 8004042:	d825      	bhi.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004044:	2b60      	cmp	r3, #96	@ 0x60
 8004046:	d026      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004048:	2b60      	cmp	r3, #96	@ 0x60
 800404a:	d821      	bhi.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800404c:	2b40      	cmp	r3, #64	@ 0x40
 800404e:	d006      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004050:	2b40      	cmp	r3, #64	@ 0x40
 8004052:	d81d      	bhi.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004054:	2b00      	cmp	r3, #0
 8004056:	d009      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004058:	2b20      	cmp	r3, #32
 800405a:	d010      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800405c:	e018      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800405e:	4b89      	ldr	r3, [pc, #548]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	4a88      	ldr	r2, [pc, #544]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004068:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800406a:	e015      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3304      	adds	r3, #4
 8004070:	2100      	movs	r1, #0
 8004072:	4618      	mov	r0, r3
 8004074:	f000 fb02 	bl	800467c <RCCEx_PLLSAI1_Config>
 8004078:	4603      	mov	r3, r0
 800407a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800407c:	e00c      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	3320      	adds	r3, #32
 8004082:	2100      	movs	r1, #0
 8004084:	4618      	mov	r0, r3
 8004086:	f000 fbed 	bl	8004864 <RCCEx_PLLSAI2_Config>
 800408a:	4603      	mov	r3, r0
 800408c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800408e:	e003      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	74fb      	strb	r3, [r7, #19]
      break;
 8004094:	e000      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004096:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004098:	7cfb      	ldrb	r3, [r7, #19]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10b      	bne.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800409e:	4b79      	ldr	r3, [pc, #484]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040a4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040ac:	4975      	ldr	r1, [pc, #468]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80040b4:	e001      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b6:	7cfb      	ldrb	r3, [r7, #19]
 80040b8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d047      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ce:	d030      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80040d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040d4:	d82a      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80040d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040da:	d02a      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80040dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040e0:	d824      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80040e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040e6:	d008      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xde>
 80040e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040ec:	d81e      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80040f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f6:	d010      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80040f8:	e018      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040fa:	4b62      	ldr	r3, [pc, #392]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	4a61      	ldr	r2, [pc, #388]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004104:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004106:	e015      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3304      	adds	r3, #4
 800410c:	2100      	movs	r1, #0
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fab4 	bl	800467c <RCCEx_PLLSAI1_Config>
 8004114:	4603      	mov	r3, r0
 8004116:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004118:	e00c      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	3320      	adds	r3, #32
 800411e:	2100      	movs	r1, #0
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fb9f 	bl	8004864 <RCCEx_PLLSAI2_Config>
 8004126:	4603      	mov	r3, r0
 8004128:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800412a:	e003      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	74fb      	strb	r3, [r7, #19]
      break;
 8004130:	e000      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004132:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004134:	7cfb      	ldrb	r3, [r7, #19]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10b      	bne.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800413a:	4b52      	ldr	r3, [pc, #328]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800413c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004140:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004148:	494e      	ldr	r1, [pc, #312]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004150:	e001      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004152:	7cfb      	ldrb	r3, [r7, #19]
 8004154:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800415e:	2b00      	cmp	r3, #0
 8004160:	f000 809f 	beq.w	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004164:	2300      	movs	r3, #0
 8004166:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004168:	4b46      	ldr	r3, [pc, #280]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800416a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004174:	2301      	movs	r3, #1
 8004176:	e000      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004178:	2300      	movs	r3, #0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00d      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800417e:	4b41      	ldr	r3, [pc, #260]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004182:	4a40      	ldr	r2, [pc, #256]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004188:	6593      	str	r3, [r2, #88]	@ 0x58
 800418a:	4b3e      	ldr	r3, [pc, #248]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800418c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004192:	60bb      	str	r3, [r7, #8]
 8004194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004196:	2301      	movs	r3, #1
 8004198:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800419a:	4b3b      	ldr	r3, [pc, #236]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a3a      	ldr	r2, [pc, #232]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80041a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041a6:	f7fd fd71 	bl	8001c8c <HAL_GetTick>
 80041aa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041ac:	e009      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ae:	f7fd fd6d 	bl	8001c8c <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d902      	bls.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	74fb      	strb	r3, [r7, #19]
        break;
 80041c0:	e005      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041c2:	4b31      	ldr	r3, [pc, #196]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d0ef      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80041ce:	7cfb      	ldrb	r3, [r7, #19]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d15b      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041d4:	4b2b      	ldr	r3, [pc, #172]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041de:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d01f      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d019      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041f2:	4b24      	ldr	r3, [pc, #144]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041fc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041fe:	4b21      	ldr	r3, [pc, #132]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004204:	4a1f      	ldr	r2, [pc, #124]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004206:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800420a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800420e:	4b1d      	ldr	r3, [pc, #116]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004214:	4a1b      	ldr	r2, [pc, #108]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800421a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800421e:	4a19      	ldr	r2, [pc, #100]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f003 0301 	and.w	r3, r3, #1
 800422c:	2b00      	cmp	r3, #0
 800422e:	d016      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004230:	f7fd fd2c 	bl	8001c8c <HAL_GetTick>
 8004234:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004236:	e00b      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004238:	f7fd fd28 	bl	8001c8c <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004246:	4293      	cmp	r3, r2
 8004248:	d902      	bls.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	74fb      	strb	r3, [r7, #19]
            break;
 800424e:	e006      	b.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004250:	4b0c      	ldr	r3, [pc, #48]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0ec      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800425e:	7cfb      	ldrb	r3, [r7, #19]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10c      	bne.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004264:	4b07      	ldr	r3, [pc, #28]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800426a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004274:	4903      	ldr	r1, [pc, #12]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004276:	4313      	orrs	r3, r2
 8004278:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800427c:	e008      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800427e:	7cfb      	ldrb	r3, [r7, #19]
 8004280:	74bb      	strb	r3, [r7, #18]
 8004282:	e005      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004284:	40021000 	.word	0x40021000
 8004288:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800428c:	7cfb      	ldrb	r3, [r7, #19]
 800428e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004290:	7c7b      	ldrb	r3, [r7, #17]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d105      	bne.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004296:	4ba0      	ldr	r3, [pc, #640]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800429a:	4a9f      	ldr	r2, [pc, #636]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800429c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042ae:	4b9a      	ldr	r3, [pc, #616]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b4:	f023 0203 	bic.w	r2, r3, #3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042bc:	4996      	ldr	r1, [pc, #600]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042d0:	4b91      	ldr	r3, [pc, #580]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d6:	f023 020c 	bic.w	r2, r3, #12
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	498e      	ldr	r1, [pc, #568]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0304 	and.w	r3, r3, #4
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042f2:	4b89      	ldr	r3, [pc, #548]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004300:	4985      	ldr	r1, [pc, #532]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004302:	4313      	orrs	r3, r2
 8004304:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0308 	and.w	r3, r3, #8
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004314:	4b80      	ldr	r3, [pc, #512]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004322:	497d      	ldr	r1, [pc, #500]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004336:	4b78      	ldr	r3, [pc, #480]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004344:	4974      	ldr	r1, [pc, #464]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0320 	and.w	r3, r3, #32
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00a      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004358:	4b6f      	ldr	r3, [pc, #444]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800435a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800435e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004366:	496c      	ldr	r1, [pc, #432]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004368:	4313      	orrs	r3, r2
 800436a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00a      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800437a:	4b67      	ldr	r3, [pc, #412]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800437c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004380:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004388:	4963      	ldr	r1, [pc, #396]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800439c:	4b5e      	ldr	r3, [pc, #376]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800439e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043aa:	495b      	ldr	r1, [pc, #364]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00a      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043be:	4b56      	ldr	r3, [pc, #344]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043cc:	4952      	ldr	r1, [pc, #328]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00a      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043e0:	4b4d      	ldr	r3, [pc, #308]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ee:	494a      	ldr	r1, [pc, #296]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00a      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004402:	4b45      	ldr	r3, [pc, #276]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004408:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004410:	4941      	ldr	r1, [pc, #260]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004412:	4313      	orrs	r3, r2
 8004414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00a      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004424:	4b3c      	ldr	r3, [pc, #240]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004426:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800442a:	f023 0203 	bic.w	r2, r3, #3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004432:	4939      	ldr	r1, [pc, #228]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004434:	4313      	orrs	r3, r2
 8004436:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d028      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004446:	4b34      	ldr	r3, [pc, #208]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004454:	4930      	ldr	r1, [pc, #192]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004456:	4313      	orrs	r3, r2
 8004458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004460:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004464:	d106      	bne.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004466:	4b2c      	ldr	r3, [pc, #176]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	4a2b      	ldr	r2, [pc, #172]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800446c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004470:	60d3      	str	r3, [r2, #12]
 8004472:	e011      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004478:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800447c:	d10c      	bne.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	3304      	adds	r3, #4
 8004482:	2101      	movs	r1, #1
 8004484:	4618      	mov	r0, r3
 8004486:	f000 f8f9 	bl	800467c <RCCEx_PLLSAI1_Config>
 800448a:	4603      	mov	r3, r0
 800448c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800448e:	7cfb      	ldrb	r3, [r7, #19]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004494:	7cfb      	ldrb	r3, [r7, #19]
 8004496:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d04d      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044ac:	d108      	bne.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80044ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044b4:	4a18      	ldr	r2, [pc, #96]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044ba:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80044be:	e012      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80044c0:	4b15      	ldr	r3, [pc, #84]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044c6:	4a14      	ldr	r2, [pc, #80]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044cc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80044d0:	4b11      	ldr	r3, [pc, #68]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044de:	490e      	ldr	r1, [pc, #56]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ee:	d106      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044f0:	4b09      	ldr	r3, [pc, #36]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4a08      	ldr	r2, [pc, #32]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044fa:	60d3      	str	r3, [r2, #12]
 80044fc:	e020      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004502:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004506:	d109      	bne.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004508:	4b03      	ldr	r3, [pc, #12]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	4a02      	ldr	r2, [pc, #8]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800450e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004512:	60d3      	str	r3, [r2, #12]
 8004514:	e014      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004520:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004524:	d10c      	bne.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3304      	adds	r3, #4
 800452a:	2101      	movs	r1, #1
 800452c:	4618      	mov	r0, r3
 800452e:	f000 f8a5 	bl	800467c <RCCEx_PLLSAI1_Config>
 8004532:	4603      	mov	r3, r0
 8004534:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004536:	7cfb      	ldrb	r3, [r7, #19]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d001      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800453c:	7cfb      	ldrb	r3, [r7, #19]
 800453e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d028      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800454c:	4b4a      	ldr	r3, [pc, #296]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800454e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004552:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800455a:	4947      	ldr	r1, [pc, #284]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800455c:	4313      	orrs	r3, r2
 800455e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800456a:	d106      	bne.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800456c:	4b42      	ldr	r3, [pc, #264]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	4a41      	ldr	r2, [pc, #260]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004576:	60d3      	str	r3, [r2, #12]
 8004578:	e011      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800457e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004582:	d10c      	bne.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	3304      	adds	r3, #4
 8004588:	2101      	movs	r1, #1
 800458a:	4618      	mov	r0, r3
 800458c:	f000 f876 	bl	800467c <RCCEx_PLLSAI1_Config>
 8004590:	4603      	mov	r3, r0
 8004592:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004594:	7cfb      	ldrb	r3, [r7, #19]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800459a:	7cfb      	ldrb	r3, [r7, #19]
 800459c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d01e      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045aa:	4b33      	ldr	r3, [pc, #204]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ba:	492f      	ldr	r1, [pc, #188]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045cc:	d10c      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	3304      	adds	r3, #4
 80045d2:	2102      	movs	r1, #2
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 f851 	bl	800467c <RCCEx_PLLSAI1_Config>
 80045da:	4603      	mov	r3, r0
 80045dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045de:	7cfb      	ldrb	r3, [r7, #19]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80045e4:	7cfb      	ldrb	r3, [r7, #19]
 80045e6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00b      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045f4:	4b20      	ldr	r3, [pc, #128]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045fa:	f023 0204 	bic.w	r2, r3, #4
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004604:	491c      	ldr	r1, [pc, #112]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004606:	4313      	orrs	r3, r2
 8004608:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00b      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004618:	4b17      	ldr	r3, [pc, #92]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800461a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800461e:	f023 0218 	bic.w	r2, r3, #24
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004628:	4913      	ldr	r1, [pc, #76]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800462a:	4313      	orrs	r3, r2
 800462c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d017      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800463c:	4b0e      	ldr	r3, [pc, #56]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800463e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004642:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800464c:	490a      	ldr	r1, [pc, #40]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800465a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800465e:	d105      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004660:	4b05      	ldr	r3, [pc, #20]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4a04      	ldr	r2, [pc, #16]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800466a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800466c:	7cbb      	ldrb	r3, [r7, #18]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	40021000 	.word	0x40021000

0800467c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004686:	2300      	movs	r3, #0
 8004688:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800468a:	4b72      	ldr	r3, [pc, #456]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00e      	beq.n	80046b4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004696:	4b6f      	ldr	r3, [pc, #444]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	f003 0203 	and.w	r2, r3, #3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d103      	bne.n	80046ae <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
       ||
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d142      	bne.n	8004734 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	73fb      	strb	r3, [r7, #15]
 80046b2:	e03f      	b.n	8004734 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2b03      	cmp	r3, #3
 80046ba:	d018      	beq.n	80046ee <RCCEx_PLLSAI1_Config+0x72>
 80046bc:	2b03      	cmp	r3, #3
 80046be:	d825      	bhi.n	800470c <RCCEx_PLLSAI1_Config+0x90>
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d002      	beq.n	80046ca <RCCEx_PLLSAI1_Config+0x4e>
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d009      	beq.n	80046dc <RCCEx_PLLSAI1_Config+0x60>
 80046c8:	e020      	b.n	800470c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046ca:	4b62      	ldr	r3, [pc, #392]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d11d      	bne.n	8004712 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046da:	e01a      	b.n	8004712 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046dc:	4b5d      	ldr	r3, [pc, #372]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d116      	bne.n	8004716 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046ec:	e013      	b.n	8004716 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046ee:	4b59      	ldr	r3, [pc, #356]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10f      	bne.n	800471a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046fa:	4b56      	ldr	r3, [pc, #344]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d109      	bne.n	800471a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800470a:	e006      	b.n	800471a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	73fb      	strb	r3, [r7, #15]
      break;
 8004710:	e004      	b.n	800471c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004712:	bf00      	nop
 8004714:	e002      	b.n	800471c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004716:	bf00      	nop
 8004718:	e000      	b.n	800471c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800471a:	bf00      	nop
    }

    if(status == HAL_OK)
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d108      	bne.n	8004734 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004722:	4b4c      	ldr	r3, [pc, #304]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	f023 0203 	bic.w	r2, r3, #3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4949      	ldr	r1, [pc, #292]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004730:	4313      	orrs	r3, r2
 8004732:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004734:	7bfb      	ldrb	r3, [r7, #15]
 8004736:	2b00      	cmp	r3, #0
 8004738:	f040 8086 	bne.w	8004848 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800473c:	4b45      	ldr	r3, [pc, #276]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a44      	ldr	r2, [pc, #272]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004742:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004746:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004748:	f7fd faa0 	bl	8001c8c <HAL_GetTick>
 800474c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800474e:	e009      	b.n	8004764 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004750:	f7fd fa9c 	bl	8001c8c <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	d902      	bls.n	8004764 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	73fb      	strb	r3, [r7, #15]
        break;
 8004762:	e005      	b.n	8004770 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004764:	4b3b      	ldr	r3, [pc, #236]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1ef      	bne.n	8004750 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004770:	7bfb      	ldrb	r3, [r7, #15]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d168      	bne.n	8004848 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d113      	bne.n	80047a4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800477c:	4b35      	ldr	r3, [pc, #212]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800477e:	691a      	ldr	r2, [r3, #16]
 8004780:	4b35      	ldr	r3, [pc, #212]	@ (8004858 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004782:	4013      	ands	r3, r2
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	6892      	ldr	r2, [r2, #8]
 8004788:	0211      	lsls	r1, r2, #8
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	68d2      	ldr	r2, [r2, #12]
 800478e:	06d2      	lsls	r2, r2, #27
 8004790:	4311      	orrs	r1, r2
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	6852      	ldr	r2, [r2, #4]
 8004796:	3a01      	subs	r2, #1
 8004798:	0112      	lsls	r2, r2, #4
 800479a:	430a      	orrs	r2, r1
 800479c:	492d      	ldr	r1, [pc, #180]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	610b      	str	r3, [r1, #16]
 80047a2:	e02d      	b.n	8004800 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d115      	bne.n	80047d6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047ac:	691a      	ldr	r2, [r3, #16]
 80047ae:	4b2b      	ldr	r3, [pc, #172]	@ (800485c <RCCEx_PLLSAI1_Config+0x1e0>)
 80047b0:	4013      	ands	r3, r2
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	6892      	ldr	r2, [r2, #8]
 80047b6:	0211      	lsls	r1, r2, #8
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	6912      	ldr	r2, [r2, #16]
 80047bc:	0852      	lsrs	r2, r2, #1
 80047be:	3a01      	subs	r2, #1
 80047c0:	0552      	lsls	r2, r2, #21
 80047c2:	4311      	orrs	r1, r2
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6852      	ldr	r2, [r2, #4]
 80047c8:	3a01      	subs	r2, #1
 80047ca:	0112      	lsls	r2, r2, #4
 80047cc:	430a      	orrs	r2, r1
 80047ce:	4921      	ldr	r1, [pc, #132]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	610b      	str	r3, [r1, #16]
 80047d4:	e014      	b.n	8004800 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047d8:	691a      	ldr	r2, [r3, #16]
 80047da:	4b21      	ldr	r3, [pc, #132]	@ (8004860 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047dc:	4013      	ands	r3, r2
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6892      	ldr	r2, [r2, #8]
 80047e2:	0211      	lsls	r1, r2, #8
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6952      	ldr	r2, [r2, #20]
 80047e8:	0852      	lsrs	r2, r2, #1
 80047ea:	3a01      	subs	r2, #1
 80047ec:	0652      	lsls	r2, r2, #25
 80047ee:	4311      	orrs	r1, r2
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6852      	ldr	r2, [r2, #4]
 80047f4:	3a01      	subs	r2, #1
 80047f6:	0112      	lsls	r2, r2, #4
 80047f8:	430a      	orrs	r2, r1
 80047fa:	4916      	ldr	r1, [pc, #88]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004800:	4b14      	ldr	r3, [pc, #80]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a13      	ldr	r2, [pc, #76]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004806:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800480a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480c:	f7fd fa3e 	bl	8001c8c <HAL_GetTick>
 8004810:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004812:	e009      	b.n	8004828 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004814:	f7fd fa3a 	bl	8001c8c <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d902      	bls.n	8004828 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	73fb      	strb	r3, [r7, #15]
          break;
 8004826:	e005      	b.n	8004834 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004828:	4b0a      	ldr	r3, [pc, #40]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0ef      	beq.n	8004814 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004834:	7bfb      	ldrb	r3, [r7, #15]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d106      	bne.n	8004848 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800483a:	4b06      	ldr	r3, [pc, #24]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	4904      	ldr	r1, [pc, #16]	@ (8004854 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004844:	4313      	orrs	r3, r2
 8004846:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004848:	7bfb      	ldrb	r3, [r7, #15]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40021000 	.word	0x40021000
 8004858:	07ff800f 	.word	0x07ff800f
 800485c:	ff9f800f 	.word	0xff9f800f
 8004860:	f9ff800f 	.word	0xf9ff800f

08004864 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004872:	4b72      	ldr	r3, [pc, #456]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	f003 0303 	and.w	r3, r3, #3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00e      	beq.n	800489c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800487e:	4b6f      	ldr	r3, [pc, #444]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	f003 0203 	and.w	r2, r3, #3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d103      	bne.n	8004896 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
       ||
 8004892:	2b00      	cmp	r3, #0
 8004894:	d142      	bne.n	800491c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	73fb      	strb	r3, [r7, #15]
 800489a:	e03f      	b.n	800491c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d018      	beq.n	80048d6 <RCCEx_PLLSAI2_Config+0x72>
 80048a4:	2b03      	cmp	r3, #3
 80048a6:	d825      	bhi.n	80048f4 <RCCEx_PLLSAI2_Config+0x90>
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d002      	beq.n	80048b2 <RCCEx_PLLSAI2_Config+0x4e>
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d009      	beq.n	80048c4 <RCCEx_PLLSAI2_Config+0x60>
 80048b0:	e020      	b.n	80048f4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048b2:	4b62      	ldr	r3, [pc, #392]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d11d      	bne.n	80048fa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048c2:	e01a      	b.n	80048fa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048c4:	4b5d      	ldr	r3, [pc, #372]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d116      	bne.n	80048fe <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048d4:	e013      	b.n	80048fe <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048d6:	4b59      	ldr	r3, [pc, #356]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10f      	bne.n	8004902 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048e2:	4b56      	ldr	r3, [pc, #344]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d109      	bne.n	8004902 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048f2:	e006      	b.n	8004902 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	73fb      	strb	r3, [r7, #15]
      break;
 80048f8:	e004      	b.n	8004904 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048fa:	bf00      	nop
 80048fc:	e002      	b.n	8004904 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048fe:	bf00      	nop
 8004900:	e000      	b.n	8004904 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004902:	bf00      	nop
    }

    if(status == HAL_OK)
 8004904:	7bfb      	ldrb	r3, [r7, #15]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d108      	bne.n	800491c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800490a:	4b4c      	ldr	r3, [pc, #304]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	f023 0203 	bic.w	r2, r3, #3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4949      	ldr	r1, [pc, #292]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004918:	4313      	orrs	r3, r2
 800491a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800491c:	7bfb      	ldrb	r3, [r7, #15]
 800491e:	2b00      	cmp	r3, #0
 8004920:	f040 8086 	bne.w	8004a30 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004924:	4b45      	ldr	r3, [pc, #276]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a44      	ldr	r2, [pc, #272]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 800492a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800492e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004930:	f7fd f9ac 	bl	8001c8c <HAL_GetTick>
 8004934:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004936:	e009      	b.n	800494c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004938:	f7fd f9a8 	bl	8001c8c <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d902      	bls.n	800494c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	73fb      	strb	r3, [r7, #15]
        break;
 800494a:	e005      	b.n	8004958 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800494c:	4b3b      	ldr	r3, [pc, #236]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1ef      	bne.n	8004938 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d168      	bne.n	8004a30 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d113      	bne.n	800498c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004964:	4b35      	ldr	r3, [pc, #212]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004966:	695a      	ldr	r2, [r3, #20]
 8004968:	4b35      	ldr	r3, [pc, #212]	@ (8004a40 <RCCEx_PLLSAI2_Config+0x1dc>)
 800496a:	4013      	ands	r3, r2
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6892      	ldr	r2, [r2, #8]
 8004970:	0211      	lsls	r1, r2, #8
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	68d2      	ldr	r2, [r2, #12]
 8004976:	06d2      	lsls	r2, r2, #27
 8004978:	4311      	orrs	r1, r2
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	6852      	ldr	r2, [r2, #4]
 800497e:	3a01      	subs	r2, #1
 8004980:	0112      	lsls	r2, r2, #4
 8004982:	430a      	orrs	r2, r1
 8004984:	492d      	ldr	r1, [pc, #180]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004986:	4313      	orrs	r3, r2
 8004988:	614b      	str	r3, [r1, #20]
 800498a:	e02d      	b.n	80049e8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d115      	bne.n	80049be <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004992:	4b2a      	ldr	r3, [pc, #168]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004994:	695a      	ldr	r2, [r3, #20]
 8004996:	4b2b      	ldr	r3, [pc, #172]	@ (8004a44 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004998:	4013      	ands	r3, r2
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6892      	ldr	r2, [r2, #8]
 800499e:	0211      	lsls	r1, r2, #8
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	6912      	ldr	r2, [r2, #16]
 80049a4:	0852      	lsrs	r2, r2, #1
 80049a6:	3a01      	subs	r2, #1
 80049a8:	0552      	lsls	r2, r2, #21
 80049aa:	4311      	orrs	r1, r2
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6852      	ldr	r2, [r2, #4]
 80049b0:	3a01      	subs	r2, #1
 80049b2:	0112      	lsls	r2, r2, #4
 80049b4:	430a      	orrs	r2, r1
 80049b6:	4921      	ldr	r1, [pc, #132]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	614b      	str	r3, [r1, #20]
 80049bc:	e014      	b.n	80049e8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80049be:	4b1f      	ldr	r3, [pc, #124]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80049c0:	695a      	ldr	r2, [r3, #20]
 80049c2:	4b21      	ldr	r3, [pc, #132]	@ (8004a48 <RCCEx_PLLSAI2_Config+0x1e4>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	6892      	ldr	r2, [r2, #8]
 80049ca:	0211      	lsls	r1, r2, #8
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6952      	ldr	r2, [r2, #20]
 80049d0:	0852      	lsrs	r2, r2, #1
 80049d2:	3a01      	subs	r2, #1
 80049d4:	0652      	lsls	r2, r2, #25
 80049d6:	4311      	orrs	r1, r2
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6852      	ldr	r2, [r2, #4]
 80049dc:	3a01      	subs	r2, #1
 80049de:	0112      	lsls	r2, r2, #4
 80049e0:	430a      	orrs	r2, r1
 80049e2:	4916      	ldr	r1, [pc, #88]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80049e8:	4b14      	ldr	r3, [pc, #80]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a13      	ldr	r2, [pc, #76]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f4:	f7fd f94a 	bl	8001c8c <HAL_GetTick>
 80049f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049fa:	e009      	b.n	8004a10 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80049fc:	f7fd f946 	bl	8001c8c <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d902      	bls.n	8004a10 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	73fb      	strb	r3, [r7, #15]
          break;
 8004a0e:	e005      	b.n	8004a1c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004a10:	4b0a      	ldr	r3, [pc, #40]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d0ef      	beq.n	80049fc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d106      	bne.n	8004a30 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004a22:	4b06      	ldr	r3, [pc, #24]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a24:	695a      	ldr	r2, [r3, #20]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	4904      	ldr	r1, [pc, #16]	@ (8004a3c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	07ff800f 	.word	0x07ff800f
 8004a44:	ff9f800f 	.word	0xff9f800f
 8004a48:	f9ff800f 	.word	0xf9ff800f

08004a4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e049      	b.n	8004af2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d106      	bne.n	8004a78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7fc fed2 	bl	800181c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3304      	adds	r3, #4
 8004a88:	4619      	mov	r1, r3
 8004a8a:	4610      	mov	r0, r2
 8004a8c:	f000 fac8 	bl	8005020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d001      	beq.n	8004b14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e047      	b.n	8004ba4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a23      	ldr	r2, [pc, #140]	@ (8004bb0 <HAL_TIM_Base_Start+0xb4>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d01d      	beq.n	8004b62 <HAL_TIM_Base_Start+0x66>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b2e:	d018      	beq.n	8004b62 <HAL_TIM_Base_Start+0x66>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a1f      	ldr	r2, [pc, #124]	@ (8004bb4 <HAL_TIM_Base_Start+0xb8>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d013      	beq.n	8004b62 <HAL_TIM_Base_Start+0x66>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a1e      	ldr	r2, [pc, #120]	@ (8004bb8 <HAL_TIM_Base_Start+0xbc>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d00e      	beq.n	8004b62 <HAL_TIM_Base_Start+0x66>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a1c      	ldr	r2, [pc, #112]	@ (8004bbc <HAL_TIM_Base_Start+0xc0>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d009      	beq.n	8004b62 <HAL_TIM_Base_Start+0x66>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc0 <HAL_TIM_Base_Start+0xc4>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d004      	beq.n	8004b62 <HAL_TIM_Base_Start+0x66>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a19      	ldr	r2, [pc, #100]	@ (8004bc4 <HAL_TIM_Base_Start+0xc8>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d115      	bne.n	8004b8e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689a      	ldr	r2, [r3, #8]
 8004b68:	4b17      	ldr	r3, [pc, #92]	@ (8004bc8 <HAL_TIM_Base_Start+0xcc>)
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b06      	cmp	r3, #6
 8004b72:	d015      	beq.n	8004ba0 <HAL_TIM_Base_Start+0xa4>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b7a:	d011      	beq.n	8004ba0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0201 	orr.w	r2, r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b8c:	e008      	b.n	8004ba0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f042 0201 	orr.w	r2, r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	e000      	b.n	8004ba2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	40012c00 	.word	0x40012c00
 8004bb4:	40000400 	.word	0x40000400
 8004bb8:	40000800 	.word	0x40000800
 8004bbc:	40000c00 	.word	0x40000c00
 8004bc0:	40013400 	.word	0x40013400
 8004bc4:	40014000 	.word	0x40014000
 8004bc8:	00010007 	.word	0x00010007

08004bcc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6a1a      	ldr	r2, [r3, #32]
 8004bda:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004bde:	4013      	ands	r3, r2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10f      	bne.n	8004c04 <HAL_TIM_Base_Stop+0x38>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6a1a      	ldr	r2, [r3, #32]
 8004bea:	f240 4344 	movw	r3, #1092	@ 0x444
 8004bee:	4013      	ands	r3, r2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d107      	bne.n	8004c04 <HAL_TIM_Base_Stop+0x38>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f022 0201 	bic.w	r2, r2, #1
 8004c02:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b084      	sub	sp, #16
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d020      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d01b      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f06f 0202 	mvn.w	r2, #2
 8004c4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	f003 0303 	and.w	r3, r3, #3
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d003      	beq.n	8004c6c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f9bc 	bl	8004fe2 <HAL_TIM_IC_CaptureCallback>
 8004c6a:	e005      	b.n	8004c78 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 f9ae 	bl	8004fce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f9bf 	bl	8004ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d020      	beq.n	8004cca <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f003 0304 	and.w	r3, r3, #4
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d01b      	beq.n	8004cca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f06f 0204 	mvn.w	r2, #4
 8004c9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f996 	bl	8004fe2 <HAL_TIM_IC_CaptureCallback>
 8004cb6:	e005      	b.n	8004cc4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f988 	bl	8004fce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f999 	bl	8004ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	f003 0308 	and.w	r3, r3, #8
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d020      	beq.n	8004d16 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d01b      	beq.n	8004d16 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f06f 0208 	mvn.w	r2, #8
 8004ce6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2204      	movs	r2, #4
 8004cec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	69db      	ldr	r3, [r3, #28]
 8004cf4:	f003 0303 	and.w	r3, r3, #3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 f970 	bl	8004fe2 <HAL_TIM_IC_CaptureCallback>
 8004d02:	e005      	b.n	8004d10 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f962 	bl	8004fce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f973 	bl	8004ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d020      	beq.n	8004d62 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f003 0310 	and.w	r3, r3, #16
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d01b      	beq.n	8004d62 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f06f 0210 	mvn.w	r2, #16
 8004d32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2208      	movs	r2, #8
 8004d38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69db      	ldr	r3, [r3, #28]
 8004d40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 f94a 	bl	8004fe2 <HAL_TIM_IC_CaptureCallback>
 8004d4e:	e005      	b.n	8004d5c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f93c 	bl	8004fce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 f94d 	bl	8004ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00c      	beq.n	8004d86 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d007      	beq.n	8004d86 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f06f 0201 	mvn.w	r2, #1
 8004d7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f91a 	bl	8004fba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d104      	bne.n	8004d9a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00c      	beq.n	8004db4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d007      	beq.n	8004db4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 fb08 	bl	80053c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00c      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d007      	beq.n	8004dd8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fb00 	bl	80053d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00c      	beq.n	8004dfc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d007      	beq.n	8004dfc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 f907 	bl	800500a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f003 0320 	and.w	r3, r3, #32
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00c      	beq.n	8004e20 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f003 0320 	and.w	r3, r3, #32
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d007      	beq.n	8004e20 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f06f 0220 	mvn.w	r2, #32
 8004e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 fac8 	bl	80053b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e20:	bf00      	nop
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e32:	2300      	movs	r3, #0
 8004e34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_TIM_ConfigClockSource+0x1c>
 8004e40:	2302      	movs	r3, #2
 8004e42:	e0b6      	b.n	8004fb2 <HAL_TIM_ConfigClockSource+0x18a>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e62:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e80:	d03e      	beq.n	8004f00 <HAL_TIM_ConfigClockSource+0xd8>
 8004e82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e86:	f200 8087 	bhi.w	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004e8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e8e:	f000 8086 	beq.w	8004f9e <HAL_TIM_ConfigClockSource+0x176>
 8004e92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e96:	d87f      	bhi.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004e98:	2b70      	cmp	r3, #112	@ 0x70
 8004e9a:	d01a      	beq.n	8004ed2 <HAL_TIM_ConfigClockSource+0xaa>
 8004e9c:	2b70      	cmp	r3, #112	@ 0x70
 8004e9e:	d87b      	bhi.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004ea0:	2b60      	cmp	r3, #96	@ 0x60
 8004ea2:	d050      	beq.n	8004f46 <HAL_TIM_ConfigClockSource+0x11e>
 8004ea4:	2b60      	cmp	r3, #96	@ 0x60
 8004ea6:	d877      	bhi.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004ea8:	2b50      	cmp	r3, #80	@ 0x50
 8004eaa:	d03c      	beq.n	8004f26 <HAL_TIM_ConfigClockSource+0xfe>
 8004eac:	2b50      	cmp	r3, #80	@ 0x50
 8004eae:	d873      	bhi.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004eb0:	2b40      	cmp	r3, #64	@ 0x40
 8004eb2:	d058      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0x13e>
 8004eb4:	2b40      	cmp	r3, #64	@ 0x40
 8004eb6:	d86f      	bhi.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004eb8:	2b30      	cmp	r3, #48	@ 0x30
 8004eba:	d064      	beq.n	8004f86 <HAL_TIM_ConfigClockSource+0x15e>
 8004ebc:	2b30      	cmp	r3, #48	@ 0x30
 8004ebe:	d86b      	bhi.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004ec0:	2b20      	cmp	r3, #32
 8004ec2:	d060      	beq.n	8004f86 <HAL_TIM_ConfigClockSource+0x15e>
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d867      	bhi.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d05c      	beq.n	8004f86 <HAL_TIM_ConfigClockSource+0x15e>
 8004ecc:	2b10      	cmp	r3, #16
 8004ece:	d05a      	beq.n	8004f86 <HAL_TIM_ConfigClockSource+0x15e>
 8004ed0:	e062      	b.n	8004f98 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ee2:	f000 f9bd 	bl	8005260 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ef4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	609a      	str	r2, [r3, #8]
      break;
 8004efe:	e04f      	b.n	8004fa0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f10:	f000 f9a6 	bl	8005260 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689a      	ldr	r2, [r3, #8]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f22:	609a      	str	r2, [r3, #8]
      break;
 8004f24:	e03c      	b.n	8004fa0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f32:	461a      	mov	r2, r3
 8004f34:	f000 f91a 	bl	800516c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2150      	movs	r1, #80	@ 0x50
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f000 f973 	bl	800522a <TIM_ITRx_SetConfig>
      break;
 8004f44:	e02c      	b.n	8004fa0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f52:	461a      	mov	r2, r3
 8004f54:	f000 f939 	bl	80051ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2160      	movs	r1, #96	@ 0x60
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f000 f963 	bl	800522a <TIM_ITRx_SetConfig>
      break;
 8004f64:	e01c      	b.n	8004fa0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f72:	461a      	mov	r2, r3
 8004f74:	f000 f8fa 	bl	800516c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2140      	movs	r1, #64	@ 0x40
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 f953 	bl	800522a <TIM_ITRx_SetConfig>
      break;
 8004f84:	e00c      	b.n	8004fa0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4619      	mov	r1, r3
 8004f90:	4610      	mov	r0, r2
 8004f92:	f000 f94a 	bl	800522a <TIM_ITRx_SetConfig>
      break;
 8004f96:	e003      	b.n	8004fa0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f9c:	e000      	b.n	8004fa0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004f9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr

0800500a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
	...

08005020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005020:	b480      	push	{r7}
 8005022:	b085      	sub	sp, #20
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a46      	ldr	r2, [pc, #280]	@ (800514c <TIM_Base_SetConfig+0x12c>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d013      	beq.n	8005060 <TIM_Base_SetConfig+0x40>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800503e:	d00f      	beq.n	8005060 <TIM_Base_SetConfig+0x40>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a43      	ldr	r2, [pc, #268]	@ (8005150 <TIM_Base_SetConfig+0x130>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d00b      	beq.n	8005060 <TIM_Base_SetConfig+0x40>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a42      	ldr	r2, [pc, #264]	@ (8005154 <TIM_Base_SetConfig+0x134>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d007      	beq.n	8005060 <TIM_Base_SetConfig+0x40>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a41      	ldr	r2, [pc, #260]	@ (8005158 <TIM_Base_SetConfig+0x138>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d003      	beq.n	8005060 <TIM_Base_SetConfig+0x40>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a40      	ldr	r2, [pc, #256]	@ (800515c <TIM_Base_SetConfig+0x13c>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d108      	bne.n	8005072 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	4313      	orrs	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a35      	ldr	r2, [pc, #212]	@ (800514c <TIM_Base_SetConfig+0x12c>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d01f      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005080:	d01b      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a32      	ldr	r2, [pc, #200]	@ (8005150 <TIM_Base_SetConfig+0x130>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d017      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a31      	ldr	r2, [pc, #196]	@ (8005154 <TIM_Base_SetConfig+0x134>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d013      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a30      	ldr	r2, [pc, #192]	@ (8005158 <TIM_Base_SetConfig+0x138>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d00f      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a2f      	ldr	r2, [pc, #188]	@ (800515c <TIM_Base_SetConfig+0x13c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00b      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a2e      	ldr	r2, [pc, #184]	@ (8005160 <TIM_Base_SetConfig+0x140>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d007      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a2d      	ldr	r2, [pc, #180]	@ (8005164 <TIM_Base_SetConfig+0x144>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d003      	beq.n	80050ba <TIM_Base_SetConfig+0x9a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005168 <TIM_Base_SetConfig+0x148>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d108      	bne.n	80050cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a16      	ldr	r2, [pc, #88]	@ (800514c <TIM_Base_SetConfig+0x12c>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d00f      	beq.n	8005118 <TIM_Base_SetConfig+0xf8>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a18      	ldr	r2, [pc, #96]	@ (800515c <TIM_Base_SetConfig+0x13c>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d00b      	beq.n	8005118 <TIM_Base_SetConfig+0xf8>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a17      	ldr	r2, [pc, #92]	@ (8005160 <TIM_Base_SetConfig+0x140>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d007      	beq.n	8005118 <TIM_Base_SetConfig+0xf8>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a16      	ldr	r2, [pc, #88]	@ (8005164 <TIM_Base_SetConfig+0x144>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d003      	beq.n	8005118 <TIM_Base_SetConfig+0xf8>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a15      	ldr	r2, [pc, #84]	@ (8005168 <TIM_Base_SetConfig+0x148>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d103      	bne.n	8005120 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b01      	cmp	r3, #1
 8005130:	d105      	bne.n	800513e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	f023 0201 	bic.w	r2, r3, #1
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	611a      	str	r2, [r3, #16]
  }
}
 800513e:	bf00      	nop
 8005140:	3714      	adds	r7, #20
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	40012c00 	.word	0x40012c00
 8005150:	40000400 	.word	0x40000400
 8005154:	40000800 	.word	0x40000800
 8005158:	40000c00 	.word	0x40000c00
 800515c:	40013400 	.word	0x40013400
 8005160:	40014000 	.word	0x40014000
 8005164:	40014400 	.word	0x40014400
 8005168:	40014800 	.word	0x40014800

0800516c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	f023 0201 	bic.w	r2, r3, #1
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005196:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	011b      	lsls	r3, r3, #4
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	4313      	orrs	r3, r2
 80051a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f023 030a 	bic.w	r3, r3, #10
 80051a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051aa:	697a      	ldr	r2, [r7, #20]
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	693a      	ldr	r2, [r7, #16]
 80051b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	621a      	str	r2, [r3, #32]
}
 80051be:	bf00      	nop
 80051c0:	371c      	adds	r7, #28
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr

080051ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051ca:	b480      	push	{r7}
 80051cc:	b087      	sub	sp, #28
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6a1b      	ldr	r3, [r3, #32]
 80051da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6a1b      	ldr	r3, [r3, #32]
 80051e0:	f023 0210 	bic.w	r2, r3, #16
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	031b      	lsls	r3, r3, #12
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005206:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	011b      	lsls	r3, r3, #4
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	621a      	str	r2, [r3, #32]
}
 800521e:	bf00      	nop
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800522a:	b480      	push	{r7}
 800522c:	b085      	sub	sp, #20
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
 8005232:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005240:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	4313      	orrs	r3, r2
 8005248:	f043 0307 	orr.w	r3, r3, #7
 800524c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	609a      	str	r2, [r3, #8]
}
 8005254:	bf00      	nop
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005260:	b480      	push	{r7}
 8005262:	b087      	sub	sp, #28
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]
 800526c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800527a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	021a      	lsls	r2, r3, #8
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	431a      	orrs	r2, r3
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	4313      	orrs	r3, r2
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	609a      	str	r2, [r3, #8]
}
 8005294:	bf00      	nop
 8005296:	371c      	adds	r7, #28
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052b4:	2302      	movs	r3, #2
 80052b6:	e068      	b.n	800538a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d004      	beq.n	80052ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a2d      	ldr	r2, [pc, #180]	@ (800539c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d108      	bne.n	80052fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80052f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005304:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	4313      	orrs	r3, r2
 800530e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a1e      	ldr	r2, [pc, #120]	@ (8005398 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d01d      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800532a:	d018      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a1b      	ldr	r2, [pc, #108]	@ (80053a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d013      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a1a      	ldr	r2, [pc, #104]	@ (80053a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00e      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a18      	ldr	r2, [pc, #96]	@ (80053a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d009      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a13      	ldr	r2, [pc, #76]	@ (800539c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d004      	beq.n	800535e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a14      	ldr	r2, [pc, #80]	@ (80053ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d10c      	bne.n	8005378 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005364:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	4313      	orrs	r3, r2
 800536e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	40012c00 	.word	0x40012c00
 800539c:	40013400 	.word	0x40013400
 80053a0:	40000400 	.word	0x40000400
 80053a4:	40000800 	.word	0x40000800
 80053a8:	40000c00 	.word	0x40000c00
 80053ac:	40014000 	.word	0x40014000

080053b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b082      	sub	sp, #8
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e042      	b.n	8005484 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005404:	2b00      	cmp	r3, #0
 8005406:	d106      	bne.n	8005416 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f7fc fa27 	bl	8001864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2224      	movs	r2, #36	@ 0x24
 800541a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f022 0201 	bic.w	r2, r2, #1
 800542c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005432:	2b00      	cmp	r3, #0
 8005434:	d002      	beq.n	800543c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fbb2 	bl	8005ba0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f8b3 	bl	80055a8 <UART_SetConfig>
 8005442:	4603      	mov	r3, r0
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e01b      	b.n	8005484 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800545a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689a      	ldr	r2, [r3, #8]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800546a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0201 	orr.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 fc31 	bl	8005ce4 <UART_CheckIdleState>
 8005482:	4603      	mov	r3, r0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3708      	adds	r7, #8
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b08a      	sub	sp, #40	@ 0x28
 8005490:	af02      	add	r7, sp, #8
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	603b      	str	r3, [r7, #0]
 8005498:	4613      	mov	r3, r2
 800549a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a2:	2b20      	cmp	r3, #32
 80054a4:	d17b      	bne.n	800559e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d002      	beq.n	80054b2 <HAL_UART_Transmit+0x26>
 80054ac:	88fb      	ldrh	r3, [r7, #6]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e074      	b.n	80055a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2221      	movs	r2, #33	@ 0x21
 80054c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054c6:	f7fc fbe1 	bl	8001c8c <HAL_GetTick>
 80054ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	88fa      	ldrh	r2, [r7, #6]
 80054d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	88fa      	ldrh	r2, [r7, #6]
 80054d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054e4:	d108      	bne.n	80054f8 <HAL_UART_Transmit+0x6c>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d104      	bne.n	80054f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80054ee:	2300      	movs	r3, #0
 80054f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	61bb      	str	r3, [r7, #24]
 80054f6:	e003      	b.n	8005500 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054fc:	2300      	movs	r3, #0
 80054fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005500:	e030      	b.n	8005564 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	2200      	movs	r2, #0
 800550a:	2180      	movs	r1, #128	@ 0x80
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f000 fc93 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d005      	beq.n	8005524 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2220      	movs	r2, #32
 800551c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e03d      	b.n	80055a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10b      	bne.n	8005542 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	881a      	ldrh	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005536:	b292      	uxth	r2, r2
 8005538:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	3302      	adds	r3, #2
 800553e:	61bb      	str	r3, [r7, #24]
 8005540:	e007      	b.n	8005552 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	781a      	ldrb	r2, [r3, #0]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	3301      	adds	r3, #1
 8005550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005558:	b29b      	uxth	r3, r3
 800555a:	3b01      	subs	r3, #1
 800555c:	b29a      	uxth	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800556a:	b29b      	uxth	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1c8      	bne.n	8005502 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	2200      	movs	r2, #0
 8005578:	2140      	movs	r1, #64	@ 0x40
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f000 fc5c 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d005      	beq.n	8005592 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2220      	movs	r2, #32
 800558a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e006      	b.n	80055a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2220      	movs	r2, #32
 8005596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800559a:	2300      	movs	r3, #0
 800559c:	e000      	b.n	80055a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800559e:	2302      	movs	r3, #2
  }
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3720      	adds	r7, #32
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055ac:	b08c      	sub	sp, #48	@ 0x30
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	691b      	ldr	r3, [r3, #16]
 80055c0:	431a      	orrs	r2, r3
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	431a      	orrs	r2, r3
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	69db      	ldr	r3, [r3, #28]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	4baa      	ldr	r3, [pc, #680]	@ (8005880 <UART_SetConfig+0x2d8>)
 80055d8:	4013      	ands	r3, r2
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	6812      	ldr	r2, [r2, #0]
 80055de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055e0:	430b      	orrs	r3, r1
 80055e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a9f      	ldr	r2, [pc, #636]	@ (8005884 <UART_SetConfig+0x2dc>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d004      	beq.n	8005614 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	6a1b      	ldr	r3, [r3, #32]
 800560e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005610:	4313      	orrs	r3, r2
 8005612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800561e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	6812      	ldr	r2, [r2, #0]
 8005626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005628:	430b      	orrs	r3, r1
 800562a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005632:	f023 010f 	bic.w	r1, r3, #15
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a90      	ldr	r2, [pc, #576]	@ (8005888 <UART_SetConfig+0x2e0>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d125      	bne.n	8005698 <UART_SetConfig+0xf0>
 800564c:	4b8f      	ldr	r3, [pc, #572]	@ (800588c <UART_SetConfig+0x2e4>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005652:	f003 0303 	and.w	r3, r3, #3
 8005656:	2b03      	cmp	r3, #3
 8005658:	d81a      	bhi.n	8005690 <UART_SetConfig+0xe8>
 800565a:	a201      	add	r2, pc, #4	@ (adr r2, 8005660 <UART_SetConfig+0xb8>)
 800565c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005660:	08005671 	.word	0x08005671
 8005664:	08005681 	.word	0x08005681
 8005668:	08005679 	.word	0x08005679
 800566c:	08005689 	.word	0x08005689
 8005670:	2301      	movs	r3, #1
 8005672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005676:	e116      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005678:	2302      	movs	r3, #2
 800567a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800567e:	e112      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005680:	2304      	movs	r3, #4
 8005682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005686:	e10e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005688:	2308      	movs	r3, #8
 800568a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800568e:	e10a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005690:	2310      	movs	r3, #16
 8005692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005696:	e106      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a7c      	ldr	r2, [pc, #496]	@ (8005890 <UART_SetConfig+0x2e8>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d138      	bne.n	8005714 <UART_SetConfig+0x16c>
 80056a2:	4b7a      	ldr	r3, [pc, #488]	@ (800588c <UART_SetConfig+0x2e4>)
 80056a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a8:	f003 030c 	and.w	r3, r3, #12
 80056ac:	2b0c      	cmp	r3, #12
 80056ae:	d82d      	bhi.n	800570c <UART_SetConfig+0x164>
 80056b0:	a201      	add	r2, pc, #4	@ (adr r2, 80056b8 <UART_SetConfig+0x110>)
 80056b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b6:	bf00      	nop
 80056b8:	080056ed 	.word	0x080056ed
 80056bc:	0800570d 	.word	0x0800570d
 80056c0:	0800570d 	.word	0x0800570d
 80056c4:	0800570d 	.word	0x0800570d
 80056c8:	080056fd 	.word	0x080056fd
 80056cc:	0800570d 	.word	0x0800570d
 80056d0:	0800570d 	.word	0x0800570d
 80056d4:	0800570d 	.word	0x0800570d
 80056d8:	080056f5 	.word	0x080056f5
 80056dc:	0800570d 	.word	0x0800570d
 80056e0:	0800570d 	.word	0x0800570d
 80056e4:	0800570d 	.word	0x0800570d
 80056e8:	08005705 	.word	0x08005705
 80056ec:	2300      	movs	r3, #0
 80056ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056f2:	e0d8      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80056f4:	2302      	movs	r3, #2
 80056f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056fa:	e0d4      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80056fc:	2304      	movs	r3, #4
 80056fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005702:	e0d0      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005704:	2308      	movs	r3, #8
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800570a:	e0cc      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800570c:	2310      	movs	r3, #16
 800570e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005712:	e0c8      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a5e      	ldr	r2, [pc, #376]	@ (8005894 <UART_SetConfig+0x2ec>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d125      	bne.n	800576a <UART_SetConfig+0x1c2>
 800571e:	4b5b      	ldr	r3, [pc, #364]	@ (800588c <UART_SetConfig+0x2e4>)
 8005720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005724:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005728:	2b30      	cmp	r3, #48	@ 0x30
 800572a:	d016      	beq.n	800575a <UART_SetConfig+0x1b2>
 800572c:	2b30      	cmp	r3, #48	@ 0x30
 800572e:	d818      	bhi.n	8005762 <UART_SetConfig+0x1ba>
 8005730:	2b20      	cmp	r3, #32
 8005732:	d00a      	beq.n	800574a <UART_SetConfig+0x1a2>
 8005734:	2b20      	cmp	r3, #32
 8005736:	d814      	bhi.n	8005762 <UART_SetConfig+0x1ba>
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <UART_SetConfig+0x19a>
 800573c:	2b10      	cmp	r3, #16
 800573e:	d008      	beq.n	8005752 <UART_SetConfig+0x1aa>
 8005740:	e00f      	b.n	8005762 <UART_SetConfig+0x1ba>
 8005742:	2300      	movs	r3, #0
 8005744:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005748:	e0ad      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800574a:	2302      	movs	r3, #2
 800574c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005750:	e0a9      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005752:	2304      	movs	r3, #4
 8005754:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005758:	e0a5      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800575a:	2308      	movs	r3, #8
 800575c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005760:	e0a1      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005762:	2310      	movs	r3, #16
 8005764:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005768:	e09d      	b.n	80058a6 <UART_SetConfig+0x2fe>
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a4a      	ldr	r2, [pc, #296]	@ (8005898 <UART_SetConfig+0x2f0>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d125      	bne.n	80057c0 <UART_SetConfig+0x218>
 8005774:	4b45      	ldr	r3, [pc, #276]	@ (800588c <UART_SetConfig+0x2e4>)
 8005776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800577a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800577e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005780:	d016      	beq.n	80057b0 <UART_SetConfig+0x208>
 8005782:	2bc0      	cmp	r3, #192	@ 0xc0
 8005784:	d818      	bhi.n	80057b8 <UART_SetConfig+0x210>
 8005786:	2b80      	cmp	r3, #128	@ 0x80
 8005788:	d00a      	beq.n	80057a0 <UART_SetConfig+0x1f8>
 800578a:	2b80      	cmp	r3, #128	@ 0x80
 800578c:	d814      	bhi.n	80057b8 <UART_SetConfig+0x210>
 800578e:	2b00      	cmp	r3, #0
 8005790:	d002      	beq.n	8005798 <UART_SetConfig+0x1f0>
 8005792:	2b40      	cmp	r3, #64	@ 0x40
 8005794:	d008      	beq.n	80057a8 <UART_SetConfig+0x200>
 8005796:	e00f      	b.n	80057b8 <UART_SetConfig+0x210>
 8005798:	2300      	movs	r3, #0
 800579a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800579e:	e082      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057a0:	2302      	movs	r3, #2
 80057a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057a6:	e07e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057a8:	2304      	movs	r3, #4
 80057aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ae:	e07a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057b0:	2308      	movs	r3, #8
 80057b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057b6:	e076      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057b8:	2310      	movs	r3, #16
 80057ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057be:	e072      	b.n	80058a6 <UART_SetConfig+0x2fe>
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a35      	ldr	r2, [pc, #212]	@ (800589c <UART_SetConfig+0x2f4>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d12a      	bne.n	8005820 <UART_SetConfig+0x278>
 80057ca:	4b30      	ldr	r3, [pc, #192]	@ (800588c <UART_SetConfig+0x2e4>)
 80057cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057d8:	d01a      	beq.n	8005810 <UART_SetConfig+0x268>
 80057da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057de:	d81b      	bhi.n	8005818 <UART_SetConfig+0x270>
 80057e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057e4:	d00c      	beq.n	8005800 <UART_SetConfig+0x258>
 80057e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057ea:	d815      	bhi.n	8005818 <UART_SetConfig+0x270>
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <UART_SetConfig+0x250>
 80057f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057f4:	d008      	beq.n	8005808 <UART_SetConfig+0x260>
 80057f6:	e00f      	b.n	8005818 <UART_SetConfig+0x270>
 80057f8:	2300      	movs	r3, #0
 80057fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057fe:	e052      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005800:	2302      	movs	r3, #2
 8005802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005806:	e04e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005808:	2304      	movs	r3, #4
 800580a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800580e:	e04a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005810:	2308      	movs	r3, #8
 8005812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005816:	e046      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005818:	2310      	movs	r3, #16
 800581a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800581e:	e042      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a17      	ldr	r2, [pc, #92]	@ (8005884 <UART_SetConfig+0x2dc>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d13a      	bne.n	80058a0 <UART_SetConfig+0x2f8>
 800582a:	4b18      	ldr	r3, [pc, #96]	@ (800588c <UART_SetConfig+0x2e4>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005830:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005834:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005838:	d01a      	beq.n	8005870 <UART_SetConfig+0x2c8>
 800583a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800583e:	d81b      	bhi.n	8005878 <UART_SetConfig+0x2d0>
 8005840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005844:	d00c      	beq.n	8005860 <UART_SetConfig+0x2b8>
 8005846:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800584a:	d815      	bhi.n	8005878 <UART_SetConfig+0x2d0>
 800584c:	2b00      	cmp	r3, #0
 800584e:	d003      	beq.n	8005858 <UART_SetConfig+0x2b0>
 8005850:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005854:	d008      	beq.n	8005868 <UART_SetConfig+0x2c0>
 8005856:	e00f      	b.n	8005878 <UART_SetConfig+0x2d0>
 8005858:	2300      	movs	r3, #0
 800585a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800585e:	e022      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005860:	2302      	movs	r3, #2
 8005862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005866:	e01e      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005868:	2304      	movs	r3, #4
 800586a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800586e:	e01a      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005870:	2308      	movs	r3, #8
 8005872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005876:	e016      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005878:	2310      	movs	r3, #16
 800587a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800587e:	e012      	b.n	80058a6 <UART_SetConfig+0x2fe>
 8005880:	cfff69f3 	.word	0xcfff69f3
 8005884:	40008000 	.word	0x40008000
 8005888:	40013800 	.word	0x40013800
 800588c:	40021000 	.word	0x40021000
 8005890:	40004400 	.word	0x40004400
 8005894:	40004800 	.word	0x40004800
 8005898:	40004c00 	.word	0x40004c00
 800589c:	40005000 	.word	0x40005000
 80058a0:	2310      	movs	r3, #16
 80058a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4aae      	ldr	r2, [pc, #696]	@ (8005b64 <UART_SetConfig+0x5bc>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	f040 8097 	bne.w	80059e0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d823      	bhi.n	8005902 <UART_SetConfig+0x35a>
 80058ba:	a201      	add	r2, pc, #4	@ (adr r2, 80058c0 <UART_SetConfig+0x318>)
 80058bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c0:	080058e5 	.word	0x080058e5
 80058c4:	08005903 	.word	0x08005903
 80058c8:	080058ed 	.word	0x080058ed
 80058cc:	08005903 	.word	0x08005903
 80058d0:	080058f3 	.word	0x080058f3
 80058d4:	08005903 	.word	0x08005903
 80058d8:	08005903 	.word	0x08005903
 80058dc:	08005903 	.word	0x08005903
 80058e0:	080058fb 	.word	0x080058fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058e4:	f7fe faae 	bl	8003e44 <HAL_RCC_GetPCLK1Freq>
 80058e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058ea:	e010      	b.n	800590e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058ec:	4b9e      	ldr	r3, [pc, #632]	@ (8005b68 <UART_SetConfig+0x5c0>)
 80058ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80058f0:	e00d      	b.n	800590e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058f2:	f7fe fa0f 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 80058f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058f8:	e009      	b.n	800590e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005900:	e005      	b.n	800590e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005902:	2300      	movs	r3, #0
 8005904:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800590c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 8130 	beq.w	8005b76 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591a:	4a94      	ldr	r2, [pc, #592]	@ (8005b6c <UART_SetConfig+0x5c4>)
 800591c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005920:	461a      	mov	r2, r3
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	fbb3 f3f2 	udiv	r3, r3, r2
 8005928:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	4613      	mov	r3, r2
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	4413      	add	r3, r2
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	429a      	cmp	r2, r3
 8005938:	d305      	bcc.n	8005946 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	429a      	cmp	r2, r3
 8005944:	d903      	bls.n	800594e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800594c:	e113      	b.n	8005b76 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	2200      	movs	r2, #0
 8005952:	60bb      	str	r3, [r7, #8]
 8005954:	60fa      	str	r2, [r7, #12]
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800595a:	4a84      	ldr	r2, [pc, #528]	@ (8005b6c <UART_SetConfig+0x5c4>)
 800595c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005960:	b29b      	uxth	r3, r3
 8005962:	2200      	movs	r2, #0
 8005964:	603b      	str	r3, [r7, #0]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	e9d7 2300 	ldrd	r2, r3, [r7]
 800596c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005970:	f7fa ffd4 	bl	800091c <__aeabi_uldivmod>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	4610      	mov	r0, r2
 800597a:	4619      	mov	r1, r3
 800597c:	f04f 0200 	mov.w	r2, #0
 8005980:	f04f 0300 	mov.w	r3, #0
 8005984:	020b      	lsls	r3, r1, #8
 8005986:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800598a:	0202      	lsls	r2, r0, #8
 800598c:	6979      	ldr	r1, [r7, #20]
 800598e:	6849      	ldr	r1, [r1, #4]
 8005990:	0849      	lsrs	r1, r1, #1
 8005992:	2000      	movs	r0, #0
 8005994:	460c      	mov	r4, r1
 8005996:	4605      	mov	r5, r0
 8005998:	eb12 0804 	adds.w	r8, r2, r4
 800599c:	eb43 0905 	adc.w	r9, r3, r5
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	469a      	mov	sl, r3
 80059a8:	4693      	mov	fp, r2
 80059aa:	4652      	mov	r2, sl
 80059ac:	465b      	mov	r3, fp
 80059ae:	4640      	mov	r0, r8
 80059b0:	4649      	mov	r1, r9
 80059b2:	f7fa ffb3 	bl	800091c <__aeabi_uldivmod>
 80059b6:	4602      	mov	r2, r0
 80059b8:	460b      	mov	r3, r1
 80059ba:	4613      	mov	r3, r2
 80059bc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059be:	6a3b      	ldr	r3, [r7, #32]
 80059c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059c4:	d308      	bcc.n	80059d8 <UART_SetConfig+0x430>
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059cc:	d204      	bcs.n	80059d8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6a3a      	ldr	r2, [r7, #32]
 80059d4:	60da      	str	r2, [r3, #12]
 80059d6:	e0ce      	b.n	8005b76 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059de:	e0ca      	b.n	8005b76 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	69db      	ldr	r3, [r3, #28]
 80059e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059e8:	d166      	bne.n	8005ab8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80059ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80059ee:	2b08      	cmp	r3, #8
 80059f0:	d827      	bhi.n	8005a42 <UART_SetConfig+0x49a>
 80059f2:	a201      	add	r2, pc, #4	@ (adr r2, 80059f8 <UART_SetConfig+0x450>)
 80059f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f8:	08005a1d 	.word	0x08005a1d
 80059fc:	08005a25 	.word	0x08005a25
 8005a00:	08005a2d 	.word	0x08005a2d
 8005a04:	08005a43 	.word	0x08005a43
 8005a08:	08005a33 	.word	0x08005a33
 8005a0c:	08005a43 	.word	0x08005a43
 8005a10:	08005a43 	.word	0x08005a43
 8005a14:	08005a43 	.word	0x08005a43
 8005a18:	08005a3b 	.word	0x08005a3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a1c:	f7fe fa12 	bl	8003e44 <HAL_RCC_GetPCLK1Freq>
 8005a20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a22:	e014      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a24:	f7fe fa24 	bl	8003e70 <HAL_RCC_GetPCLK2Freq>
 8005a28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a2a:	e010      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a2c:	4b4e      	ldr	r3, [pc, #312]	@ (8005b68 <UART_SetConfig+0x5c0>)
 8005a2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a30:	e00d      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a32:	f7fe f96f 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8005a36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a38:	e009      	b.n	8005a4e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a40:	e005      	b.n	8005a4e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8090 	beq.w	8005b76 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5a:	4a44      	ldr	r2, [pc, #272]	@ (8005b6c <UART_SetConfig+0x5c4>)
 8005a5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a60:	461a      	mov	r2, r3
 8005a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a64:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a68:	005a      	lsls	r2, r3, #1
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	085b      	lsrs	r3, r3, #1
 8005a70:	441a      	add	r2, r3
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	2b0f      	cmp	r3, #15
 8005a80:	d916      	bls.n	8005ab0 <UART_SetConfig+0x508>
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a88:	d212      	bcs.n	8005ab0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	b29b      	uxth	r3, r3
 8005a8e:	f023 030f 	bic.w	r3, r3, #15
 8005a92:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a94:	6a3b      	ldr	r3, [r7, #32]
 8005a96:	085b      	lsrs	r3, r3, #1
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	8bfb      	ldrh	r3, [r7, #30]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	8bfa      	ldrh	r2, [r7, #30]
 8005aac:	60da      	str	r2, [r3, #12]
 8005aae:	e062      	b.n	8005b76 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ab6:	e05e      	b.n	8005b76 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ab8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005abc:	2b08      	cmp	r3, #8
 8005abe:	d828      	bhi.n	8005b12 <UART_SetConfig+0x56a>
 8005ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac8 <UART_SetConfig+0x520>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005aed 	.word	0x08005aed
 8005acc:	08005af5 	.word	0x08005af5
 8005ad0:	08005afd 	.word	0x08005afd
 8005ad4:	08005b13 	.word	0x08005b13
 8005ad8:	08005b03 	.word	0x08005b03
 8005adc:	08005b13 	.word	0x08005b13
 8005ae0:	08005b13 	.word	0x08005b13
 8005ae4:	08005b13 	.word	0x08005b13
 8005ae8:	08005b0b 	.word	0x08005b0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005aec:	f7fe f9aa 	bl	8003e44 <HAL_RCC_GetPCLK1Freq>
 8005af0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005af2:	e014      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005af4:	f7fe f9bc 	bl	8003e70 <HAL_RCC_GetPCLK2Freq>
 8005af8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005afa:	e010      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005afc:	4b1a      	ldr	r3, [pc, #104]	@ (8005b68 <UART_SetConfig+0x5c0>)
 8005afe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b00:	e00d      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b02:	f7fe f907 	bl	8003d14 <HAL_RCC_GetSysClockFreq>
 8005b06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b08:	e009      	b.n	8005b1e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b10:	e005      	b.n	8005b1e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005b12:	2300      	movs	r3, #0
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005b1c:	bf00      	nop
    }

    if (pclk != 0U)
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d028      	beq.n	8005b76 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	4a10      	ldr	r2, [pc, #64]	@ (8005b6c <UART_SetConfig+0x5c4>)
 8005b2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b2e:	461a      	mov	r2, r3
 8005b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b32:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	085b      	lsrs	r3, r3, #1
 8005b3c:	441a      	add	r2, r3
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b46:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b48:	6a3b      	ldr	r3, [r7, #32]
 8005b4a:	2b0f      	cmp	r3, #15
 8005b4c:	d910      	bls.n	8005b70 <UART_SetConfig+0x5c8>
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b54:	d20c      	bcs.n	8005b70 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	60da      	str	r2, [r3, #12]
 8005b60:	e009      	b.n	8005b76 <UART_SetConfig+0x5ce>
 8005b62:	bf00      	nop
 8005b64:	40008000 	.word	0x40008000
 8005b68:	00f42400 	.word	0x00f42400
 8005b6c:	08007854 	.word	0x08007854
      }
      else
      {
        ret = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005b92:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3730      	adds	r7, #48	@ 0x30
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005ba0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	f003 0308 	and.w	r3, r3, #8
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00a      	beq.n	8005bca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00a      	beq.n	8005c0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c34:	f003 0310 	and.w	r3, r3, #16
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00a      	beq.n	8005c52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00a      	beq.n	8005c74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d01a      	beq.n	8005cb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c9e:	d10a      	bne.n	8005cb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00a      	beq.n	8005cd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	605a      	str	r2, [r3, #4]
  }
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b098      	sub	sp, #96	@ 0x60
 8005ce8:	af02      	add	r7, sp, #8
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cf4:	f7fb ffca 	bl	8001c8c <HAL_GetTick>
 8005cf8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0308 	and.w	r3, r3, #8
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d12f      	bne.n	8005d68 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d10:	2200      	movs	r2, #0
 8005d12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f88e 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d022      	beq.n	8005d68 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2a:	e853 3f00 	ldrex	r3, [r3]
 8005d2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d36:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d42:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d48:	e841 2300 	strex	r3, r2, [r1]
 8005d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1e6      	bne.n	8005d22 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e063      	b.n	8005e30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	2b04      	cmp	r3, #4
 8005d74:	d149      	bne.n	8005e0a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d76:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 f857 	bl	8005e38 <UART_WaitOnFlagUntilTimeout>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d03c      	beq.n	8005e0a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d98:	e853 3f00 	ldrex	r3, [r3]
 8005d9c:	623b      	str	r3, [r7, #32]
   return(result);
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005da4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dae:	633b      	str	r3, [r7, #48]	@ 0x30
 8005db0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005db4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e6      	bne.n	8005d90 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3308      	adds	r3, #8
 8005dc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	e853 3f00 	ldrex	r3, [r3]
 8005dd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f023 0301 	bic.w	r3, r3, #1
 8005dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	3308      	adds	r3, #8
 8005de0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005de2:	61fa      	str	r2, [r7, #28]
 8005de4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	69b9      	ldr	r1, [r7, #24]
 8005de8:	69fa      	ldr	r2, [r7, #28]
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	617b      	str	r3, [r7, #20]
   return(result);
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e5      	bne.n	8005dc2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e012      	b.n	8005e30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3758      	adds	r7, #88	@ 0x58
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	603b      	str	r3, [r7, #0]
 8005e44:	4613      	mov	r3, r2
 8005e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e48:	e04f      	b.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e50:	d04b      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e52:	f7fb ff1b 	bl	8001c8c <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d302      	bcc.n	8005e68 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d101      	bne.n	8005e6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e04e      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0304 	and.w	r3, r3, #4
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d037      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	2b80      	cmp	r3, #128	@ 0x80
 8005e7e:	d034      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	2b40      	cmp	r3, #64	@ 0x40
 8005e84:	d031      	beq.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	f003 0308 	and.w	r3, r3, #8
 8005e90:	2b08      	cmp	r3, #8
 8005e92:	d110      	bne.n	8005eb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 f838 	bl	8005f12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2208      	movs	r2, #8
 8005ea6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e029      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	69db      	ldr	r3, [r3, #28]
 8005ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ec0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ec4:	d111      	bne.n	8005eea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ece:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f000 f81e 	bl	8005f12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2220      	movs	r2, #32
 8005eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e00f      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	69da      	ldr	r2, [r3, #28]
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	bf0c      	ite	eq
 8005efa:	2301      	moveq	r3, #1
 8005efc:	2300      	movne	r3, #0
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	461a      	mov	r2, r3
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d0a0      	beq.n	8005e4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f12:	b480      	push	{r7}
 8005f14:	b095      	sub	sp, #84	@ 0x54
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f22:	e853 3f00 	ldrex	r3, [r3]
 8005f26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	461a      	mov	r2, r3
 8005f36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f38:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f40:	e841 2300 	strex	r3, r2, [r1]
 8005f44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1e6      	bne.n	8005f1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	3308      	adds	r3, #8
 8005f52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	6a3b      	ldr	r3, [r7, #32]
 8005f56:	e853 3f00 	ldrex	r3, [r3]
 8005f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f62:	f023 0301 	bic.w	r3, r3, #1
 8005f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	3308      	adds	r3, #8
 8005f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f78:	e841 2300 	strex	r3, r2, [r1]
 8005f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1e3      	bne.n	8005f4c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d118      	bne.n	8005fbe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	e853 3f00 	ldrex	r3, [r3]
 8005f98:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	f023 0310 	bic.w	r3, r3, #16
 8005fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005faa:	61bb      	str	r3, [r7, #24]
 8005fac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fae:	6979      	ldr	r1, [r7, #20]
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	e841 2300 	strex	r3, r2, [r1]
 8005fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d1e6      	bne.n	8005f8c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005fd2:	bf00      	nop
 8005fd4:	3754      	adds	r7, #84	@ 0x54
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr

08005fde <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b085      	sub	sp, #20
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d101      	bne.n	8005ff4 <HAL_UARTEx_DisableFifoMode+0x16>
 8005ff0:	2302      	movs	r3, #2
 8005ff2:	e027      	b.n	8006044 <HAL_UARTEx_DisableFifoMode+0x66>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2224      	movs	r2, #36	@ 0x24
 8006000:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f022 0201 	bic.w	r2, r2, #1
 800601a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006022:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2220      	movs	r2, #32
 8006036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3714      	adds	r7, #20
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006064:	2302      	movs	r3, #2
 8006066:	e02d      	b.n	80060c4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2224      	movs	r2, #36	@ 0x24
 8006074:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 0201 	bic.w	r2, r2, #1
 800608e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	430a      	orrs	r2, r1
 80060a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 f84f 	bl	8006148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d101      	bne.n	80060e4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80060e0:	2302      	movs	r3, #2
 80060e2:	e02d      	b.n	8006140 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2224      	movs	r2, #36	@ 0x24
 80060f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f022 0201 	bic.w	r2, r2, #1
 800610a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	683a      	ldr	r2, [r7, #0]
 800611c:	430a      	orrs	r2, r1
 800611e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f811 	bl	8006148 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2220      	movs	r2, #32
 8006132:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3710      	adds	r7, #16
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006148:	b480      	push	{r7}
 800614a:	b085      	sub	sp, #20
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006154:	2b00      	cmp	r3, #0
 8006156:	d108      	bne.n	800616a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006168:	e031      	b.n	80061ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800616a:	2308      	movs	r3, #8
 800616c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800616e:	2308      	movs	r3, #8
 8006170:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	0e5b      	lsrs	r3, r3, #25
 800617a:	b2db      	uxtb	r3, r3
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	0f5b      	lsrs	r3, r3, #29
 800618a:	b2db      	uxtb	r3, r3
 800618c:	f003 0307 	and.w	r3, r3, #7
 8006190:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006192:	7bbb      	ldrb	r3, [r7, #14]
 8006194:	7b3a      	ldrb	r2, [r7, #12]
 8006196:	4911      	ldr	r1, [pc, #68]	@ (80061dc <UARTEx_SetNbDataToProcess+0x94>)
 8006198:	5c8a      	ldrb	r2, [r1, r2]
 800619a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800619e:	7b3a      	ldrb	r2, [r7, #12]
 80061a0:	490f      	ldr	r1, [pc, #60]	@ (80061e0 <UARTEx_SetNbDataToProcess+0x98>)
 80061a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80061a8:	b29a      	uxth	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061b0:	7bfb      	ldrb	r3, [r7, #15]
 80061b2:	7b7a      	ldrb	r2, [r7, #13]
 80061b4:	4909      	ldr	r1, [pc, #36]	@ (80061dc <UARTEx_SetNbDataToProcess+0x94>)
 80061b6:	5c8a      	ldrb	r2, [r1, r2]
 80061b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061bc:	7b7a      	ldrb	r2, [r7, #13]
 80061be:	4908      	ldr	r1, [pc, #32]	@ (80061e0 <UARTEx_SetNbDataToProcess+0x98>)
 80061c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80061ce:	bf00      	nop
 80061d0:	3714      	adds	r7, #20
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	0800786c 	.word	0x0800786c
 80061e0:	08007874 	.word	0x08007874

080061e4 <arm_sin_f32>:
 80061e4:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8006264 <arm_sin_f32+0x80>
 80061e8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80061ec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80061f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80061f8:	d504      	bpl.n	8006204 <arm_sin_f32+0x20>
 80061fa:	ee17 3a90 	vmov	r3, s15
 80061fe:	3b01      	subs	r3, #1
 8006200:	ee07 3a90 	vmov	s15, r3
 8006204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006208:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8006268 <arm_sin_f32+0x84>
 800620c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006210:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006214:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8006218:	ee17 3a90 	vmov	r3, s15
 800621c:	b29b      	uxth	r3, r3
 800621e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006222:	d21a      	bcs.n	800625a <arm_sin_f32+0x76>
 8006224:	ee07 3a90 	vmov	s15, r3
 8006228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622c:	1c59      	adds	r1, r3, #1
 800622e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006232:	4a0e      	ldr	r2, [pc, #56]	@ (800626c <arm_sin_f32+0x88>)
 8006234:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006238:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800623c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006240:	ed93 7a00 	vldr	s14, [r3]
 8006244:	edd2 6a00 	vldr	s13, [r2]
 8006248:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800624c:	ee20 0a26 	vmul.f32	s0, s0, s13
 8006250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006254:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006258:	4770      	bx	lr
 800625a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800625e:	2101      	movs	r1, #1
 8006260:	2300      	movs	r3, #0
 8006262:	e7e6      	b.n	8006232 <arm_sin_f32+0x4e>
 8006264:	3e22f983 	.word	0x3e22f983
 8006268:	44000000 	.word	0x44000000
 800626c:	0800787c 	.word	0x0800787c

08006270 <srand>:
 8006270:	b538      	push	{r3, r4, r5, lr}
 8006272:	4b10      	ldr	r3, [pc, #64]	@ (80062b4 <srand+0x44>)
 8006274:	681d      	ldr	r5, [r3, #0]
 8006276:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006278:	4604      	mov	r4, r0
 800627a:	b9b3      	cbnz	r3, 80062aa <srand+0x3a>
 800627c:	2018      	movs	r0, #24
 800627e:	f000 fab3 	bl	80067e8 <malloc>
 8006282:	4602      	mov	r2, r0
 8006284:	6328      	str	r0, [r5, #48]	@ 0x30
 8006286:	b920      	cbnz	r0, 8006292 <srand+0x22>
 8006288:	4b0b      	ldr	r3, [pc, #44]	@ (80062b8 <srand+0x48>)
 800628a:	480c      	ldr	r0, [pc, #48]	@ (80062bc <srand+0x4c>)
 800628c:	2146      	movs	r1, #70	@ 0x46
 800628e:	f000 fa43 	bl	8006718 <__assert_func>
 8006292:	490b      	ldr	r1, [pc, #44]	@ (80062c0 <srand+0x50>)
 8006294:	4b0b      	ldr	r3, [pc, #44]	@ (80062c4 <srand+0x54>)
 8006296:	e9c0 1300 	strd	r1, r3, [r0]
 800629a:	4b0b      	ldr	r3, [pc, #44]	@ (80062c8 <srand+0x58>)
 800629c:	6083      	str	r3, [r0, #8]
 800629e:	230b      	movs	r3, #11
 80062a0:	8183      	strh	r3, [r0, #12]
 80062a2:	2100      	movs	r1, #0
 80062a4:	2001      	movs	r0, #1
 80062a6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80062aa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80062ac:	2200      	movs	r2, #0
 80062ae:	611c      	str	r4, [r3, #16]
 80062b0:	615a      	str	r2, [r3, #20]
 80062b2:	bd38      	pop	{r3, r4, r5, pc}
 80062b4:	2000001c 	.word	0x2000001c
 80062b8:	08008080 	.word	0x08008080
 80062bc:	08008097 	.word	0x08008097
 80062c0:	abcd330e 	.word	0xabcd330e
 80062c4:	e66d1234 	.word	0xe66d1234
 80062c8:	0005deec 	.word	0x0005deec

080062cc <rand>:
 80062cc:	4b16      	ldr	r3, [pc, #88]	@ (8006328 <rand+0x5c>)
 80062ce:	b510      	push	{r4, lr}
 80062d0:	681c      	ldr	r4, [r3, #0]
 80062d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80062d4:	b9b3      	cbnz	r3, 8006304 <rand+0x38>
 80062d6:	2018      	movs	r0, #24
 80062d8:	f000 fa86 	bl	80067e8 <malloc>
 80062dc:	4602      	mov	r2, r0
 80062de:	6320      	str	r0, [r4, #48]	@ 0x30
 80062e0:	b920      	cbnz	r0, 80062ec <rand+0x20>
 80062e2:	4b12      	ldr	r3, [pc, #72]	@ (800632c <rand+0x60>)
 80062e4:	4812      	ldr	r0, [pc, #72]	@ (8006330 <rand+0x64>)
 80062e6:	2152      	movs	r1, #82	@ 0x52
 80062e8:	f000 fa16 	bl	8006718 <__assert_func>
 80062ec:	4911      	ldr	r1, [pc, #68]	@ (8006334 <rand+0x68>)
 80062ee:	4b12      	ldr	r3, [pc, #72]	@ (8006338 <rand+0x6c>)
 80062f0:	e9c0 1300 	strd	r1, r3, [r0]
 80062f4:	4b11      	ldr	r3, [pc, #68]	@ (800633c <rand+0x70>)
 80062f6:	6083      	str	r3, [r0, #8]
 80062f8:	230b      	movs	r3, #11
 80062fa:	8183      	strh	r3, [r0, #12]
 80062fc:	2100      	movs	r1, #0
 80062fe:	2001      	movs	r0, #1
 8006300:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006304:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006306:	480e      	ldr	r0, [pc, #56]	@ (8006340 <rand+0x74>)
 8006308:	690b      	ldr	r3, [r1, #16]
 800630a:	694c      	ldr	r4, [r1, #20]
 800630c:	4a0d      	ldr	r2, [pc, #52]	@ (8006344 <rand+0x78>)
 800630e:	4358      	muls	r0, r3
 8006310:	fb02 0004 	mla	r0, r2, r4, r0
 8006314:	fba3 3202 	umull	r3, r2, r3, r2
 8006318:	3301      	adds	r3, #1
 800631a:	eb40 0002 	adc.w	r0, r0, r2
 800631e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8006322:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006326:	bd10      	pop	{r4, pc}
 8006328:	2000001c 	.word	0x2000001c
 800632c:	08008080 	.word	0x08008080
 8006330:	08008097 	.word	0x08008097
 8006334:	abcd330e 	.word	0xabcd330e
 8006338:	e66d1234 	.word	0xe66d1234
 800633c:	0005deec 	.word	0x0005deec
 8006340:	5851f42d 	.word	0x5851f42d
 8006344:	4c957f2d 	.word	0x4c957f2d

08006348 <std>:
 8006348:	2300      	movs	r3, #0
 800634a:	b510      	push	{r4, lr}
 800634c:	4604      	mov	r4, r0
 800634e:	e9c0 3300 	strd	r3, r3, [r0]
 8006352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006356:	6083      	str	r3, [r0, #8]
 8006358:	8181      	strh	r1, [r0, #12]
 800635a:	6643      	str	r3, [r0, #100]	@ 0x64
 800635c:	81c2      	strh	r2, [r0, #14]
 800635e:	6183      	str	r3, [r0, #24]
 8006360:	4619      	mov	r1, r3
 8006362:	2208      	movs	r2, #8
 8006364:	305c      	adds	r0, #92	@ 0x5c
 8006366:	f000 f94c 	bl	8006602 <memset>
 800636a:	4b0d      	ldr	r3, [pc, #52]	@ (80063a0 <std+0x58>)
 800636c:	6263      	str	r3, [r4, #36]	@ 0x24
 800636e:	4b0d      	ldr	r3, [pc, #52]	@ (80063a4 <std+0x5c>)
 8006370:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006372:	4b0d      	ldr	r3, [pc, #52]	@ (80063a8 <std+0x60>)
 8006374:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006376:	4b0d      	ldr	r3, [pc, #52]	@ (80063ac <std+0x64>)
 8006378:	6323      	str	r3, [r4, #48]	@ 0x30
 800637a:	4b0d      	ldr	r3, [pc, #52]	@ (80063b0 <std+0x68>)
 800637c:	6224      	str	r4, [r4, #32]
 800637e:	429c      	cmp	r4, r3
 8006380:	d006      	beq.n	8006390 <std+0x48>
 8006382:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006386:	4294      	cmp	r4, r2
 8006388:	d002      	beq.n	8006390 <std+0x48>
 800638a:	33d0      	adds	r3, #208	@ 0xd0
 800638c:	429c      	cmp	r4, r3
 800638e:	d105      	bne.n	800639c <std+0x54>
 8006390:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006398:	f000 b9ac 	b.w	80066f4 <__retarget_lock_init_recursive>
 800639c:	bd10      	pop	{r4, pc}
 800639e:	bf00      	nop
 80063a0:	0800657d 	.word	0x0800657d
 80063a4:	0800659f 	.word	0x0800659f
 80063a8:	080065d7 	.word	0x080065d7
 80063ac:	080065fb 	.word	0x080065fb
 80063b0:	20000a84 	.word	0x20000a84

080063b4 <stdio_exit_handler>:
 80063b4:	4a02      	ldr	r2, [pc, #8]	@ (80063c0 <stdio_exit_handler+0xc>)
 80063b6:	4903      	ldr	r1, [pc, #12]	@ (80063c4 <stdio_exit_handler+0x10>)
 80063b8:	4803      	ldr	r0, [pc, #12]	@ (80063c8 <stdio_exit_handler+0x14>)
 80063ba:	f000 b869 	b.w	8006490 <_fwalk_sglue>
 80063be:	bf00      	nop
 80063c0:	20000010 	.word	0x20000010
 80063c4:	08007025 	.word	0x08007025
 80063c8:	20000020 	.word	0x20000020

080063cc <cleanup_stdio>:
 80063cc:	6841      	ldr	r1, [r0, #4]
 80063ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006400 <cleanup_stdio+0x34>)
 80063d0:	4299      	cmp	r1, r3
 80063d2:	b510      	push	{r4, lr}
 80063d4:	4604      	mov	r4, r0
 80063d6:	d001      	beq.n	80063dc <cleanup_stdio+0x10>
 80063d8:	f000 fe24 	bl	8007024 <_fflush_r>
 80063dc:	68a1      	ldr	r1, [r4, #8]
 80063de:	4b09      	ldr	r3, [pc, #36]	@ (8006404 <cleanup_stdio+0x38>)
 80063e0:	4299      	cmp	r1, r3
 80063e2:	d002      	beq.n	80063ea <cleanup_stdio+0x1e>
 80063e4:	4620      	mov	r0, r4
 80063e6:	f000 fe1d 	bl	8007024 <_fflush_r>
 80063ea:	68e1      	ldr	r1, [r4, #12]
 80063ec:	4b06      	ldr	r3, [pc, #24]	@ (8006408 <cleanup_stdio+0x3c>)
 80063ee:	4299      	cmp	r1, r3
 80063f0:	d004      	beq.n	80063fc <cleanup_stdio+0x30>
 80063f2:	4620      	mov	r0, r4
 80063f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063f8:	f000 be14 	b.w	8007024 <_fflush_r>
 80063fc:	bd10      	pop	{r4, pc}
 80063fe:	bf00      	nop
 8006400:	20000a84 	.word	0x20000a84
 8006404:	20000aec 	.word	0x20000aec
 8006408:	20000b54 	.word	0x20000b54

0800640c <global_stdio_init.part.0>:
 800640c:	b510      	push	{r4, lr}
 800640e:	4b0b      	ldr	r3, [pc, #44]	@ (800643c <global_stdio_init.part.0+0x30>)
 8006410:	4c0b      	ldr	r4, [pc, #44]	@ (8006440 <global_stdio_init.part.0+0x34>)
 8006412:	4a0c      	ldr	r2, [pc, #48]	@ (8006444 <global_stdio_init.part.0+0x38>)
 8006414:	601a      	str	r2, [r3, #0]
 8006416:	4620      	mov	r0, r4
 8006418:	2200      	movs	r2, #0
 800641a:	2104      	movs	r1, #4
 800641c:	f7ff ff94 	bl	8006348 <std>
 8006420:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006424:	2201      	movs	r2, #1
 8006426:	2109      	movs	r1, #9
 8006428:	f7ff ff8e 	bl	8006348 <std>
 800642c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006430:	2202      	movs	r2, #2
 8006432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006436:	2112      	movs	r1, #18
 8006438:	f7ff bf86 	b.w	8006348 <std>
 800643c:	20000bbc 	.word	0x20000bbc
 8006440:	20000a84 	.word	0x20000a84
 8006444:	080063b5 	.word	0x080063b5

08006448 <__sfp_lock_acquire>:
 8006448:	4801      	ldr	r0, [pc, #4]	@ (8006450 <__sfp_lock_acquire+0x8>)
 800644a:	f000 b954 	b.w	80066f6 <__retarget_lock_acquire_recursive>
 800644e:	bf00      	nop
 8006450:	20000bc5 	.word	0x20000bc5

08006454 <__sfp_lock_release>:
 8006454:	4801      	ldr	r0, [pc, #4]	@ (800645c <__sfp_lock_release+0x8>)
 8006456:	f000 b94f 	b.w	80066f8 <__retarget_lock_release_recursive>
 800645a:	bf00      	nop
 800645c:	20000bc5 	.word	0x20000bc5

08006460 <__sinit>:
 8006460:	b510      	push	{r4, lr}
 8006462:	4604      	mov	r4, r0
 8006464:	f7ff fff0 	bl	8006448 <__sfp_lock_acquire>
 8006468:	6a23      	ldr	r3, [r4, #32]
 800646a:	b11b      	cbz	r3, 8006474 <__sinit+0x14>
 800646c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006470:	f7ff bff0 	b.w	8006454 <__sfp_lock_release>
 8006474:	4b04      	ldr	r3, [pc, #16]	@ (8006488 <__sinit+0x28>)
 8006476:	6223      	str	r3, [r4, #32]
 8006478:	4b04      	ldr	r3, [pc, #16]	@ (800648c <__sinit+0x2c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1f5      	bne.n	800646c <__sinit+0xc>
 8006480:	f7ff ffc4 	bl	800640c <global_stdio_init.part.0>
 8006484:	e7f2      	b.n	800646c <__sinit+0xc>
 8006486:	bf00      	nop
 8006488:	080063cd 	.word	0x080063cd
 800648c:	20000bbc 	.word	0x20000bbc

08006490 <_fwalk_sglue>:
 8006490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006494:	4607      	mov	r7, r0
 8006496:	4688      	mov	r8, r1
 8006498:	4614      	mov	r4, r2
 800649a:	2600      	movs	r6, #0
 800649c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80064a0:	f1b9 0901 	subs.w	r9, r9, #1
 80064a4:	d505      	bpl.n	80064b2 <_fwalk_sglue+0x22>
 80064a6:	6824      	ldr	r4, [r4, #0]
 80064a8:	2c00      	cmp	r4, #0
 80064aa:	d1f7      	bne.n	800649c <_fwalk_sglue+0xc>
 80064ac:	4630      	mov	r0, r6
 80064ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064b2:	89ab      	ldrh	r3, [r5, #12]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d907      	bls.n	80064c8 <_fwalk_sglue+0x38>
 80064b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80064bc:	3301      	adds	r3, #1
 80064be:	d003      	beq.n	80064c8 <_fwalk_sglue+0x38>
 80064c0:	4629      	mov	r1, r5
 80064c2:	4638      	mov	r0, r7
 80064c4:	47c0      	blx	r8
 80064c6:	4306      	orrs	r6, r0
 80064c8:	3568      	adds	r5, #104	@ 0x68
 80064ca:	e7e9      	b.n	80064a0 <_fwalk_sglue+0x10>

080064cc <sniprintf>:
 80064cc:	b40c      	push	{r2, r3}
 80064ce:	b530      	push	{r4, r5, lr}
 80064d0:	4b18      	ldr	r3, [pc, #96]	@ (8006534 <sniprintf+0x68>)
 80064d2:	1e0c      	subs	r4, r1, #0
 80064d4:	681d      	ldr	r5, [r3, #0]
 80064d6:	b09d      	sub	sp, #116	@ 0x74
 80064d8:	da08      	bge.n	80064ec <sniprintf+0x20>
 80064da:	238b      	movs	r3, #139	@ 0x8b
 80064dc:	602b      	str	r3, [r5, #0]
 80064de:	f04f 30ff 	mov.w	r0, #4294967295
 80064e2:	b01d      	add	sp, #116	@ 0x74
 80064e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064e8:	b002      	add	sp, #8
 80064ea:	4770      	bx	lr
 80064ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80064f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80064f4:	f04f 0300 	mov.w	r3, #0
 80064f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80064fa:	bf14      	ite	ne
 80064fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006500:	4623      	moveq	r3, r4
 8006502:	9304      	str	r3, [sp, #16]
 8006504:	9307      	str	r3, [sp, #28]
 8006506:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800650a:	9002      	str	r0, [sp, #8]
 800650c:	9006      	str	r0, [sp, #24]
 800650e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006512:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006514:	ab21      	add	r3, sp, #132	@ 0x84
 8006516:	a902      	add	r1, sp, #8
 8006518:	4628      	mov	r0, r5
 800651a:	9301      	str	r3, [sp, #4]
 800651c:	f000 fa76 	bl	8006a0c <_svfiprintf_r>
 8006520:	1c43      	adds	r3, r0, #1
 8006522:	bfbc      	itt	lt
 8006524:	238b      	movlt	r3, #139	@ 0x8b
 8006526:	602b      	strlt	r3, [r5, #0]
 8006528:	2c00      	cmp	r4, #0
 800652a:	d0da      	beq.n	80064e2 <sniprintf+0x16>
 800652c:	9b02      	ldr	r3, [sp, #8]
 800652e:	2200      	movs	r2, #0
 8006530:	701a      	strb	r2, [r3, #0]
 8006532:	e7d6      	b.n	80064e2 <sniprintf+0x16>
 8006534:	2000001c 	.word	0x2000001c

08006538 <siprintf>:
 8006538:	b40e      	push	{r1, r2, r3}
 800653a:	b510      	push	{r4, lr}
 800653c:	b09d      	sub	sp, #116	@ 0x74
 800653e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006540:	9002      	str	r0, [sp, #8]
 8006542:	9006      	str	r0, [sp, #24]
 8006544:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006548:	480a      	ldr	r0, [pc, #40]	@ (8006574 <siprintf+0x3c>)
 800654a:	9107      	str	r1, [sp, #28]
 800654c:	9104      	str	r1, [sp, #16]
 800654e:	490a      	ldr	r1, [pc, #40]	@ (8006578 <siprintf+0x40>)
 8006550:	f853 2b04 	ldr.w	r2, [r3], #4
 8006554:	9105      	str	r1, [sp, #20]
 8006556:	2400      	movs	r4, #0
 8006558:	a902      	add	r1, sp, #8
 800655a:	6800      	ldr	r0, [r0, #0]
 800655c:	9301      	str	r3, [sp, #4]
 800655e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006560:	f000 fa54 	bl	8006a0c <_svfiprintf_r>
 8006564:	9b02      	ldr	r3, [sp, #8]
 8006566:	701c      	strb	r4, [r3, #0]
 8006568:	b01d      	add	sp, #116	@ 0x74
 800656a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800656e:	b003      	add	sp, #12
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	2000001c 	.word	0x2000001c
 8006578:	ffff0208 	.word	0xffff0208

0800657c <__sread>:
 800657c:	b510      	push	{r4, lr}
 800657e:	460c      	mov	r4, r1
 8006580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006584:	f000 f868 	bl	8006658 <_read_r>
 8006588:	2800      	cmp	r0, #0
 800658a:	bfab      	itete	ge
 800658c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800658e:	89a3      	ldrhlt	r3, [r4, #12]
 8006590:	181b      	addge	r3, r3, r0
 8006592:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006596:	bfac      	ite	ge
 8006598:	6563      	strge	r3, [r4, #84]	@ 0x54
 800659a:	81a3      	strhlt	r3, [r4, #12]
 800659c:	bd10      	pop	{r4, pc}

0800659e <__swrite>:
 800659e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065a2:	461f      	mov	r7, r3
 80065a4:	898b      	ldrh	r3, [r1, #12]
 80065a6:	05db      	lsls	r3, r3, #23
 80065a8:	4605      	mov	r5, r0
 80065aa:	460c      	mov	r4, r1
 80065ac:	4616      	mov	r6, r2
 80065ae:	d505      	bpl.n	80065bc <__swrite+0x1e>
 80065b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b4:	2302      	movs	r3, #2
 80065b6:	2200      	movs	r2, #0
 80065b8:	f000 f83c 	bl	8006634 <_lseek_r>
 80065bc:	89a3      	ldrh	r3, [r4, #12]
 80065be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065c6:	81a3      	strh	r3, [r4, #12]
 80065c8:	4632      	mov	r2, r6
 80065ca:	463b      	mov	r3, r7
 80065cc:	4628      	mov	r0, r5
 80065ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065d2:	f000 b853 	b.w	800667c <_write_r>

080065d6 <__sseek>:
 80065d6:	b510      	push	{r4, lr}
 80065d8:	460c      	mov	r4, r1
 80065da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065de:	f000 f829 	bl	8006634 <_lseek_r>
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	bf15      	itete	ne
 80065e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065f2:	81a3      	strheq	r3, [r4, #12]
 80065f4:	bf18      	it	ne
 80065f6:	81a3      	strhne	r3, [r4, #12]
 80065f8:	bd10      	pop	{r4, pc}

080065fa <__sclose>:
 80065fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065fe:	f000 b809 	b.w	8006614 <_close_r>

08006602 <memset>:
 8006602:	4402      	add	r2, r0
 8006604:	4603      	mov	r3, r0
 8006606:	4293      	cmp	r3, r2
 8006608:	d100      	bne.n	800660c <memset+0xa>
 800660a:	4770      	bx	lr
 800660c:	f803 1b01 	strb.w	r1, [r3], #1
 8006610:	e7f9      	b.n	8006606 <memset+0x4>
	...

08006614 <_close_r>:
 8006614:	b538      	push	{r3, r4, r5, lr}
 8006616:	4d06      	ldr	r5, [pc, #24]	@ (8006630 <_close_r+0x1c>)
 8006618:	2300      	movs	r3, #0
 800661a:	4604      	mov	r4, r0
 800661c:	4608      	mov	r0, r1
 800661e:	602b      	str	r3, [r5, #0]
 8006620:	f7fb fa26 	bl	8001a70 <_close>
 8006624:	1c43      	adds	r3, r0, #1
 8006626:	d102      	bne.n	800662e <_close_r+0x1a>
 8006628:	682b      	ldr	r3, [r5, #0]
 800662a:	b103      	cbz	r3, 800662e <_close_r+0x1a>
 800662c:	6023      	str	r3, [r4, #0]
 800662e:	bd38      	pop	{r3, r4, r5, pc}
 8006630:	20000bc0 	.word	0x20000bc0

08006634 <_lseek_r>:
 8006634:	b538      	push	{r3, r4, r5, lr}
 8006636:	4d07      	ldr	r5, [pc, #28]	@ (8006654 <_lseek_r+0x20>)
 8006638:	4604      	mov	r4, r0
 800663a:	4608      	mov	r0, r1
 800663c:	4611      	mov	r1, r2
 800663e:	2200      	movs	r2, #0
 8006640:	602a      	str	r2, [r5, #0]
 8006642:	461a      	mov	r2, r3
 8006644:	f7fb fa3b 	bl	8001abe <_lseek>
 8006648:	1c43      	adds	r3, r0, #1
 800664a:	d102      	bne.n	8006652 <_lseek_r+0x1e>
 800664c:	682b      	ldr	r3, [r5, #0]
 800664e:	b103      	cbz	r3, 8006652 <_lseek_r+0x1e>
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	bd38      	pop	{r3, r4, r5, pc}
 8006654:	20000bc0 	.word	0x20000bc0

08006658 <_read_r>:
 8006658:	b538      	push	{r3, r4, r5, lr}
 800665a:	4d07      	ldr	r5, [pc, #28]	@ (8006678 <_read_r+0x20>)
 800665c:	4604      	mov	r4, r0
 800665e:	4608      	mov	r0, r1
 8006660:	4611      	mov	r1, r2
 8006662:	2200      	movs	r2, #0
 8006664:	602a      	str	r2, [r5, #0]
 8006666:	461a      	mov	r2, r3
 8006668:	f7fb f9c9 	bl	80019fe <_read>
 800666c:	1c43      	adds	r3, r0, #1
 800666e:	d102      	bne.n	8006676 <_read_r+0x1e>
 8006670:	682b      	ldr	r3, [r5, #0]
 8006672:	b103      	cbz	r3, 8006676 <_read_r+0x1e>
 8006674:	6023      	str	r3, [r4, #0]
 8006676:	bd38      	pop	{r3, r4, r5, pc}
 8006678:	20000bc0 	.word	0x20000bc0

0800667c <_write_r>:
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	4d07      	ldr	r5, [pc, #28]	@ (800669c <_write_r+0x20>)
 8006680:	4604      	mov	r4, r0
 8006682:	4608      	mov	r0, r1
 8006684:	4611      	mov	r1, r2
 8006686:	2200      	movs	r2, #0
 8006688:	602a      	str	r2, [r5, #0]
 800668a:	461a      	mov	r2, r3
 800668c:	f7fb f9d4 	bl	8001a38 <_write>
 8006690:	1c43      	adds	r3, r0, #1
 8006692:	d102      	bne.n	800669a <_write_r+0x1e>
 8006694:	682b      	ldr	r3, [r5, #0]
 8006696:	b103      	cbz	r3, 800669a <_write_r+0x1e>
 8006698:	6023      	str	r3, [r4, #0]
 800669a:	bd38      	pop	{r3, r4, r5, pc}
 800669c:	20000bc0 	.word	0x20000bc0

080066a0 <__errno>:
 80066a0:	4b01      	ldr	r3, [pc, #4]	@ (80066a8 <__errno+0x8>)
 80066a2:	6818      	ldr	r0, [r3, #0]
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	2000001c 	.word	0x2000001c

080066ac <__libc_init_array>:
 80066ac:	b570      	push	{r4, r5, r6, lr}
 80066ae:	4d0d      	ldr	r5, [pc, #52]	@ (80066e4 <__libc_init_array+0x38>)
 80066b0:	4c0d      	ldr	r4, [pc, #52]	@ (80066e8 <__libc_init_array+0x3c>)
 80066b2:	1b64      	subs	r4, r4, r5
 80066b4:	10a4      	asrs	r4, r4, #2
 80066b6:	2600      	movs	r6, #0
 80066b8:	42a6      	cmp	r6, r4
 80066ba:	d109      	bne.n	80066d0 <__libc_init_array+0x24>
 80066bc:	4d0b      	ldr	r5, [pc, #44]	@ (80066ec <__libc_init_array+0x40>)
 80066be:	4c0c      	ldr	r4, [pc, #48]	@ (80066f0 <__libc_init_array+0x44>)
 80066c0:	f000 ffee 	bl	80076a0 <_init>
 80066c4:	1b64      	subs	r4, r4, r5
 80066c6:	10a4      	asrs	r4, r4, #2
 80066c8:	2600      	movs	r6, #0
 80066ca:	42a6      	cmp	r6, r4
 80066cc:	d105      	bne.n	80066da <__libc_init_array+0x2e>
 80066ce:	bd70      	pop	{r4, r5, r6, pc}
 80066d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80066d4:	4798      	blx	r3
 80066d6:	3601      	adds	r6, #1
 80066d8:	e7ee      	b.n	80066b8 <__libc_init_array+0xc>
 80066da:	f855 3b04 	ldr.w	r3, [r5], #4
 80066de:	4798      	blx	r3
 80066e0:	3601      	adds	r6, #1
 80066e2:	e7f2      	b.n	80066ca <__libc_init_array+0x1e>
 80066e4:	08008168 	.word	0x08008168
 80066e8:	08008168 	.word	0x08008168
 80066ec:	08008168 	.word	0x08008168
 80066f0:	0800816c 	.word	0x0800816c

080066f4 <__retarget_lock_init_recursive>:
 80066f4:	4770      	bx	lr

080066f6 <__retarget_lock_acquire_recursive>:
 80066f6:	4770      	bx	lr

080066f8 <__retarget_lock_release_recursive>:
 80066f8:	4770      	bx	lr

080066fa <memcpy>:
 80066fa:	440a      	add	r2, r1
 80066fc:	4291      	cmp	r1, r2
 80066fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8006702:	d100      	bne.n	8006706 <memcpy+0xc>
 8006704:	4770      	bx	lr
 8006706:	b510      	push	{r4, lr}
 8006708:	f811 4b01 	ldrb.w	r4, [r1], #1
 800670c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006710:	4291      	cmp	r1, r2
 8006712:	d1f9      	bne.n	8006708 <memcpy+0xe>
 8006714:	bd10      	pop	{r4, pc}
	...

08006718 <__assert_func>:
 8006718:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800671a:	4614      	mov	r4, r2
 800671c:	461a      	mov	r2, r3
 800671e:	4b09      	ldr	r3, [pc, #36]	@ (8006744 <__assert_func+0x2c>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4605      	mov	r5, r0
 8006724:	68d8      	ldr	r0, [r3, #12]
 8006726:	b14c      	cbz	r4, 800673c <__assert_func+0x24>
 8006728:	4b07      	ldr	r3, [pc, #28]	@ (8006748 <__assert_func+0x30>)
 800672a:	9100      	str	r1, [sp, #0]
 800672c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006730:	4906      	ldr	r1, [pc, #24]	@ (800674c <__assert_func+0x34>)
 8006732:	462b      	mov	r3, r5
 8006734:	f000 fc9e 	bl	8007074 <fiprintf>
 8006738:	f000 fcd8 	bl	80070ec <abort>
 800673c:	4b04      	ldr	r3, [pc, #16]	@ (8006750 <__assert_func+0x38>)
 800673e:	461c      	mov	r4, r3
 8006740:	e7f3      	b.n	800672a <__assert_func+0x12>
 8006742:	bf00      	nop
 8006744:	2000001c 	.word	0x2000001c
 8006748:	080080ef 	.word	0x080080ef
 800674c:	080080fc 	.word	0x080080fc
 8006750:	0800812a 	.word	0x0800812a

08006754 <_free_r>:
 8006754:	b538      	push	{r3, r4, r5, lr}
 8006756:	4605      	mov	r5, r0
 8006758:	2900      	cmp	r1, #0
 800675a:	d041      	beq.n	80067e0 <_free_r+0x8c>
 800675c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006760:	1f0c      	subs	r4, r1, #4
 8006762:	2b00      	cmp	r3, #0
 8006764:	bfb8      	it	lt
 8006766:	18e4      	addlt	r4, r4, r3
 8006768:	f000 f8e8 	bl	800693c <__malloc_lock>
 800676c:	4a1d      	ldr	r2, [pc, #116]	@ (80067e4 <_free_r+0x90>)
 800676e:	6813      	ldr	r3, [r2, #0]
 8006770:	b933      	cbnz	r3, 8006780 <_free_r+0x2c>
 8006772:	6063      	str	r3, [r4, #4]
 8006774:	6014      	str	r4, [r2, #0]
 8006776:	4628      	mov	r0, r5
 8006778:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800677c:	f000 b8e4 	b.w	8006948 <__malloc_unlock>
 8006780:	42a3      	cmp	r3, r4
 8006782:	d908      	bls.n	8006796 <_free_r+0x42>
 8006784:	6820      	ldr	r0, [r4, #0]
 8006786:	1821      	adds	r1, r4, r0
 8006788:	428b      	cmp	r3, r1
 800678a:	bf01      	itttt	eq
 800678c:	6819      	ldreq	r1, [r3, #0]
 800678e:	685b      	ldreq	r3, [r3, #4]
 8006790:	1809      	addeq	r1, r1, r0
 8006792:	6021      	streq	r1, [r4, #0]
 8006794:	e7ed      	b.n	8006772 <_free_r+0x1e>
 8006796:	461a      	mov	r2, r3
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	b10b      	cbz	r3, 80067a0 <_free_r+0x4c>
 800679c:	42a3      	cmp	r3, r4
 800679e:	d9fa      	bls.n	8006796 <_free_r+0x42>
 80067a0:	6811      	ldr	r1, [r2, #0]
 80067a2:	1850      	adds	r0, r2, r1
 80067a4:	42a0      	cmp	r0, r4
 80067a6:	d10b      	bne.n	80067c0 <_free_r+0x6c>
 80067a8:	6820      	ldr	r0, [r4, #0]
 80067aa:	4401      	add	r1, r0
 80067ac:	1850      	adds	r0, r2, r1
 80067ae:	4283      	cmp	r3, r0
 80067b0:	6011      	str	r1, [r2, #0]
 80067b2:	d1e0      	bne.n	8006776 <_free_r+0x22>
 80067b4:	6818      	ldr	r0, [r3, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	6053      	str	r3, [r2, #4]
 80067ba:	4408      	add	r0, r1
 80067bc:	6010      	str	r0, [r2, #0]
 80067be:	e7da      	b.n	8006776 <_free_r+0x22>
 80067c0:	d902      	bls.n	80067c8 <_free_r+0x74>
 80067c2:	230c      	movs	r3, #12
 80067c4:	602b      	str	r3, [r5, #0]
 80067c6:	e7d6      	b.n	8006776 <_free_r+0x22>
 80067c8:	6820      	ldr	r0, [r4, #0]
 80067ca:	1821      	adds	r1, r4, r0
 80067cc:	428b      	cmp	r3, r1
 80067ce:	bf04      	itt	eq
 80067d0:	6819      	ldreq	r1, [r3, #0]
 80067d2:	685b      	ldreq	r3, [r3, #4]
 80067d4:	6063      	str	r3, [r4, #4]
 80067d6:	bf04      	itt	eq
 80067d8:	1809      	addeq	r1, r1, r0
 80067da:	6021      	streq	r1, [r4, #0]
 80067dc:	6054      	str	r4, [r2, #4]
 80067de:	e7ca      	b.n	8006776 <_free_r+0x22>
 80067e0:	bd38      	pop	{r3, r4, r5, pc}
 80067e2:	bf00      	nop
 80067e4:	20000bcc 	.word	0x20000bcc

080067e8 <malloc>:
 80067e8:	4b02      	ldr	r3, [pc, #8]	@ (80067f4 <malloc+0xc>)
 80067ea:	4601      	mov	r1, r0
 80067ec:	6818      	ldr	r0, [r3, #0]
 80067ee:	f000 b825 	b.w	800683c <_malloc_r>
 80067f2:	bf00      	nop
 80067f4:	2000001c 	.word	0x2000001c

080067f8 <sbrk_aligned>:
 80067f8:	b570      	push	{r4, r5, r6, lr}
 80067fa:	4e0f      	ldr	r6, [pc, #60]	@ (8006838 <sbrk_aligned+0x40>)
 80067fc:	460c      	mov	r4, r1
 80067fe:	6831      	ldr	r1, [r6, #0]
 8006800:	4605      	mov	r5, r0
 8006802:	b911      	cbnz	r1, 800680a <sbrk_aligned+0x12>
 8006804:	f000 fc62 	bl	80070cc <_sbrk_r>
 8006808:	6030      	str	r0, [r6, #0]
 800680a:	4621      	mov	r1, r4
 800680c:	4628      	mov	r0, r5
 800680e:	f000 fc5d 	bl	80070cc <_sbrk_r>
 8006812:	1c43      	adds	r3, r0, #1
 8006814:	d103      	bne.n	800681e <sbrk_aligned+0x26>
 8006816:	f04f 34ff 	mov.w	r4, #4294967295
 800681a:	4620      	mov	r0, r4
 800681c:	bd70      	pop	{r4, r5, r6, pc}
 800681e:	1cc4      	adds	r4, r0, #3
 8006820:	f024 0403 	bic.w	r4, r4, #3
 8006824:	42a0      	cmp	r0, r4
 8006826:	d0f8      	beq.n	800681a <sbrk_aligned+0x22>
 8006828:	1a21      	subs	r1, r4, r0
 800682a:	4628      	mov	r0, r5
 800682c:	f000 fc4e 	bl	80070cc <_sbrk_r>
 8006830:	3001      	adds	r0, #1
 8006832:	d1f2      	bne.n	800681a <sbrk_aligned+0x22>
 8006834:	e7ef      	b.n	8006816 <sbrk_aligned+0x1e>
 8006836:	bf00      	nop
 8006838:	20000bc8 	.word	0x20000bc8

0800683c <_malloc_r>:
 800683c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006840:	1ccd      	adds	r5, r1, #3
 8006842:	f025 0503 	bic.w	r5, r5, #3
 8006846:	3508      	adds	r5, #8
 8006848:	2d0c      	cmp	r5, #12
 800684a:	bf38      	it	cc
 800684c:	250c      	movcc	r5, #12
 800684e:	2d00      	cmp	r5, #0
 8006850:	4606      	mov	r6, r0
 8006852:	db01      	blt.n	8006858 <_malloc_r+0x1c>
 8006854:	42a9      	cmp	r1, r5
 8006856:	d904      	bls.n	8006862 <_malloc_r+0x26>
 8006858:	230c      	movs	r3, #12
 800685a:	6033      	str	r3, [r6, #0]
 800685c:	2000      	movs	r0, #0
 800685e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006862:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006938 <_malloc_r+0xfc>
 8006866:	f000 f869 	bl	800693c <__malloc_lock>
 800686a:	f8d8 3000 	ldr.w	r3, [r8]
 800686e:	461c      	mov	r4, r3
 8006870:	bb44      	cbnz	r4, 80068c4 <_malloc_r+0x88>
 8006872:	4629      	mov	r1, r5
 8006874:	4630      	mov	r0, r6
 8006876:	f7ff ffbf 	bl	80067f8 <sbrk_aligned>
 800687a:	1c43      	adds	r3, r0, #1
 800687c:	4604      	mov	r4, r0
 800687e:	d158      	bne.n	8006932 <_malloc_r+0xf6>
 8006880:	f8d8 4000 	ldr.w	r4, [r8]
 8006884:	4627      	mov	r7, r4
 8006886:	2f00      	cmp	r7, #0
 8006888:	d143      	bne.n	8006912 <_malloc_r+0xd6>
 800688a:	2c00      	cmp	r4, #0
 800688c:	d04b      	beq.n	8006926 <_malloc_r+0xea>
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	4639      	mov	r1, r7
 8006892:	4630      	mov	r0, r6
 8006894:	eb04 0903 	add.w	r9, r4, r3
 8006898:	f000 fc18 	bl	80070cc <_sbrk_r>
 800689c:	4581      	cmp	r9, r0
 800689e:	d142      	bne.n	8006926 <_malloc_r+0xea>
 80068a0:	6821      	ldr	r1, [r4, #0]
 80068a2:	1a6d      	subs	r5, r5, r1
 80068a4:	4629      	mov	r1, r5
 80068a6:	4630      	mov	r0, r6
 80068a8:	f7ff ffa6 	bl	80067f8 <sbrk_aligned>
 80068ac:	3001      	adds	r0, #1
 80068ae:	d03a      	beq.n	8006926 <_malloc_r+0xea>
 80068b0:	6823      	ldr	r3, [r4, #0]
 80068b2:	442b      	add	r3, r5
 80068b4:	6023      	str	r3, [r4, #0]
 80068b6:	f8d8 3000 	ldr.w	r3, [r8]
 80068ba:	685a      	ldr	r2, [r3, #4]
 80068bc:	bb62      	cbnz	r2, 8006918 <_malloc_r+0xdc>
 80068be:	f8c8 7000 	str.w	r7, [r8]
 80068c2:	e00f      	b.n	80068e4 <_malloc_r+0xa8>
 80068c4:	6822      	ldr	r2, [r4, #0]
 80068c6:	1b52      	subs	r2, r2, r5
 80068c8:	d420      	bmi.n	800690c <_malloc_r+0xd0>
 80068ca:	2a0b      	cmp	r2, #11
 80068cc:	d917      	bls.n	80068fe <_malloc_r+0xc2>
 80068ce:	1961      	adds	r1, r4, r5
 80068d0:	42a3      	cmp	r3, r4
 80068d2:	6025      	str	r5, [r4, #0]
 80068d4:	bf18      	it	ne
 80068d6:	6059      	strne	r1, [r3, #4]
 80068d8:	6863      	ldr	r3, [r4, #4]
 80068da:	bf08      	it	eq
 80068dc:	f8c8 1000 	streq.w	r1, [r8]
 80068e0:	5162      	str	r2, [r4, r5]
 80068e2:	604b      	str	r3, [r1, #4]
 80068e4:	4630      	mov	r0, r6
 80068e6:	f000 f82f 	bl	8006948 <__malloc_unlock>
 80068ea:	f104 000b 	add.w	r0, r4, #11
 80068ee:	1d23      	adds	r3, r4, #4
 80068f0:	f020 0007 	bic.w	r0, r0, #7
 80068f4:	1ac2      	subs	r2, r0, r3
 80068f6:	bf1c      	itt	ne
 80068f8:	1a1b      	subne	r3, r3, r0
 80068fa:	50a3      	strne	r3, [r4, r2]
 80068fc:	e7af      	b.n	800685e <_malloc_r+0x22>
 80068fe:	6862      	ldr	r2, [r4, #4]
 8006900:	42a3      	cmp	r3, r4
 8006902:	bf0c      	ite	eq
 8006904:	f8c8 2000 	streq.w	r2, [r8]
 8006908:	605a      	strne	r2, [r3, #4]
 800690a:	e7eb      	b.n	80068e4 <_malloc_r+0xa8>
 800690c:	4623      	mov	r3, r4
 800690e:	6864      	ldr	r4, [r4, #4]
 8006910:	e7ae      	b.n	8006870 <_malloc_r+0x34>
 8006912:	463c      	mov	r4, r7
 8006914:	687f      	ldr	r7, [r7, #4]
 8006916:	e7b6      	b.n	8006886 <_malloc_r+0x4a>
 8006918:	461a      	mov	r2, r3
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	42a3      	cmp	r3, r4
 800691e:	d1fb      	bne.n	8006918 <_malloc_r+0xdc>
 8006920:	2300      	movs	r3, #0
 8006922:	6053      	str	r3, [r2, #4]
 8006924:	e7de      	b.n	80068e4 <_malloc_r+0xa8>
 8006926:	230c      	movs	r3, #12
 8006928:	6033      	str	r3, [r6, #0]
 800692a:	4630      	mov	r0, r6
 800692c:	f000 f80c 	bl	8006948 <__malloc_unlock>
 8006930:	e794      	b.n	800685c <_malloc_r+0x20>
 8006932:	6005      	str	r5, [r0, #0]
 8006934:	e7d6      	b.n	80068e4 <_malloc_r+0xa8>
 8006936:	bf00      	nop
 8006938:	20000bcc 	.word	0x20000bcc

0800693c <__malloc_lock>:
 800693c:	4801      	ldr	r0, [pc, #4]	@ (8006944 <__malloc_lock+0x8>)
 800693e:	f7ff beda 	b.w	80066f6 <__retarget_lock_acquire_recursive>
 8006942:	bf00      	nop
 8006944:	20000bc4 	.word	0x20000bc4

08006948 <__malloc_unlock>:
 8006948:	4801      	ldr	r0, [pc, #4]	@ (8006950 <__malloc_unlock+0x8>)
 800694a:	f7ff bed5 	b.w	80066f8 <__retarget_lock_release_recursive>
 800694e:	bf00      	nop
 8006950:	20000bc4 	.word	0x20000bc4

08006954 <__ssputs_r>:
 8006954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006958:	688e      	ldr	r6, [r1, #8]
 800695a:	461f      	mov	r7, r3
 800695c:	42be      	cmp	r6, r7
 800695e:	680b      	ldr	r3, [r1, #0]
 8006960:	4682      	mov	sl, r0
 8006962:	460c      	mov	r4, r1
 8006964:	4690      	mov	r8, r2
 8006966:	d82d      	bhi.n	80069c4 <__ssputs_r+0x70>
 8006968:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800696c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006970:	d026      	beq.n	80069c0 <__ssputs_r+0x6c>
 8006972:	6965      	ldr	r5, [r4, #20]
 8006974:	6909      	ldr	r1, [r1, #16]
 8006976:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800697a:	eba3 0901 	sub.w	r9, r3, r1
 800697e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006982:	1c7b      	adds	r3, r7, #1
 8006984:	444b      	add	r3, r9
 8006986:	106d      	asrs	r5, r5, #1
 8006988:	429d      	cmp	r5, r3
 800698a:	bf38      	it	cc
 800698c:	461d      	movcc	r5, r3
 800698e:	0553      	lsls	r3, r2, #21
 8006990:	d527      	bpl.n	80069e2 <__ssputs_r+0x8e>
 8006992:	4629      	mov	r1, r5
 8006994:	f7ff ff52 	bl	800683c <_malloc_r>
 8006998:	4606      	mov	r6, r0
 800699a:	b360      	cbz	r0, 80069f6 <__ssputs_r+0xa2>
 800699c:	6921      	ldr	r1, [r4, #16]
 800699e:	464a      	mov	r2, r9
 80069a0:	f7ff feab 	bl	80066fa <memcpy>
 80069a4:	89a3      	ldrh	r3, [r4, #12]
 80069a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069ae:	81a3      	strh	r3, [r4, #12]
 80069b0:	6126      	str	r6, [r4, #16]
 80069b2:	6165      	str	r5, [r4, #20]
 80069b4:	444e      	add	r6, r9
 80069b6:	eba5 0509 	sub.w	r5, r5, r9
 80069ba:	6026      	str	r6, [r4, #0]
 80069bc:	60a5      	str	r5, [r4, #8]
 80069be:	463e      	mov	r6, r7
 80069c0:	42be      	cmp	r6, r7
 80069c2:	d900      	bls.n	80069c6 <__ssputs_r+0x72>
 80069c4:	463e      	mov	r6, r7
 80069c6:	6820      	ldr	r0, [r4, #0]
 80069c8:	4632      	mov	r2, r6
 80069ca:	4641      	mov	r1, r8
 80069cc:	f000 fb64 	bl	8007098 <memmove>
 80069d0:	68a3      	ldr	r3, [r4, #8]
 80069d2:	1b9b      	subs	r3, r3, r6
 80069d4:	60a3      	str	r3, [r4, #8]
 80069d6:	6823      	ldr	r3, [r4, #0]
 80069d8:	4433      	add	r3, r6
 80069da:	6023      	str	r3, [r4, #0]
 80069dc:	2000      	movs	r0, #0
 80069de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e2:	462a      	mov	r2, r5
 80069e4:	f000 fb89 	bl	80070fa <_realloc_r>
 80069e8:	4606      	mov	r6, r0
 80069ea:	2800      	cmp	r0, #0
 80069ec:	d1e0      	bne.n	80069b0 <__ssputs_r+0x5c>
 80069ee:	6921      	ldr	r1, [r4, #16]
 80069f0:	4650      	mov	r0, sl
 80069f2:	f7ff feaf 	bl	8006754 <_free_r>
 80069f6:	230c      	movs	r3, #12
 80069f8:	f8ca 3000 	str.w	r3, [sl]
 80069fc:	89a3      	ldrh	r3, [r4, #12]
 80069fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a02:	81a3      	strh	r3, [r4, #12]
 8006a04:	f04f 30ff 	mov.w	r0, #4294967295
 8006a08:	e7e9      	b.n	80069de <__ssputs_r+0x8a>
	...

08006a0c <_svfiprintf_r>:
 8006a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a10:	4698      	mov	r8, r3
 8006a12:	898b      	ldrh	r3, [r1, #12]
 8006a14:	061b      	lsls	r3, r3, #24
 8006a16:	b09d      	sub	sp, #116	@ 0x74
 8006a18:	4607      	mov	r7, r0
 8006a1a:	460d      	mov	r5, r1
 8006a1c:	4614      	mov	r4, r2
 8006a1e:	d510      	bpl.n	8006a42 <_svfiprintf_r+0x36>
 8006a20:	690b      	ldr	r3, [r1, #16]
 8006a22:	b973      	cbnz	r3, 8006a42 <_svfiprintf_r+0x36>
 8006a24:	2140      	movs	r1, #64	@ 0x40
 8006a26:	f7ff ff09 	bl	800683c <_malloc_r>
 8006a2a:	6028      	str	r0, [r5, #0]
 8006a2c:	6128      	str	r0, [r5, #16]
 8006a2e:	b930      	cbnz	r0, 8006a3e <_svfiprintf_r+0x32>
 8006a30:	230c      	movs	r3, #12
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	f04f 30ff 	mov.w	r0, #4294967295
 8006a38:	b01d      	add	sp, #116	@ 0x74
 8006a3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a3e:	2340      	movs	r3, #64	@ 0x40
 8006a40:	616b      	str	r3, [r5, #20]
 8006a42:	2300      	movs	r3, #0
 8006a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a46:	2320      	movs	r3, #32
 8006a48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a50:	2330      	movs	r3, #48	@ 0x30
 8006a52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006bf0 <_svfiprintf_r+0x1e4>
 8006a56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a5a:	f04f 0901 	mov.w	r9, #1
 8006a5e:	4623      	mov	r3, r4
 8006a60:	469a      	mov	sl, r3
 8006a62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a66:	b10a      	cbz	r2, 8006a6c <_svfiprintf_r+0x60>
 8006a68:	2a25      	cmp	r2, #37	@ 0x25
 8006a6a:	d1f9      	bne.n	8006a60 <_svfiprintf_r+0x54>
 8006a6c:	ebba 0b04 	subs.w	fp, sl, r4
 8006a70:	d00b      	beq.n	8006a8a <_svfiprintf_r+0x7e>
 8006a72:	465b      	mov	r3, fp
 8006a74:	4622      	mov	r2, r4
 8006a76:	4629      	mov	r1, r5
 8006a78:	4638      	mov	r0, r7
 8006a7a:	f7ff ff6b 	bl	8006954 <__ssputs_r>
 8006a7e:	3001      	adds	r0, #1
 8006a80:	f000 80a7 	beq.w	8006bd2 <_svfiprintf_r+0x1c6>
 8006a84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a86:	445a      	add	r2, fp
 8006a88:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f000 809f 	beq.w	8006bd2 <_svfiprintf_r+0x1c6>
 8006a94:	2300      	movs	r3, #0
 8006a96:	f04f 32ff 	mov.w	r2, #4294967295
 8006a9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a9e:	f10a 0a01 	add.w	sl, sl, #1
 8006aa2:	9304      	str	r3, [sp, #16]
 8006aa4:	9307      	str	r3, [sp, #28]
 8006aa6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aaa:	931a      	str	r3, [sp, #104]	@ 0x68
 8006aac:	4654      	mov	r4, sl
 8006aae:	2205      	movs	r2, #5
 8006ab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab4:	484e      	ldr	r0, [pc, #312]	@ (8006bf0 <_svfiprintf_r+0x1e4>)
 8006ab6:	f7f9 fbab 	bl	8000210 <memchr>
 8006aba:	9a04      	ldr	r2, [sp, #16]
 8006abc:	b9d8      	cbnz	r0, 8006af6 <_svfiprintf_r+0xea>
 8006abe:	06d0      	lsls	r0, r2, #27
 8006ac0:	bf44      	itt	mi
 8006ac2:	2320      	movmi	r3, #32
 8006ac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ac8:	0711      	lsls	r1, r2, #28
 8006aca:	bf44      	itt	mi
 8006acc:	232b      	movmi	r3, #43	@ 0x2b
 8006ace:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ad2:	f89a 3000 	ldrb.w	r3, [sl]
 8006ad6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ad8:	d015      	beq.n	8006b06 <_svfiprintf_r+0xfa>
 8006ada:	9a07      	ldr	r2, [sp, #28]
 8006adc:	4654      	mov	r4, sl
 8006ade:	2000      	movs	r0, #0
 8006ae0:	f04f 0c0a 	mov.w	ip, #10
 8006ae4:	4621      	mov	r1, r4
 8006ae6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006aea:	3b30      	subs	r3, #48	@ 0x30
 8006aec:	2b09      	cmp	r3, #9
 8006aee:	d94b      	bls.n	8006b88 <_svfiprintf_r+0x17c>
 8006af0:	b1b0      	cbz	r0, 8006b20 <_svfiprintf_r+0x114>
 8006af2:	9207      	str	r2, [sp, #28]
 8006af4:	e014      	b.n	8006b20 <_svfiprintf_r+0x114>
 8006af6:	eba0 0308 	sub.w	r3, r0, r8
 8006afa:	fa09 f303 	lsl.w	r3, r9, r3
 8006afe:	4313      	orrs	r3, r2
 8006b00:	9304      	str	r3, [sp, #16]
 8006b02:	46a2      	mov	sl, r4
 8006b04:	e7d2      	b.n	8006aac <_svfiprintf_r+0xa0>
 8006b06:	9b03      	ldr	r3, [sp, #12]
 8006b08:	1d19      	adds	r1, r3, #4
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	9103      	str	r1, [sp, #12]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	bfbb      	ittet	lt
 8006b12:	425b      	neglt	r3, r3
 8006b14:	f042 0202 	orrlt.w	r2, r2, #2
 8006b18:	9307      	strge	r3, [sp, #28]
 8006b1a:	9307      	strlt	r3, [sp, #28]
 8006b1c:	bfb8      	it	lt
 8006b1e:	9204      	strlt	r2, [sp, #16]
 8006b20:	7823      	ldrb	r3, [r4, #0]
 8006b22:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b24:	d10a      	bne.n	8006b3c <_svfiprintf_r+0x130>
 8006b26:	7863      	ldrb	r3, [r4, #1]
 8006b28:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b2a:	d132      	bne.n	8006b92 <_svfiprintf_r+0x186>
 8006b2c:	9b03      	ldr	r3, [sp, #12]
 8006b2e:	1d1a      	adds	r2, r3, #4
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	9203      	str	r2, [sp, #12]
 8006b34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b38:	3402      	adds	r4, #2
 8006b3a:	9305      	str	r3, [sp, #20]
 8006b3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c00 <_svfiprintf_r+0x1f4>
 8006b40:	7821      	ldrb	r1, [r4, #0]
 8006b42:	2203      	movs	r2, #3
 8006b44:	4650      	mov	r0, sl
 8006b46:	f7f9 fb63 	bl	8000210 <memchr>
 8006b4a:	b138      	cbz	r0, 8006b5c <_svfiprintf_r+0x150>
 8006b4c:	9b04      	ldr	r3, [sp, #16]
 8006b4e:	eba0 000a 	sub.w	r0, r0, sl
 8006b52:	2240      	movs	r2, #64	@ 0x40
 8006b54:	4082      	lsls	r2, r0
 8006b56:	4313      	orrs	r3, r2
 8006b58:	3401      	adds	r4, #1
 8006b5a:	9304      	str	r3, [sp, #16]
 8006b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b60:	4824      	ldr	r0, [pc, #144]	@ (8006bf4 <_svfiprintf_r+0x1e8>)
 8006b62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b66:	2206      	movs	r2, #6
 8006b68:	f7f9 fb52 	bl	8000210 <memchr>
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d036      	beq.n	8006bde <_svfiprintf_r+0x1d2>
 8006b70:	4b21      	ldr	r3, [pc, #132]	@ (8006bf8 <_svfiprintf_r+0x1ec>)
 8006b72:	bb1b      	cbnz	r3, 8006bbc <_svfiprintf_r+0x1b0>
 8006b74:	9b03      	ldr	r3, [sp, #12]
 8006b76:	3307      	adds	r3, #7
 8006b78:	f023 0307 	bic.w	r3, r3, #7
 8006b7c:	3308      	adds	r3, #8
 8006b7e:	9303      	str	r3, [sp, #12]
 8006b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b82:	4433      	add	r3, r6
 8006b84:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b86:	e76a      	b.n	8006a5e <_svfiprintf_r+0x52>
 8006b88:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	2001      	movs	r0, #1
 8006b90:	e7a8      	b.n	8006ae4 <_svfiprintf_r+0xd8>
 8006b92:	2300      	movs	r3, #0
 8006b94:	3401      	adds	r4, #1
 8006b96:	9305      	str	r3, [sp, #20]
 8006b98:	4619      	mov	r1, r3
 8006b9a:	f04f 0c0a 	mov.w	ip, #10
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ba4:	3a30      	subs	r2, #48	@ 0x30
 8006ba6:	2a09      	cmp	r2, #9
 8006ba8:	d903      	bls.n	8006bb2 <_svfiprintf_r+0x1a6>
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d0c6      	beq.n	8006b3c <_svfiprintf_r+0x130>
 8006bae:	9105      	str	r1, [sp, #20]
 8006bb0:	e7c4      	b.n	8006b3c <_svfiprintf_r+0x130>
 8006bb2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bb6:	4604      	mov	r4, r0
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e7f0      	b.n	8006b9e <_svfiprintf_r+0x192>
 8006bbc:	ab03      	add	r3, sp, #12
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	462a      	mov	r2, r5
 8006bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8006bfc <_svfiprintf_r+0x1f0>)
 8006bc4:	a904      	add	r1, sp, #16
 8006bc6:	4638      	mov	r0, r7
 8006bc8:	f3af 8000 	nop.w
 8006bcc:	1c42      	adds	r2, r0, #1
 8006bce:	4606      	mov	r6, r0
 8006bd0:	d1d6      	bne.n	8006b80 <_svfiprintf_r+0x174>
 8006bd2:	89ab      	ldrh	r3, [r5, #12]
 8006bd4:	065b      	lsls	r3, r3, #25
 8006bd6:	f53f af2d 	bmi.w	8006a34 <_svfiprintf_r+0x28>
 8006bda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bdc:	e72c      	b.n	8006a38 <_svfiprintf_r+0x2c>
 8006bde:	ab03      	add	r3, sp, #12
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	462a      	mov	r2, r5
 8006be4:	4b05      	ldr	r3, [pc, #20]	@ (8006bfc <_svfiprintf_r+0x1f0>)
 8006be6:	a904      	add	r1, sp, #16
 8006be8:	4638      	mov	r0, r7
 8006bea:	f000 f879 	bl	8006ce0 <_printf_i>
 8006bee:	e7ed      	b.n	8006bcc <_svfiprintf_r+0x1c0>
 8006bf0:	0800812b 	.word	0x0800812b
 8006bf4:	08008135 	.word	0x08008135
 8006bf8:	00000000 	.word	0x00000000
 8006bfc:	08006955 	.word	0x08006955
 8006c00:	08008131 	.word	0x08008131

08006c04 <_printf_common>:
 8006c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c08:	4616      	mov	r6, r2
 8006c0a:	4698      	mov	r8, r3
 8006c0c:	688a      	ldr	r2, [r1, #8]
 8006c0e:	690b      	ldr	r3, [r1, #16]
 8006c10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c14:	4293      	cmp	r3, r2
 8006c16:	bfb8      	it	lt
 8006c18:	4613      	movlt	r3, r2
 8006c1a:	6033      	str	r3, [r6, #0]
 8006c1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c20:	4607      	mov	r7, r0
 8006c22:	460c      	mov	r4, r1
 8006c24:	b10a      	cbz	r2, 8006c2a <_printf_common+0x26>
 8006c26:	3301      	adds	r3, #1
 8006c28:	6033      	str	r3, [r6, #0]
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	0699      	lsls	r1, r3, #26
 8006c2e:	bf42      	ittt	mi
 8006c30:	6833      	ldrmi	r3, [r6, #0]
 8006c32:	3302      	addmi	r3, #2
 8006c34:	6033      	strmi	r3, [r6, #0]
 8006c36:	6825      	ldr	r5, [r4, #0]
 8006c38:	f015 0506 	ands.w	r5, r5, #6
 8006c3c:	d106      	bne.n	8006c4c <_printf_common+0x48>
 8006c3e:	f104 0a19 	add.w	sl, r4, #25
 8006c42:	68e3      	ldr	r3, [r4, #12]
 8006c44:	6832      	ldr	r2, [r6, #0]
 8006c46:	1a9b      	subs	r3, r3, r2
 8006c48:	42ab      	cmp	r3, r5
 8006c4a:	dc26      	bgt.n	8006c9a <_printf_common+0x96>
 8006c4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c50:	6822      	ldr	r2, [r4, #0]
 8006c52:	3b00      	subs	r3, #0
 8006c54:	bf18      	it	ne
 8006c56:	2301      	movne	r3, #1
 8006c58:	0692      	lsls	r2, r2, #26
 8006c5a:	d42b      	bmi.n	8006cb4 <_printf_common+0xb0>
 8006c5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c60:	4641      	mov	r1, r8
 8006c62:	4638      	mov	r0, r7
 8006c64:	47c8      	blx	r9
 8006c66:	3001      	adds	r0, #1
 8006c68:	d01e      	beq.n	8006ca8 <_printf_common+0xa4>
 8006c6a:	6823      	ldr	r3, [r4, #0]
 8006c6c:	6922      	ldr	r2, [r4, #16]
 8006c6e:	f003 0306 	and.w	r3, r3, #6
 8006c72:	2b04      	cmp	r3, #4
 8006c74:	bf02      	ittt	eq
 8006c76:	68e5      	ldreq	r5, [r4, #12]
 8006c78:	6833      	ldreq	r3, [r6, #0]
 8006c7a:	1aed      	subeq	r5, r5, r3
 8006c7c:	68a3      	ldr	r3, [r4, #8]
 8006c7e:	bf0c      	ite	eq
 8006c80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c84:	2500      	movne	r5, #0
 8006c86:	4293      	cmp	r3, r2
 8006c88:	bfc4      	itt	gt
 8006c8a:	1a9b      	subgt	r3, r3, r2
 8006c8c:	18ed      	addgt	r5, r5, r3
 8006c8e:	2600      	movs	r6, #0
 8006c90:	341a      	adds	r4, #26
 8006c92:	42b5      	cmp	r5, r6
 8006c94:	d11a      	bne.n	8006ccc <_printf_common+0xc8>
 8006c96:	2000      	movs	r0, #0
 8006c98:	e008      	b.n	8006cac <_printf_common+0xa8>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	4652      	mov	r2, sl
 8006c9e:	4641      	mov	r1, r8
 8006ca0:	4638      	mov	r0, r7
 8006ca2:	47c8      	blx	r9
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	d103      	bne.n	8006cb0 <_printf_common+0xac>
 8006ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb0:	3501      	adds	r5, #1
 8006cb2:	e7c6      	b.n	8006c42 <_printf_common+0x3e>
 8006cb4:	18e1      	adds	r1, r4, r3
 8006cb6:	1c5a      	adds	r2, r3, #1
 8006cb8:	2030      	movs	r0, #48	@ 0x30
 8006cba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cbe:	4422      	add	r2, r4
 8006cc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cc8:	3302      	adds	r3, #2
 8006cca:	e7c7      	b.n	8006c5c <_printf_common+0x58>
 8006ccc:	2301      	movs	r3, #1
 8006cce:	4622      	mov	r2, r4
 8006cd0:	4641      	mov	r1, r8
 8006cd2:	4638      	mov	r0, r7
 8006cd4:	47c8      	blx	r9
 8006cd6:	3001      	adds	r0, #1
 8006cd8:	d0e6      	beq.n	8006ca8 <_printf_common+0xa4>
 8006cda:	3601      	adds	r6, #1
 8006cdc:	e7d9      	b.n	8006c92 <_printf_common+0x8e>
	...

08006ce0 <_printf_i>:
 8006ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce4:	7e0f      	ldrb	r7, [r1, #24]
 8006ce6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ce8:	2f78      	cmp	r7, #120	@ 0x78
 8006cea:	4691      	mov	r9, r2
 8006cec:	4680      	mov	r8, r0
 8006cee:	460c      	mov	r4, r1
 8006cf0:	469a      	mov	sl, r3
 8006cf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cf6:	d807      	bhi.n	8006d08 <_printf_i+0x28>
 8006cf8:	2f62      	cmp	r7, #98	@ 0x62
 8006cfa:	d80a      	bhi.n	8006d12 <_printf_i+0x32>
 8006cfc:	2f00      	cmp	r7, #0
 8006cfe:	f000 80d1 	beq.w	8006ea4 <_printf_i+0x1c4>
 8006d02:	2f58      	cmp	r7, #88	@ 0x58
 8006d04:	f000 80b8 	beq.w	8006e78 <_printf_i+0x198>
 8006d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d10:	e03a      	b.n	8006d88 <_printf_i+0xa8>
 8006d12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d16:	2b15      	cmp	r3, #21
 8006d18:	d8f6      	bhi.n	8006d08 <_printf_i+0x28>
 8006d1a:	a101      	add	r1, pc, #4	@ (adr r1, 8006d20 <_printf_i+0x40>)
 8006d1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d20:	08006d79 	.word	0x08006d79
 8006d24:	08006d8d 	.word	0x08006d8d
 8006d28:	08006d09 	.word	0x08006d09
 8006d2c:	08006d09 	.word	0x08006d09
 8006d30:	08006d09 	.word	0x08006d09
 8006d34:	08006d09 	.word	0x08006d09
 8006d38:	08006d8d 	.word	0x08006d8d
 8006d3c:	08006d09 	.word	0x08006d09
 8006d40:	08006d09 	.word	0x08006d09
 8006d44:	08006d09 	.word	0x08006d09
 8006d48:	08006d09 	.word	0x08006d09
 8006d4c:	08006e8b 	.word	0x08006e8b
 8006d50:	08006db7 	.word	0x08006db7
 8006d54:	08006e45 	.word	0x08006e45
 8006d58:	08006d09 	.word	0x08006d09
 8006d5c:	08006d09 	.word	0x08006d09
 8006d60:	08006ead 	.word	0x08006ead
 8006d64:	08006d09 	.word	0x08006d09
 8006d68:	08006db7 	.word	0x08006db7
 8006d6c:	08006d09 	.word	0x08006d09
 8006d70:	08006d09 	.word	0x08006d09
 8006d74:	08006e4d 	.word	0x08006e4d
 8006d78:	6833      	ldr	r3, [r6, #0]
 8006d7a:	1d1a      	adds	r2, r3, #4
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	6032      	str	r2, [r6, #0]
 8006d80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e09c      	b.n	8006ec6 <_printf_i+0x1e6>
 8006d8c:	6833      	ldr	r3, [r6, #0]
 8006d8e:	6820      	ldr	r0, [r4, #0]
 8006d90:	1d19      	adds	r1, r3, #4
 8006d92:	6031      	str	r1, [r6, #0]
 8006d94:	0606      	lsls	r6, r0, #24
 8006d96:	d501      	bpl.n	8006d9c <_printf_i+0xbc>
 8006d98:	681d      	ldr	r5, [r3, #0]
 8006d9a:	e003      	b.n	8006da4 <_printf_i+0xc4>
 8006d9c:	0645      	lsls	r5, r0, #25
 8006d9e:	d5fb      	bpl.n	8006d98 <_printf_i+0xb8>
 8006da0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006da4:	2d00      	cmp	r5, #0
 8006da6:	da03      	bge.n	8006db0 <_printf_i+0xd0>
 8006da8:	232d      	movs	r3, #45	@ 0x2d
 8006daa:	426d      	negs	r5, r5
 8006dac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006db0:	4858      	ldr	r0, [pc, #352]	@ (8006f14 <_printf_i+0x234>)
 8006db2:	230a      	movs	r3, #10
 8006db4:	e011      	b.n	8006dda <_printf_i+0xfa>
 8006db6:	6821      	ldr	r1, [r4, #0]
 8006db8:	6833      	ldr	r3, [r6, #0]
 8006dba:	0608      	lsls	r0, r1, #24
 8006dbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dc0:	d402      	bmi.n	8006dc8 <_printf_i+0xe8>
 8006dc2:	0649      	lsls	r1, r1, #25
 8006dc4:	bf48      	it	mi
 8006dc6:	b2ad      	uxthmi	r5, r5
 8006dc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dca:	4852      	ldr	r0, [pc, #328]	@ (8006f14 <_printf_i+0x234>)
 8006dcc:	6033      	str	r3, [r6, #0]
 8006dce:	bf14      	ite	ne
 8006dd0:	230a      	movne	r3, #10
 8006dd2:	2308      	moveq	r3, #8
 8006dd4:	2100      	movs	r1, #0
 8006dd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dda:	6866      	ldr	r6, [r4, #4]
 8006ddc:	60a6      	str	r6, [r4, #8]
 8006dde:	2e00      	cmp	r6, #0
 8006de0:	db05      	blt.n	8006dee <_printf_i+0x10e>
 8006de2:	6821      	ldr	r1, [r4, #0]
 8006de4:	432e      	orrs	r6, r5
 8006de6:	f021 0104 	bic.w	r1, r1, #4
 8006dea:	6021      	str	r1, [r4, #0]
 8006dec:	d04b      	beq.n	8006e86 <_printf_i+0x1a6>
 8006dee:	4616      	mov	r6, r2
 8006df0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006df4:	fb03 5711 	mls	r7, r3, r1, r5
 8006df8:	5dc7      	ldrb	r7, [r0, r7]
 8006dfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dfe:	462f      	mov	r7, r5
 8006e00:	42bb      	cmp	r3, r7
 8006e02:	460d      	mov	r5, r1
 8006e04:	d9f4      	bls.n	8006df0 <_printf_i+0x110>
 8006e06:	2b08      	cmp	r3, #8
 8006e08:	d10b      	bne.n	8006e22 <_printf_i+0x142>
 8006e0a:	6823      	ldr	r3, [r4, #0]
 8006e0c:	07df      	lsls	r7, r3, #31
 8006e0e:	d508      	bpl.n	8006e22 <_printf_i+0x142>
 8006e10:	6923      	ldr	r3, [r4, #16]
 8006e12:	6861      	ldr	r1, [r4, #4]
 8006e14:	4299      	cmp	r1, r3
 8006e16:	bfde      	ittt	le
 8006e18:	2330      	movle	r3, #48	@ 0x30
 8006e1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e22:	1b92      	subs	r2, r2, r6
 8006e24:	6122      	str	r2, [r4, #16]
 8006e26:	f8cd a000 	str.w	sl, [sp]
 8006e2a:	464b      	mov	r3, r9
 8006e2c:	aa03      	add	r2, sp, #12
 8006e2e:	4621      	mov	r1, r4
 8006e30:	4640      	mov	r0, r8
 8006e32:	f7ff fee7 	bl	8006c04 <_printf_common>
 8006e36:	3001      	adds	r0, #1
 8006e38:	d14a      	bne.n	8006ed0 <_printf_i+0x1f0>
 8006e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3e:	b004      	add	sp, #16
 8006e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e44:	6823      	ldr	r3, [r4, #0]
 8006e46:	f043 0320 	orr.w	r3, r3, #32
 8006e4a:	6023      	str	r3, [r4, #0]
 8006e4c:	4832      	ldr	r0, [pc, #200]	@ (8006f18 <_printf_i+0x238>)
 8006e4e:	2778      	movs	r7, #120	@ 0x78
 8006e50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	6831      	ldr	r1, [r6, #0]
 8006e58:	061f      	lsls	r7, r3, #24
 8006e5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e5e:	d402      	bmi.n	8006e66 <_printf_i+0x186>
 8006e60:	065f      	lsls	r7, r3, #25
 8006e62:	bf48      	it	mi
 8006e64:	b2ad      	uxthmi	r5, r5
 8006e66:	6031      	str	r1, [r6, #0]
 8006e68:	07d9      	lsls	r1, r3, #31
 8006e6a:	bf44      	itt	mi
 8006e6c:	f043 0320 	orrmi.w	r3, r3, #32
 8006e70:	6023      	strmi	r3, [r4, #0]
 8006e72:	b11d      	cbz	r5, 8006e7c <_printf_i+0x19c>
 8006e74:	2310      	movs	r3, #16
 8006e76:	e7ad      	b.n	8006dd4 <_printf_i+0xf4>
 8006e78:	4826      	ldr	r0, [pc, #152]	@ (8006f14 <_printf_i+0x234>)
 8006e7a:	e7e9      	b.n	8006e50 <_printf_i+0x170>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	f023 0320 	bic.w	r3, r3, #32
 8006e82:	6023      	str	r3, [r4, #0]
 8006e84:	e7f6      	b.n	8006e74 <_printf_i+0x194>
 8006e86:	4616      	mov	r6, r2
 8006e88:	e7bd      	b.n	8006e06 <_printf_i+0x126>
 8006e8a:	6833      	ldr	r3, [r6, #0]
 8006e8c:	6825      	ldr	r5, [r4, #0]
 8006e8e:	6961      	ldr	r1, [r4, #20]
 8006e90:	1d18      	adds	r0, r3, #4
 8006e92:	6030      	str	r0, [r6, #0]
 8006e94:	062e      	lsls	r6, r5, #24
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	d501      	bpl.n	8006e9e <_printf_i+0x1be>
 8006e9a:	6019      	str	r1, [r3, #0]
 8006e9c:	e002      	b.n	8006ea4 <_printf_i+0x1c4>
 8006e9e:	0668      	lsls	r0, r5, #25
 8006ea0:	d5fb      	bpl.n	8006e9a <_printf_i+0x1ba>
 8006ea2:	8019      	strh	r1, [r3, #0]
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	6123      	str	r3, [r4, #16]
 8006ea8:	4616      	mov	r6, r2
 8006eaa:	e7bc      	b.n	8006e26 <_printf_i+0x146>
 8006eac:	6833      	ldr	r3, [r6, #0]
 8006eae:	1d1a      	adds	r2, r3, #4
 8006eb0:	6032      	str	r2, [r6, #0]
 8006eb2:	681e      	ldr	r6, [r3, #0]
 8006eb4:	6862      	ldr	r2, [r4, #4]
 8006eb6:	2100      	movs	r1, #0
 8006eb8:	4630      	mov	r0, r6
 8006eba:	f7f9 f9a9 	bl	8000210 <memchr>
 8006ebe:	b108      	cbz	r0, 8006ec4 <_printf_i+0x1e4>
 8006ec0:	1b80      	subs	r0, r0, r6
 8006ec2:	6060      	str	r0, [r4, #4]
 8006ec4:	6863      	ldr	r3, [r4, #4]
 8006ec6:	6123      	str	r3, [r4, #16]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ece:	e7aa      	b.n	8006e26 <_printf_i+0x146>
 8006ed0:	6923      	ldr	r3, [r4, #16]
 8006ed2:	4632      	mov	r2, r6
 8006ed4:	4649      	mov	r1, r9
 8006ed6:	4640      	mov	r0, r8
 8006ed8:	47d0      	blx	sl
 8006eda:	3001      	adds	r0, #1
 8006edc:	d0ad      	beq.n	8006e3a <_printf_i+0x15a>
 8006ede:	6823      	ldr	r3, [r4, #0]
 8006ee0:	079b      	lsls	r3, r3, #30
 8006ee2:	d413      	bmi.n	8006f0c <_printf_i+0x22c>
 8006ee4:	68e0      	ldr	r0, [r4, #12]
 8006ee6:	9b03      	ldr	r3, [sp, #12]
 8006ee8:	4298      	cmp	r0, r3
 8006eea:	bfb8      	it	lt
 8006eec:	4618      	movlt	r0, r3
 8006eee:	e7a6      	b.n	8006e3e <_printf_i+0x15e>
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	4632      	mov	r2, r6
 8006ef4:	4649      	mov	r1, r9
 8006ef6:	4640      	mov	r0, r8
 8006ef8:	47d0      	blx	sl
 8006efa:	3001      	adds	r0, #1
 8006efc:	d09d      	beq.n	8006e3a <_printf_i+0x15a>
 8006efe:	3501      	adds	r5, #1
 8006f00:	68e3      	ldr	r3, [r4, #12]
 8006f02:	9903      	ldr	r1, [sp, #12]
 8006f04:	1a5b      	subs	r3, r3, r1
 8006f06:	42ab      	cmp	r3, r5
 8006f08:	dcf2      	bgt.n	8006ef0 <_printf_i+0x210>
 8006f0a:	e7eb      	b.n	8006ee4 <_printf_i+0x204>
 8006f0c:	2500      	movs	r5, #0
 8006f0e:	f104 0619 	add.w	r6, r4, #25
 8006f12:	e7f5      	b.n	8006f00 <_printf_i+0x220>
 8006f14:	0800813c 	.word	0x0800813c
 8006f18:	0800814d 	.word	0x0800814d

08006f1c <__sflush_r>:
 8006f1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f24:	0716      	lsls	r6, r2, #28
 8006f26:	4605      	mov	r5, r0
 8006f28:	460c      	mov	r4, r1
 8006f2a:	d454      	bmi.n	8006fd6 <__sflush_r+0xba>
 8006f2c:	684b      	ldr	r3, [r1, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	dc02      	bgt.n	8006f38 <__sflush_r+0x1c>
 8006f32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	dd48      	ble.n	8006fca <__sflush_r+0xae>
 8006f38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f3a:	2e00      	cmp	r6, #0
 8006f3c:	d045      	beq.n	8006fca <__sflush_r+0xae>
 8006f3e:	2300      	movs	r3, #0
 8006f40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f44:	682f      	ldr	r7, [r5, #0]
 8006f46:	6a21      	ldr	r1, [r4, #32]
 8006f48:	602b      	str	r3, [r5, #0]
 8006f4a:	d030      	beq.n	8006fae <__sflush_r+0x92>
 8006f4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	0759      	lsls	r1, r3, #29
 8006f52:	d505      	bpl.n	8006f60 <__sflush_r+0x44>
 8006f54:	6863      	ldr	r3, [r4, #4]
 8006f56:	1ad2      	subs	r2, r2, r3
 8006f58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f5a:	b10b      	cbz	r3, 8006f60 <__sflush_r+0x44>
 8006f5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f5e:	1ad2      	subs	r2, r2, r3
 8006f60:	2300      	movs	r3, #0
 8006f62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f64:	6a21      	ldr	r1, [r4, #32]
 8006f66:	4628      	mov	r0, r5
 8006f68:	47b0      	blx	r6
 8006f6a:	1c43      	adds	r3, r0, #1
 8006f6c:	89a3      	ldrh	r3, [r4, #12]
 8006f6e:	d106      	bne.n	8006f7e <__sflush_r+0x62>
 8006f70:	6829      	ldr	r1, [r5, #0]
 8006f72:	291d      	cmp	r1, #29
 8006f74:	d82b      	bhi.n	8006fce <__sflush_r+0xb2>
 8006f76:	4a2a      	ldr	r2, [pc, #168]	@ (8007020 <__sflush_r+0x104>)
 8006f78:	40ca      	lsrs	r2, r1
 8006f7a:	07d6      	lsls	r6, r2, #31
 8006f7c:	d527      	bpl.n	8006fce <__sflush_r+0xb2>
 8006f7e:	2200      	movs	r2, #0
 8006f80:	6062      	str	r2, [r4, #4]
 8006f82:	04d9      	lsls	r1, r3, #19
 8006f84:	6922      	ldr	r2, [r4, #16]
 8006f86:	6022      	str	r2, [r4, #0]
 8006f88:	d504      	bpl.n	8006f94 <__sflush_r+0x78>
 8006f8a:	1c42      	adds	r2, r0, #1
 8006f8c:	d101      	bne.n	8006f92 <__sflush_r+0x76>
 8006f8e:	682b      	ldr	r3, [r5, #0]
 8006f90:	b903      	cbnz	r3, 8006f94 <__sflush_r+0x78>
 8006f92:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f96:	602f      	str	r7, [r5, #0]
 8006f98:	b1b9      	cbz	r1, 8006fca <__sflush_r+0xae>
 8006f9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f9e:	4299      	cmp	r1, r3
 8006fa0:	d002      	beq.n	8006fa8 <__sflush_r+0x8c>
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	f7ff fbd6 	bl	8006754 <_free_r>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fac:	e00d      	b.n	8006fca <__sflush_r+0xae>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	47b0      	blx	r6
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	1c50      	adds	r0, r2, #1
 8006fb8:	d1c9      	bne.n	8006f4e <__sflush_r+0x32>
 8006fba:	682b      	ldr	r3, [r5, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d0c6      	beq.n	8006f4e <__sflush_r+0x32>
 8006fc0:	2b1d      	cmp	r3, #29
 8006fc2:	d001      	beq.n	8006fc8 <__sflush_r+0xac>
 8006fc4:	2b16      	cmp	r3, #22
 8006fc6:	d11e      	bne.n	8007006 <__sflush_r+0xea>
 8006fc8:	602f      	str	r7, [r5, #0]
 8006fca:	2000      	movs	r0, #0
 8006fcc:	e022      	b.n	8007014 <__sflush_r+0xf8>
 8006fce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fd2:	b21b      	sxth	r3, r3
 8006fd4:	e01b      	b.n	800700e <__sflush_r+0xf2>
 8006fd6:	690f      	ldr	r7, [r1, #16]
 8006fd8:	2f00      	cmp	r7, #0
 8006fda:	d0f6      	beq.n	8006fca <__sflush_r+0xae>
 8006fdc:	0793      	lsls	r3, r2, #30
 8006fde:	680e      	ldr	r6, [r1, #0]
 8006fe0:	bf08      	it	eq
 8006fe2:	694b      	ldreq	r3, [r1, #20]
 8006fe4:	600f      	str	r7, [r1, #0]
 8006fe6:	bf18      	it	ne
 8006fe8:	2300      	movne	r3, #0
 8006fea:	eba6 0807 	sub.w	r8, r6, r7
 8006fee:	608b      	str	r3, [r1, #8]
 8006ff0:	f1b8 0f00 	cmp.w	r8, #0
 8006ff4:	dde9      	ble.n	8006fca <__sflush_r+0xae>
 8006ff6:	6a21      	ldr	r1, [r4, #32]
 8006ff8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ffa:	4643      	mov	r3, r8
 8006ffc:	463a      	mov	r2, r7
 8006ffe:	4628      	mov	r0, r5
 8007000:	47b0      	blx	r6
 8007002:	2800      	cmp	r0, #0
 8007004:	dc08      	bgt.n	8007018 <__sflush_r+0xfc>
 8007006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800700a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800700e:	81a3      	strh	r3, [r4, #12]
 8007010:	f04f 30ff 	mov.w	r0, #4294967295
 8007014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007018:	4407      	add	r7, r0
 800701a:	eba8 0800 	sub.w	r8, r8, r0
 800701e:	e7e7      	b.n	8006ff0 <__sflush_r+0xd4>
 8007020:	20400001 	.word	0x20400001

08007024 <_fflush_r>:
 8007024:	b538      	push	{r3, r4, r5, lr}
 8007026:	690b      	ldr	r3, [r1, #16]
 8007028:	4605      	mov	r5, r0
 800702a:	460c      	mov	r4, r1
 800702c:	b913      	cbnz	r3, 8007034 <_fflush_r+0x10>
 800702e:	2500      	movs	r5, #0
 8007030:	4628      	mov	r0, r5
 8007032:	bd38      	pop	{r3, r4, r5, pc}
 8007034:	b118      	cbz	r0, 800703e <_fflush_r+0x1a>
 8007036:	6a03      	ldr	r3, [r0, #32]
 8007038:	b90b      	cbnz	r3, 800703e <_fflush_r+0x1a>
 800703a:	f7ff fa11 	bl	8006460 <__sinit>
 800703e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d0f3      	beq.n	800702e <_fflush_r+0xa>
 8007046:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007048:	07d0      	lsls	r0, r2, #31
 800704a:	d404      	bmi.n	8007056 <_fflush_r+0x32>
 800704c:	0599      	lsls	r1, r3, #22
 800704e:	d402      	bmi.n	8007056 <_fflush_r+0x32>
 8007050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007052:	f7ff fb50 	bl	80066f6 <__retarget_lock_acquire_recursive>
 8007056:	4628      	mov	r0, r5
 8007058:	4621      	mov	r1, r4
 800705a:	f7ff ff5f 	bl	8006f1c <__sflush_r>
 800705e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007060:	07da      	lsls	r2, r3, #31
 8007062:	4605      	mov	r5, r0
 8007064:	d4e4      	bmi.n	8007030 <_fflush_r+0xc>
 8007066:	89a3      	ldrh	r3, [r4, #12]
 8007068:	059b      	lsls	r3, r3, #22
 800706a:	d4e1      	bmi.n	8007030 <_fflush_r+0xc>
 800706c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800706e:	f7ff fb43 	bl	80066f8 <__retarget_lock_release_recursive>
 8007072:	e7dd      	b.n	8007030 <_fflush_r+0xc>

08007074 <fiprintf>:
 8007074:	b40e      	push	{r1, r2, r3}
 8007076:	b503      	push	{r0, r1, lr}
 8007078:	4601      	mov	r1, r0
 800707a:	ab03      	add	r3, sp, #12
 800707c:	4805      	ldr	r0, [pc, #20]	@ (8007094 <fiprintf+0x20>)
 800707e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007082:	6800      	ldr	r0, [r0, #0]
 8007084:	9301      	str	r3, [sp, #4]
 8007086:	f000 f88f 	bl	80071a8 <_vfiprintf_r>
 800708a:	b002      	add	sp, #8
 800708c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007090:	b003      	add	sp, #12
 8007092:	4770      	bx	lr
 8007094:	2000001c 	.word	0x2000001c

08007098 <memmove>:
 8007098:	4288      	cmp	r0, r1
 800709a:	b510      	push	{r4, lr}
 800709c:	eb01 0402 	add.w	r4, r1, r2
 80070a0:	d902      	bls.n	80070a8 <memmove+0x10>
 80070a2:	4284      	cmp	r4, r0
 80070a4:	4623      	mov	r3, r4
 80070a6:	d807      	bhi.n	80070b8 <memmove+0x20>
 80070a8:	1e43      	subs	r3, r0, #1
 80070aa:	42a1      	cmp	r1, r4
 80070ac:	d008      	beq.n	80070c0 <memmove+0x28>
 80070ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070b6:	e7f8      	b.n	80070aa <memmove+0x12>
 80070b8:	4402      	add	r2, r0
 80070ba:	4601      	mov	r1, r0
 80070bc:	428a      	cmp	r2, r1
 80070be:	d100      	bne.n	80070c2 <memmove+0x2a>
 80070c0:	bd10      	pop	{r4, pc}
 80070c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070ca:	e7f7      	b.n	80070bc <memmove+0x24>

080070cc <_sbrk_r>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	4d06      	ldr	r5, [pc, #24]	@ (80070e8 <_sbrk_r+0x1c>)
 80070d0:	2300      	movs	r3, #0
 80070d2:	4604      	mov	r4, r0
 80070d4:	4608      	mov	r0, r1
 80070d6:	602b      	str	r3, [r5, #0]
 80070d8:	f7fa fcfe 	bl	8001ad8 <_sbrk>
 80070dc:	1c43      	adds	r3, r0, #1
 80070de:	d102      	bne.n	80070e6 <_sbrk_r+0x1a>
 80070e0:	682b      	ldr	r3, [r5, #0]
 80070e2:	b103      	cbz	r3, 80070e6 <_sbrk_r+0x1a>
 80070e4:	6023      	str	r3, [r4, #0]
 80070e6:	bd38      	pop	{r3, r4, r5, pc}
 80070e8:	20000bc0 	.word	0x20000bc0

080070ec <abort>:
 80070ec:	b508      	push	{r3, lr}
 80070ee:	2006      	movs	r0, #6
 80070f0:	f000 fa2e 	bl	8007550 <raise>
 80070f4:	2001      	movs	r0, #1
 80070f6:	f7fa fc77 	bl	80019e8 <_exit>

080070fa <_realloc_r>:
 80070fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070fe:	4607      	mov	r7, r0
 8007100:	4614      	mov	r4, r2
 8007102:	460d      	mov	r5, r1
 8007104:	b921      	cbnz	r1, 8007110 <_realloc_r+0x16>
 8007106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800710a:	4611      	mov	r1, r2
 800710c:	f7ff bb96 	b.w	800683c <_malloc_r>
 8007110:	b92a      	cbnz	r2, 800711e <_realloc_r+0x24>
 8007112:	f7ff fb1f 	bl	8006754 <_free_r>
 8007116:	4625      	mov	r5, r4
 8007118:	4628      	mov	r0, r5
 800711a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800711e:	f000 fa33 	bl	8007588 <_malloc_usable_size_r>
 8007122:	4284      	cmp	r4, r0
 8007124:	4606      	mov	r6, r0
 8007126:	d802      	bhi.n	800712e <_realloc_r+0x34>
 8007128:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800712c:	d8f4      	bhi.n	8007118 <_realloc_r+0x1e>
 800712e:	4621      	mov	r1, r4
 8007130:	4638      	mov	r0, r7
 8007132:	f7ff fb83 	bl	800683c <_malloc_r>
 8007136:	4680      	mov	r8, r0
 8007138:	b908      	cbnz	r0, 800713e <_realloc_r+0x44>
 800713a:	4645      	mov	r5, r8
 800713c:	e7ec      	b.n	8007118 <_realloc_r+0x1e>
 800713e:	42b4      	cmp	r4, r6
 8007140:	4622      	mov	r2, r4
 8007142:	4629      	mov	r1, r5
 8007144:	bf28      	it	cs
 8007146:	4632      	movcs	r2, r6
 8007148:	f7ff fad7 	bl	80066fa <memcpy>
 800714c:	4629      	mov	r1, r5
 800714e:	4638      	mov	r0, r7
 8007150:	f7ff fb00 	bl	8006754 <_free_r>
 8007154:	e7f1      	b.n	800713a <_realloc_r+0x40>

08007156 <__sfputc_r>:
 8007156:	6893      	ldr	r3, [r2, #8]
 8007158:	3b01      	subs	r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	b410      	push	{r4}
 800715e:	6093      	str	r3, [r2, #8]
 8007160:	da08      	bge.n	8007174 <__sfputc_r+0x1e>
 8007162:	6994      	ldr	r4, [r2, #24]
 8007164:	42a3      	cmp	r3, r4
 8007166:	db01      	blt.n	800716c <__sfputc_r+0x16>
 8007168:	290a      	cmp	r1, #10
 800716a:	d103      	bne.n	8007174 <__sfputc_r+0x1e>
 800716c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007170:	f000 b932 	b.w	80073d8 <__swbuf_r>
 8007174:	6813      	ldr	r3, [r2, #0]
 8007176:	1c58      	adds	r0, r3, #1
 8007178:	6010      	str	r0, [r2, #0]
 800717a:	7019      	strb	r1, [r3, #0]
 800717c:	4608      	mov	r0, r1
 800717e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007182:	4770      	bx	lr

08007184 <__sfputs_r>:
 8007184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007186:	4606      	mov	r6, r0
 8007188:	460f      	mov	r7, r1
 800718a:	4614      	mov	r4, r2
 800718c:	18d5      	adds	r5, r2, r3
 800718e:	42ac      	cmp	r4, r5
 8007190:	d101      	bne.n	8007196 <__sfputs_r+0x12>
 8007192:	2000      	movs	r0, #0
 8007194:	e007      	b.n	80071a6 <__sfputs_r+0x22>
 8007196:	f814 1b01 	ldrb.w	r1, [r4], #1
 800719a:	463a      	mov	r2, r7
 800719c:	4630      	mov	r0, r6
 800719e:	f7ff ffda 	bl	8007156 <__sfputc_r>
 80071a2:	1c43      	adds	r3, r0, #1
 80071a4:	d1f3      	bne.n	800718e <__sfputs_r+0xa>
 80071a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080071a8 <_vfiprintf_r>:
 80071a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071ac:	460d      	mov	r5, r1
 80071ae:	b09d      	sub	sp, #116	@ 0x74
 80071b0:	4614      	mov	r4, r2
 80071b2:	4698      	mov	r8, r3
 80071b4:	4606      	mov	r6, r0
 80071b6:	b118      	cbz	r0, 80071c0 <_vfiprintf_r+0x18>
 80071b8:	6a03      	ldr	r3, [r0, #32]
 80071ba:	b90b      	cbnz	r3, 80071c0 <_vfiprintf_r+0x18>
 80071bc:	f7ff f950 	bl	8006460 <__sinit>
 80071c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071c2:	07d9      	lsls	r1, r3, #31
 80071c4:	d405      	bmi.n	80071d2 <_vfiprintf_r+0x2a>
 80071c6:	89ab      	ldrh	r3, [r5, #12]
 80071c8:	059a      	lsls	r2, r3, #22
 80071ca:	d402      	bmi.n	80071d2 <_vfiprintf_r+0x2a>
 80071cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071ce:	f7ff fa92 	bl	80066f6 <__retarget_lock_acquire_recursive>
 80071d2:	89ab      	ldrh	r3, [r5, #12]
 80071d4:	071b      	lsls	r3, r3, #28
 80071d6:	d501      	bpl.n	80071dc <_vfiprintf_r+0x34>
 80071d8:	692b      	ldr	r3, [r5, #16]
 80071da:	b99b      	cbnz	r3, 8007204 <_vfiprintf_r+0x5c>
 80071dc:	4629      	mov	r1, r5
 80071de:	4630      	mov	r0, r6
 80071e0:	f000 f938 	bl	8007454 <__swsetup_r>
 80071e4:	b170      	cbz	r0, 8007204 <_vfiprintf_r+0x5c>
 80071e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071e8:	07dc      	lsls	r4, r3, #31
 80071ea:	d504      	bpl.n	80071f6 <_vfiprintf_r+0x4e>
 80071ec:	f04f 30ff 	mov.w	r0, #4294967295
 80071f0:	b01d      	add	sp, #116	@ 0x74
 80071f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f6:	89ab      	ldrh	r3, [r5, #12]
 80071f8:	0598      	lsls	r0, r3, #22
 80071fa:	d4f7      	bmi.n	80071ec <_vfiprintf_r+0x44>
 80071fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80071fe:	f7ff fa7b 	bl	80066f8 <__retarget_lock_release_recursive>
 8007202:	e7f3      	b.n	80071ec <_vfiprintf_r+0x44>
 8007204:	2300      	movs	r3, #0
 8007206:	9309      	str	r3, [sp, #36]	@ 0x24
 8007208:	2320      	movs	r3, #32
 800720a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800720e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007212:	2330      	movs	r3, #48	@ 0x30
 8007214:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80073c4 <_vfiprintf_r+0x21c>
 8007218:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800721c:	f04f 0901 	mov.w	r9, #1
 8007220:	4623      	mov	r3, r4
 8007222:	469a      	mov	sl, r3
 8007224:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007228:	b10a      	cbz	r2, 800722e <_vfiprintf_r+0x86>
 800722a:	2a25      	cmp	r2, #37	@ 0x25
 800722c:	d1f9      	bne.n	8007222 <_vfiprintf_r+0x7a>
 800722e:	ebba 0b04 	subs.w	fp, sl, r4
 8007232:	d00b      	beq.n	800724c <_vfiprintf_r+0xa4>
 8007234:	465b      	mov	r3, fp
 8007236:	4622      	mov	r2, r4
 8007238:	4629      	mov	r1, r5
 800723a:	4630      	mov	r0, r6
 800723c:	f7ff ffa2 	bl	8007184 <__sfputs_r>
 8007240:	3001      	adds	r0, #1
 8007242:	f000 80a7 	beq.w	8007394 <_vfiprintf_r+0x1ec>
 8007246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007248:	445a      	add	r2, fp
 800724a:	9209      	str	r2, [sp, #36]	@ 0x24
 800724c:	f89a 3000 	ldrb.w	r3, [sl]
 8007250:	2b00      	cmp	r3, #0
 8007252:	f000 809f 	beq.w	8007394 <_vfiprintf_r+0x1ec>
 8007256:	2300      	movs	r3, #0
 8007258:	f04f 32ff 	mov.w	r2, #4294967295
 800725c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007260:	f10a 0a01 	add.w	sl, sl, #1
 8007264:	9304      	str	r3, [sp, #16]
 8007266:	9307      	str	r3, [sp, #28]
 8007268:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800726c:	931a      	str	r3, [sp, #104]	@ 0x68
 800726e:	4654      	mov	r4, sl
 8007270:	2205      	movs	r2, #5
 8007272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007276:	4853      	ldr	r0, [pc, #332]	@ (80073c4 <_vfiprintf_r+0x21c>)
 8007278:	f7f8 ffca 	bl	8000210 <memchr>
 800727c:	9a04      	ldr	r2, [sp, #16]
 800727e:	b9d8      	cbnz	r0, 80072b8 <_vfiprintf_r+0x110>
 8007280:	06d1      	lsls	r1, r2, #27
 8007282:	bf44      	itt	mi
 8007284:	2320      	movmi	r3, #32
 8007286:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800728a:	0713      	lsls	r3, r2, #28
 800728c:	bf44      	itt	mi
 800728e:	232b      	movmi	r3, #43	@ 0x2b
 8007290:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007294:	f89a 3000 	ldrb.w	r3, [sl]
 8007298:	2b2a      	cmp	r3, #42	@ 0x2a
 800729a:	d015      	beq.n	80072c8 <_vfiprintf_r+0x120>
 800729c:	9a07      	ldr	r2, [sp, #28]
 800729e:	4654      	mov	r4, sl
 80072a0:	2000      	movs	r0, #0
 80072a2:	f04f 0c0a 	mov.w	ip, #10
 80072a6:	4621      	mov	r1, r4
 80072a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072ac:	3b30      	subs	r3, #48	@ 0x30
 80072ae:	2b09      	cmp	r3, #9
 80072b0:	d94b      	bls.n	800734a <_vfiprintf_r+0x1a2>
 80072b2:	b1b0      	cbz	r0, 80072e2 <_vfiprintf_r+0x13a>
 80072b4:	9207      	str	r2, [sp, #28]
 80072b6:	e014      	b.n	80072e2 <_vfiprintf_r+0x13a>
 80072b8:	eba0 0308 	sub.w	r3, r0, r8
 80072bc:	fa09 f303 	lsl.w	r3, r9, r3
 80072c0:	4313      	orrs	r3, r2
 80072c2:	9304      	str	r3, [sp, #16]
 80072c4:	46a2      	mov	sl, r4
 80072c6:	e7d2      	b.n	800726e <_vfiprintf_r+0xc6>
 80072c8:	9b03      	ldr	r3, [sp, #12]
 80072ca:	1d19      	adds	r1, r3, #4
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	9103      	str	r1, [sp, #12]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	bfbb      	ittet	lt
 80072d4:	425b      	neglt	r3, r3
 80072d6:	f042 0202 	orrlt.w	r2, r2, #2
 80072da:	9307      	strge	r3, [sp, #28]
 80072dc:	9307      	strlt	r3, [sp, #28]
 80072de:	bfb8      	it	lt
 80072e0:	9204      	strlt	r2, [sp, #16]
 80072e2:	7823      	ldrb	r3, [r4, #0]
 80072e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80072e6:	d10a      	bne.n	80072fe <_vfiprintf_r+0x156>
 80072e8:	7863      	ldrb	r3, [r4, #1]
 80072ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80072ec:	d132      	bne.n	8007354 <_vfiprintf_r+0x1ac>
 80072ee:	9b03      	ldr	r3, [sp, #12]
 80072f0:	1d1a      	adds	r2, r3, #4
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	9203      	str	r2, [sp, #12]
 80072f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072fa:	3402      	adds	r4, #2
 80072fc:	9305      	str	r3, [sp, #20]
 80072fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80073d4 <_vfiprintf_r+0x22c>
 8007302:	7821      	ldrb	r1, [r4, #0]
 8007304:	2203      	movs	r2, #3
 8007306:	4650      	mov	r0, sl
 8007308:	f7f8 ff82 	bl	8000210 <memchr>
 800730c:	b138      	cbz	r0, 800731e <_vfiprintf_r+0x176>
 800730e:	9b04      	ldr	r3, [sp, #16]
 8007310:	eba0 000a 	sub.w	r0, r0, sl
 8007314:	2240      	movs	r2, #64	@ 0x40
 8007316:	4082      	lsls	r2, r0
 8007318:	4313      	orrs	r3, r2
 800731a:	3401      	adds	r4, #1
 800731c:	9304      	str	r3, [sp, #16]
 800731e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007322:	4829      	ldr	r0, [pc, #164]	@ (80073c8 <_vfiprintf_r+0x220>)
 8007324:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007328:	2206      	movs	r2, #6
 800732a:	f7f8 ff71 	bl	8000210 <memchr>
 800732e:	2800      	cmp	r0, #0
 8007330:	d03f      	beq.n	80073b2 <_vfiprintf_r+0x20a>
 8007332:	4b26      	ldr	r3, [pc, #152]	@ (80073cc <_vfiprintf_r+0x224>)
 8007334:	bb1b      	cbnz	r3, 800737e <_vfiprintf_r+0x1d6>
 8007336:	9b03      	ldr	r3, [sp, #12]
 8007338:	3307      	adds	r3, #7
 800733a:	f023 0307 	bic.w	r3, r3, #7
 800733e:	3308      	adds	r3, #8
 8007340:	9303      	str	r3, [sp, #12]
 8007342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007344:	443b      	add	r3, r7
 8007346:	9309      	str	r3, [sp, #36]	@ 0x24
 8007348:	e76a      	b.n	8007220 <_vfiprintf_r+0x78>
 800734a:	fb0c 3202 	mla	r2, ip, r2, r3
 800734e:	460c      	mov	r4, r1
 8007350:	2001      	movs	r0, #1
 8007352:	e7a8      	b.n	80072a6 <_vfiprintf_r+0xfe>
 8007354:	2300      	movs	r3, #0
 8007356:	3401      	adds	r4, #1
 8007358:	9305      	str	r3, [sp, #20]
 800735a:	4619      	mov	r1, r3
 800735c:	f04f 0c0a 	mov.w	ip, #10
 8007360:	4620      	mov	r0, r4
 8007362:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007366:	3a30      	subs	r2, #48	@ 0x30
 8007368:	2a09      	cmp	r2, #9
 800736a:	d903      	bls.n	8007374 <_vfiprintf_r+0x1cc>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d0c6      	beq.n	80072fe <_vfiprintf_r+0x156>
 8007370:	9105      	str	r1, [sp, #20]
 8007372:	e7c4      	b.n	80072fe <_vfiprintf_r+0x156>
 8007374:	fb0c 2101 	mla	r1, ip, r1, r2
 8007378:	4604      	mov	r4, r0
 800737a:	2301      	movs	r3, #1
 800737c:	e7f0      	b.n	8007360 <_vfiprintf_r+0x1b8>
 800737e:	ab03      	add	r3, sp, #12
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	462a      	mov	r2, r5
 8007384:	4b12      	ldr	r3, [pc, #72]	@ (80073d0 <_vfiprintf_r+0x228>)
 8007386:	a904      	add	r1, sp, #16
 8007388:	4630      	mov	r0, r6
 800738a:	f3af 8000 	nop.w
 800738e:	4607      	mov	r7, r0
 8007390:	1c78      	adds	r0, r7, #1
 8007392:	d1d6      	bne.n	8007342 <_vfiprintf_r+0x19a>
 8007394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007396:	07d9      	lsls	r1, r3, #31
 8007398:	d405      	bmi.n	80073a6 <_vfiprintf_r+0x1fe>
 800739a:	89ab      	ldrh	r3, [r5, #12]
 800739c:	059a      	lsls	r2, r3, #22
 800739e:	d402      	bmi.n	80073a6 <_vfiprintf_r+0x1fe>
 80073a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073a2:	f7ff f9a9 	bl	80066f8 <__retarget_lock_release_recursive>
 80073a6:	89ab      	ldrh	r3, [r5, #12]
 80073a8:	065b      	lsls	r3, r3, #25
 80073aa:	f53f af1f 	bmi.w	80071ec <_vfiprintf_r+0x44>
 80073ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073b0:	e71e      	b.n	80071f0 <_vfiprintf_r+0x48>
 80073b2:	ab03      	add	r3, sp, #12
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	462a      	mov	r2, r5
 80073b8:	4b05      	ldr	r3, [pc, #20]	@ (80073d0 <_vfiprintf_r+0x228>)
 80073ba:	a904      	add	r1, sp, #16
 80073bc:	4630      	mov	r0, r6
 80073be:	f7ff fc8f 	bl	8006ce0 <_printf_i>
 80073c2:	e7e4      	b.n	800738e <_vfiprintf_r+0x1e6>
 80073c4:	0800812b 	.word	0x0800812b
 80073c8:	08008135 	.word	0x08008135
 80073cc:	00000000 	.word	0x00000000
 80073d0:	08007185 	.word	0x08007185
 80073d4:	08008131 	.word	0x08008131

080073d8 <__swbuf_r>:
 80073d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073da:	460e      	mov	r6, r1
 80073dc:	4614      	mov	r4, r2
 80073de:	4605      	mov	r5, r0
 80073e0:	b118      	cbz	r0, 80073ea <__swbuf_r+0x12>
 80073e2:	6a03      	ldr	r3, [r0, #32]
 80073e4:	b90b      	cbnz	r3, 80073ea <__swbuf_r+0x12>
 80073e6:	f7ff f83b 	bl	8006460 <__sinit>
 80073ea:	69a3      	ldr	r3, [r4, #24]
 80073ec:	60a3      	str	r3, [r4, #8]
 80073ee:	89a3      	ldrh	r3, [r4, #12]
 80073f0:	071a      	lsls	r2, r3, #28
 80073f2:	d501      	bpl.n	80073f8 <__swbuf_r+0x20>
 80073f4:	6923      	ldr	r3, [r4, #16]
 80073f6:	b943      	cbnz	r3, 800740a <__swbuf_r+0x32>
 80073f8:	4621      	mov	r1, r4
 80073fa:	4628      	mov	r0, r5
 80073fc:	f000 f82a 	bl	8007454 <__swsetup_r>
 8007400:	b118      	cbz	r0, 800740a <__swbuf_r+0x32>
 8007402:	f04f 37ff 	mov.w	r7, #4294967295
 8007406:	4638      	mov	r0, r7
 8007408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800740a:	6823      	ldr	r3, [r4, #0]
 800740c:	6922      	ldr	r2, [r4, #16]
 800740e:	1a98      	subs	r0, r3, r2
 8007410:	6963      	ldr	r3, [r4, #20]
 8007412:	b2f6      	uxtb	r6, r6
 8007414:	4283      	cmp	r3, r0
 8007416:	4637      	mov	r7, r6
 8007418:	dc05      	bgt.n	8007426 <__swbuf_r+0x4e>
 800741a:	4621      	mov	r1, r4
 800741c:	4628      	mov	r0, r5
 800741e:	f7ff fe01 	bl	8007024 <_fflush_r>
 8007422:	2800      	cmp	r0, #0
 8007424:	d1ed      	bne.n	8007402 <__swbuf_r+0x2a>
 8007426:	68a3      	ldr	r3, [r4, #8]
 8007428:	3b01      	subs	r3, #1
 800742a:	60a3      	str	r3, [r4, #8]
 800742c:	6823      	ldr	r3, [r4, #0]
 800742e:	1c5a      	adds	r2, r3, #1
 8007430:	6022      	str	r2, [r4, #0]
 8007432:	701e      	strb	r6, [r3, #0]
 8007434:	6962      	ldr	r2, [r4, #20]
 8007436:	1c43      	adds	r3, r0, #1
 8007438:	429a      	cmp	r2, r3
 800743a:	d004      	beq.n	8007446 <__swbuf_r+0x6e>
 800743c:	89a3      	ldrh	r3, [r4, #12]
 800743e:	07db      	lsls	r3, r3, #31
 8007440:	d5e1      	bpl.n	8007406 <__swbuf_r+0x2e>
 8007442:	2e0a      	cmp	r6, #10
 8007444:	d1df      	bne.n	8007406 <__swbuf_r+0x2e>
 8007446:	4621      	mov	r1, r4
 8007448:	4628      	mov	r0, r5
 800744a:	f7ff fdeb 	bl	8007024 <_fflush_r>
 800744e:	2800      	cmp	r0, #0
 8007450:	d0d9      	beq.n	8007406 <__swbuf_r+0x2e>
 8007452:	e7d6      	b.n	8007402 <__swbuf_r+0x2a>

08007454 <__swsetup_r>:
 8007454:	b538      	push	{r3, r4, r5, lr}
 8007456:	4b29      	ldr	r3, [pc, #164]	@ (80074fc <__swsetup_r+0xa8>)
 8007458:	4605      	mov	r5, r0
 800745a:	6818      	ldr	r0, [r3, #0]
 800745c:	460c      	mov	r4, r1
 800745e:	b118      	cbz	r0, 8007468 <__swsetup_r+0x14>
 8007460:	6a03      	ldr	r3, [r0, #32]
 8007462:	b90b      	cbnz	r3, 8007468 <__swsetup_r+0x14>
 8007464:	f7fe fffc 	bl	8006460 <__sinit>
 8007468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800746c:	0719      	lsls	r1, r3, #28
 800746e:	d422      	bmi.n	80074b6 <__swsetup_r+0x62>
 8007470:	06da      	lsls	r2, r3, #27
 8007472:	d407      	bmi.n	8007484 <__swsetup_r+0x30>
 8007474:	2209      	movs	r2, #9
 8007476:	602a      	str	r2, [r5, #0]
 8007478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800747c:	81a3      	strh	r3, [r4, #12]
 800747e:	f04f 30ff 	mov.w	r0, #4294967295
 8007482:	e033      	b.n	80074ec <__swsetup_r+0x98>
 8007484:	0758      	lsls	r0, r3, #29
 8007486:	d512      	bpl.n	80074ae <__swsetup_r+0x5a>
 8007488:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800748a:	b141      	cbz	r1, 800749e <__swsetup_r+0x4a>
 800748c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007490:	4299      	cmp	r1, r3
 8007492:	d002      	beq.n	800749a <__swsetup_r+0x46>
 8007494:	4628      	mov	r0, r5
 8007496:	f7ff f95d 	bl	8006754 <_free_r>
 800749a:	2300      	movs	r3, #0
 800749c:	6363      	str	r3, [r4, #52]	@ 0x34
 800749e:	89a3      	ldrh	r3, [r4, #12]
 80074a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80074a4:	81a3      	strh	r3, [r4, #12]
 80074a6:	2300      	movs	r3, #0
 80074a8:	6063      	str	r3, [r4, #4]
 80074aa:	6923      	ldr	r3, [r4, #16]
 80074ac:	6023      	str	r3, [r4, #0]
 80074ae:	89a3      	ldrh	r3, [r4, #12]
 80074b0:	f043 0308 	orr.w	r3, r3, #8
 80074b4:	81a3      	strh	r3, [r4, #12]
 80074b6:	6923      	ldr	r3, [r4, #16]
 80074b8:	b94b      	cbnz	r3, 80074ce <__swsetup_r+0x7a>
 80074ba:	89a3      	ldrh	r3, [r4, #12]
 80074bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80074c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c4:	d003      	beq.n	80074ce <__swsetup_r+0x7a>
 80074c6:	4621      	mov	r1, r4
 80074c8:	4628      	mov	r0, r5
 80074ca:	f000 f88b 	bl	80075e4 <__smakebuf_r>
 80074ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d2:	f013 0201 	ands.w	r2, r3, #1
 80074d6:	d00a      	beq.n	80074ee <__swsetup_r+0x9a>
 80074d8:	2200      	movs	r2, #0
 80074da:	60a2      	str	r2, [r4, #8]
 80074dc:	6962      	ldr	r2, [r4, #20]
 80074de:	4252      	negs	r2, r2
 80074e0:	61a2      	str	r2, [r4, #24]
 80074e2:	6922      	ldr	r2, [r4, #16]
 80074e4:	b942      	cbnz	r2, 80074f8 <__swsetup_r+0xa4>
 80074e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80074ea:	d1c5      	bne.n	8007478 <__swsetup_r+0x24>
 80074ec:	bd38      	pop	{r3, r4, r5, pc}
 80074ee:	0799      	lsls	r1, r3, #30
 80074f0:	bf58      	it	pl
 80074f2:	6962      	ldrpl	r2, [r4, #20]
 80074f4:	60a2      	str	r2, [r4, #8]
 80074f6:	e7f4      	b.n	80074e2 <__swsetup_r+0x8e>
 80074f8:	2000      	movs	r0, #0
 80074fa:	e7f7      	b.n	80074ec <__swsetup_r+0x98>
 80074fc:	2000001c 	.word	0x2000001c

08007500 <_raise_r>:
 8007500:	291f      	cmp	r1, #31
 8007502:	b538      	push	{r3, r4, r5, lr}
 8007504:	4605      	mov	r5, r0
 8007506:	460c      	mov	r4, r1
 8007508:	d904      	bls.n	8007514 <_raise_r+0x14>
 800750a:	2316      	movs	r3, #22
 800750c:	6003      	str	r3, [r0, #0]
 800750e:	f04f 30ff 	mov.w	r0, #4294967295
 8007512:	bd38      	pop	{r3, r4, r5, pc}
 8007514:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007516:	b112      	cbz	r2, 800751e <_raise_r+0x1e>
 8007518:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800751c:	b94b      	cbnz	r3, 8007532 <_raise_r+0x32>
 800751e:	4628      	mov	r0, r5
 8007520:	f000 f830 	bl	8007584 <_getpid_r>
 8007524:	4622      	mov	r2, r4
 8007526:	4601      	mov	r1, r0
 8007528:	4628      	mov	r0, r5
 800752a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800752e:	f000 b817 	b.w	8007560 <_kill_r>
 8007532:	2b01      	cmp	r3, #1
 8007534:	d00a      	beq.n	800754c <_raise_r+0x4c>
 8007536:	1c59      	adds	r1, r3, #1
 8007538:	d103      	bne.n	8007542 <_raise_r+0x42>
 800753a:	2316      	movs	r3, #22
 800753c:	6003      	str	r3, [r0, #0]
 800753e:	2001      	movs	r0, #1
 8007540:	e7e7      	b.n	8007512 <_raise_r+0x12>
 8007542:	2100      	movs	r1, #0
 8007544:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007548:	4620      	mov	r0, r4
 800754a:	4798      	blx	r3
 800754c:	2000      	movs	r0, #0
 800754e:	e7e0      	b.n	8007512 <_raise_r+0x12>

08007550 <raise>:
 8007550:	4b02      	ldr	r3, [pc, #8]	@ (800755c <raise+0xc>)
 8007552:	4601      	mov	r1, r0
 8007554:	6818      	ldr	r0, [r3, #0]
 8007556:	f7ff bfd3 	b.w	8007500 <_raise_r>
 800755a:	bf00      	nop
 800755c:	2000001c 	.word	0x2000001c

08007560 <_kill_r>:
 8007560:	b538      	push	{r3, r4, r5, lr}
 8007562:	4d07      	ldr	r5, [pc, #28]	@ (8007580 <_kill_r+0x20>)
 8007564:	2300      	movs	r3, #0
 8007566:	4604      	mov	r4, r0
 8007568:	4608      	mov	r0, r1
 800756a:	4611      	mov	r1, r2
 800756c:	602b      	str	r3, [r5, #0]
 800756e:	f7fa fa2b 	bl	80019c8 <_kill>
 8007572:	1c43      	adds	r3, r0, #1
 8007574:	d102      	bne.n	800757c <_kill_r+0x1c>
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	b103      	cbz	r3, 800757c <_kill_r+0x1c>
 800757a:	6023      	str	r3, [r4, #0]
 800757c:	bd38      	pop	{r3, r4, r5, pc}
 800757e:	bf00      	nop
 8007580:	20000bc0 	.word	0x20000bc0

08007584 <_getpid_r>:
 8007584:	f7fa ba18 	b.w	80019b8 <_getpid>

08007588 <_malloc_usable_size_r>:
 8007588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800758c:	1f18      	subs	r0, r3, #4
 800758e:	2b00      	cmp	r3, #0
 8007590:	bfbc      	itt	lt
 8007592:	580b      	ldrlt	r3, [r1, r0]
 8007594:	18c0      	addlt	r0, r0, r3
 8007596:	4770      	bx	lr

08007598 <__swhatbuf_r>:
 8007598:	b570      	push	{r4, r5, r6, lr}
 800759a:	460c      	mov	r4, r1
 800759c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075a0:	2900      	cmp	r1, #0
 80075a2:	b096      	sub	sp, #88	@ 0x58
 80075a4:	4615      	mov	r5, r2
 80075a6:	461e      	mov	r6, r3
 80075a8:	da0d      	bge.n	80075c6 <__swhatbuf_r+0x2e>
 80075aa:	89a3      	ldrh	r3, [r4, #12]
 80075ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80075b0:	f04f 0100 	mov.w	r1, #0
 80075b4:	bf14      	ite	ne
 80075b6:	2340      	movne	r3, #64	@ 0x40
 80075b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80075bc:	2000      	movs	r0, #0
 80075be:	6031      	str	r1, [r6, #0]
 80075c0:	602b      	str	r3, [r5, #0]
 80075c2:	b016      	add	sp, #88	@ 0x58
 80075c4:	bd70      	pop	{r4, r5, r6, pc}
 80075c6:	466a      	mov	r2, sp
 80075c8:	f000 f848 	bl	800765c <_fstat_r>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	dbec      	blt.n	80075aa <__swhatbuf_r+0x12>
 80075d0:	9901      	ldr	r1, [sp, #4]
 80075d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80075d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80075da:	4259      	negs	r1, r3
 80075dc:	4159      	adcs	r1, r3
 80075de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075e2:	e7eb      	b.n	80075bc <__swhatbuf_r+0x24>

080075e4 <__smakebuf_r>:
 80075e4:	898b      	ldrh	r3, [r1, #12]
 80075e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075e8:	079d      	lsls	r5, r3, #30
 80075ea:	4606      	mov	r6, r0
 80075ec:	460c      	mov	r4, r1
 80075ee:	d507      	bpl.n	8007600 <__smakebuf_r+0x1c>
 80075f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80075f4:	6023      	str	r3, [r4, #0]
 80075f6:	6123      	str	r3, [r4, #16]
 80075f8:	2301      	movs	r3, #1
 80075fa:	6163      	str	r3, [r4, #20]
 80075fc:	b003      	add	sp, #12
 80075fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007600:	ab01      	add	r3, sp, #4
 8007602:	466a      	mov	r2, sp
 8007604:	f7ff ffc8 	bl	8007598 <__swhatbuf_r>
 8007608:	9f00      	ldr	r7, [sp, #0]
 800760a:	4605      	mov	r5, r0
 800760c:	4639      	mov	r1, r7
 800760e:	4630      	mov	r0, r6
 8007610:	f7ff f914 	bl	800683c <_malloc_r>
 8007614:	b948      	cbnz	r0, 800762a <__smakebuf_r+0x46>
 8007616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800761a:	059a      	lsls	r2, r3, #22
 800761c:	d4ee      	bmi.n	80075fc <__smakebuf_r+0x18>
 800761e:	f023 0303 	bic.w	r3, r3, #3
 8007622:	f043 0302 	orr.w	r3, r3, #2
 8007626:	81a3      	strh	r3, [r4, #12]
 8007628:	e7e2      	b.n	80075f0 <__smakebuf_r+0xc>
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	6020      	str	r0, [r4, #0]
 800762e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007632:	81a3      	strh	r3, [r4, #12]
 8007634:	9b01      	ldr	r3, [sp, #4]
 8007636:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800763a:	b15b      	cbz	r3, 8007654 <__smakebuf_r+0x70>
 800763c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007640:	4630      	mov	r0, r6
 8007642:	f000 f81d 	bl	8007680 <_isatty_r>
 8007646:	b128      	cbz	r0, 8007654 <__smakebuf_r+0x70>
 8007648:	89a3      	ldrh	r3, [r4, #12]
 800764a:	f023 0303 	bic.w	r3, r3, #3
 800764e:	f043 0301 	orr.w	r3, r3, #1
 8007652:	81a3      	strh	r3, [r4, #12]
 8007654:	89a3      	ldrh	r3, [r4, #12]
 8007656:	431d      	orrs	r5, r3
 8007658:	81a5      	strh	r5, [r4, #12]
 800765a:	e7cf      	b.n	80075fc <__smakebuf_r+0x18>

0800765c <_fstat_r>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	4d07      	ldr	r5, [pc, #28]	@ (800767c <_fstat_r+0x20>)
 8007660:	2300      	movs	r3, #0
 8007662:	4604      	mov	r4, r0
 8007664:	4608      	mov	r0, r1
 8007666:	4611      	mov	r1, r2
 8007668:	602b      	str	r3, [r5, #0]
 800766a:	f7fa fa0d 	bl	8001a88 <_fstat>
 800766e:	1c43      	adds	r3, r0, #1
 8007670:	d102      	bne.n	8007678 <_fstat_r+0x1c>
 8007672:	682b      	ldr	r3, [r5, #0]
 8007674:	b103      	cbz	r3, 8007678 <_fstat_r+0x1c>
 8007676:	6023      	str	r3, [r4, #0]
 8007678:	bd38      	pop	{r3, r4, r5, pc}
 800767a:	bf00      	nop
 800767c:	20000bc0 	.word	0x20000bc0

08007680 <_isatty_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4d06      	ldr	r5, [pc, #24]	@ (800769c <_isatty_r+0x1c>)
 8007684:	2300      	movs	r3, #0
 8007686:	4604      	mov	r4, r0
 8007688:	4608      	mov	r0, r1
 800768a:	602b      	str	r3, [r5, #0]
 800768c:	f7fa fa0c 	bl	8001aa8 <_isatty>
 8007690:	1c43      	adds	r3, r0, #1
 8007692:	d102      	bne.n	800769a <_isatty_r+0x1a>
 8007694:	682b      	ldr	r3, [r5, #0]
 8007696:	b103      	cbz	r3, 800769a <_isatty_r+0x1a>
 8007698:	6023      	str	r3, [r4, #0]
 800769a:	bd38      	pop	{r3, r4, r5, pc}
 800769c:	20000bc0 	.word	0x20000bc0

080076a0 <_init>:
 80076a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a2:	bf00      	nop
 80076a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076a6:	bc08      	pop	{r3}
 80076a8:	469e      	mov	lr, r3
 80076aa:	4770      	bx	lr

080076ac <_fini>:
 80076ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ae:	bf00      	nop
 80076b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076b2:	bc08      	pop	{r3}
 80076b4:	469e      	mov	lr, r3
 80076b6:	4770      	bx	lr
