<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="BRIDGE.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CPU.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="D_REG.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="E_ALU.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="E_REG.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="F_PC.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="M_BE.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="M_CP0.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="M_REG.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="TC.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="W_REG.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1640673967" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1640673967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640746144" xil_pn:in_ck="-9174400556011810145" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1640746144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_REG.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_HILO.v"/>
      <outfile xil_pn:name="E_REG.v"/>
      <outfile xil_pn:name="F_PC.v"/>
      <outfile xil_pn:name="M_BE.v"/>
      <outfile xil_pn:name="M_CP0.v"/>
      <outfile xil_pn:name="M_DP.v"/>
      <outfile xil_pn:name="M_REG.v"/>
      <outfile xil_pn:name="SU.v"/>
      <outfile xil_pn:name="TC.v"/>
      <outfile xil_pn:name="W_REG.v"/>
      <outfile xil_pn:name="_CU.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="const.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mips_tb0.v"/>
    </transform>
    <transform xil_pn:end_ts="1640695662" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1640695662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640695662" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5896585006477243731" xil_pn:start_ts="1640695662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640673972" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1640673972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640746147" xil_pn:in_ck="-9174400556011810145" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1640746147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="D_EXT.v"/>
      <outfile xil_pn:name="D_GRF.v"/>
      <outfile xil_pn:name="D_NPC.v"/>
      <outfile xil_pn:name="D_REG.v"/>
      <outfile xil_pn:name="E_ALU.v"/>
      <outfile xil_pn:name="E_HILO.v"/>
      <outfile xil_pn:name="E_REG.v"/>
      <outfile xil_pn:name="F_PC.v"/>
      <outfile xil_pn:name="M_BE.v"/>
      <outfile xil_pn:name="M_CP0.v"/>
      <outfile xil_pn:name="M_DP.v"/>
      <outfile xil_pn:name="M_REG.v"/>
      <outfile xil_pn:name="SU.v"/>
      <outfile xil_pn:name="TC.v"/>
      <outfile xil_pn:name="W_REG.v"/>
      <outfile xil_pn:name="_CU.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="const.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mips_tb0.v"/>
    </transform>
    <transform xil_pn:end_ts="1640746152" xil_pn:in_ck="-9174400556011810145" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1089815328289170963" xil_pn:start_ts="1640746147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1640746153" xil_pn:in_ck="-6171439585533574072" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1822811617457189616" xil_pn:start_ts="1640746152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
