#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul  9 17:13:13 2020
# Process ID: 17620
# Current directory: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1696 C:\Users\Administrator\Desktop\K7325\DEMO\k719_ethernet_catch_broadcast\k719_ethernet_catch_broadcast.xpr
# Log file: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/vivado.log
# Journal file: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/k719_ethernet_catch_broadcast' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 909.973 ; gain = 273.379
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Jul  9 17:23:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Jul  9 17:24:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul  9 17:25:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[0]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[1]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[2]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[3]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:26]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_dv1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:32]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1361.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1518.684 ; gain = 558.609
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk1 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rxd2[0]} {rxd2[1]} {rxd2[2]} {rxd2[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {rxd_eth2[0]} {rxd_eth2[1]} {rxd_eth2[2]} {rxd_eth2[3]} {rxd_eth2[4]} {rxd_eth2[5]} {rxd_eth2[6]} {rxd_eth2[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {rxd_eth1[0]} {rxd_eth1[1]} {rxd_eth1[2]} {rxd_eth1[3]} {rxd_eth1[4]} {rxd_eth1[5]} {rxd_eth1[6]} {rxd_eth1[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {rxd1[0]} {rxd1[1]} {rxd1[2]} {rxd1[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list clk1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list clk2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list rxdv1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list rxdv2 ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul  9 17:28:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/synth_1/runme.log
[Thu Jul  9 17:28:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1600.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[0]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[1]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[2]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[3]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:26]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_dv1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:32]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Jul  9 17:33:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:24]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[0]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[1]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[2]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[3]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:26]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_dv1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_clk1_IBUF'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:28]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:32]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk1 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rxd2[0]} {rxd2[1]} {rxd2[2]} {rxd2[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {rxd_eth1[0]} {rxd_eth1[1]} {rxd_eth1[2]} {rxd_eth1[3]} {rxd_eth1[4]} {rxd_eth1[5]} {rxd_eth1[6]} {rxd_eth1[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {rxd_eth2[0]} {rxd_eth2[1]} {rxd_eth2[2]} {rxd_eth2[3]} {rxd_eth2[4]} {rxd_eth2[5]} {rxd_eth2[6]} {rxd_eth2[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {rxd1[0]} {rxd1[1]} {rxd1[2]} {rxd1[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list clk1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list clk2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list rxdv1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list rxdv2 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1769.270 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1769.270 ; gain = 0.000
[Thu Jul  9 17:38:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Jul  9 17:43:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[0]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[1]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[2]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
WARNING: [Vivado 12-507] No nets matched 'gmii_rxd1_IBUF[3]'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:25]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'gmii_rx_dv1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:27]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'clk1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:30]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:30]
WARNING: [Vivado 12-507] No nets matched 'clk1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'clk1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'clk1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:55]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'clk1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:74]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:74]
WARNING: [Vivado 12-507] No nets matched 'clk2'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:78]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:78]
WARNING: [Vivado 12-507] No nets matched 'clk1'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:90]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc:90]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.srcs/constrs_1/new/ethernet_catch_broadcast.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list gmii_rx_clk1_IBUF ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {rxd_eth2[0]} {rxd_eth2[1]} {rxd_eth2[2]} {rxd_eth2[3]} {rxd_eth2[4]} {rxd_eth2[5]} {rxd_eth2[6]} {rxd_eth2[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {rxd_eth1[0]} {rxd_eth1[1]} {rxd_eth1[2]} {rxd_eth1[3]} {rxd_eth1[4]} {rxd_eth1[5]} {rxd_eth1[6]} {rxd_eth1[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {rxd2[0]} {rxd2[1]} {rxd2[2]} {rxd2[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {rxd1[0]} {rxd1[1]} {rxd1[2]} {rxd1[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list rxdv1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list rxdv2 ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1769.270 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1769.270 ; gain = 0.000
[Thu Jul  9 17:46:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/K7325/DEMO/k719_ethernet_catch_broadcast/k719_ethernet_catch_broadcast.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  9 17:48:10 2020...
