
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000013c  00800200  00001ea0  00001f34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ea0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000043  0080033c  0080033c  00002070  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002070  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000338  00000000  00000000  000020cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000249f  00000000  00000000  00002404  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001274  00000000  00000000  000048a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001b0b  00000000  00000000  00005b17  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007a8  00000000  00000000  00007624  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000819  00000000  00000000  00007dcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000012ad  00000000  00000000  000085e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000258  00000000  00000000  00009892  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	e9 c3       	rjmp	.+2002   	; 0x860 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f7 c7       	rjmp	.+4078   	; 0x108c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	61 08       	sbc	r6, r1
      e6:	b3 08       	sbc	r11, r3
      e8:	b3 08       	sbc	r11, r3
      ea:	b3 08       	sbc	r11, r3
      ec:	b3 08       	sbc	r11, r3
      ee:	b3 08       	sbc	r11, r3
      f0:	b3 08       	sbc	r11, r3
      f2:	b3 08       	sbc	r11, r3
      f4:	61 08       	sbc	r6, r1
      f6:	b3 08       	sbc	r11, r3
      f8:	b3 08       	sbc	r11, r3
      fa:	b3 08       	sbc	r11, r3
      fc:	b3 08       	sbc	r11, r3
      fe:	b3 08       	sbc	r11, r3
     100:	b3 08       	sbc	r11, r3
     102:	b3 08       	sbc	r11, r3
     104:	63 08       	sbc	r6, r3
     106:	b3 08       	sbc	r11, r3
     108:	b3 08       	sbc	r11, r3
     10a:	b3 08       	sbc	r11, r3
     10c:	b3 08       	sbc	r11, r3
     10e:	b3 08       	sbc	r11, r3
     110:	b3 08       	sbc	r11, r3
     112:	b3 08       	sbc	r11, r3
     114:	b3 08       	sbc	r11, r3
     116:	b3 08       	sbc	r11, r3
     118:	b3 08       	sbc	r11, r3
     11a:	b3 08       	sbc	r11, r3
     11c:	b3 08       	sbc	r11, r3
     11e:	b3 08       	sbc	r11, r3
     120:	b3 08       	sbc	r11, r3
     122:	b3 08       	sbc	r11, r3
     124:	63 08       	sbc	r6, r3
     126:	b3 08       	sbc	r11, r3
     128:	b3 08       	sbc	r11, r3
     12a:	b3 08       	sbc	r11, r3
     12c:	b3 08       	sbc	r11, r3
     12e:	b3 08       	sbc	r11, r3
     130:	b3 08       	sbc	r11, r3
     132:	b3 08       	sbc	r11, r3
     134:	b3 08       	sbc	r11, r3
     136:	b3 08       	sbc	r11, r3
     138:	b3 08       	sbc	r11, r3
     13a:	b3 08       	sbc	r11, r3
     13c:	b3 08       	sbc	r11, r3
     13e:	b3 08       	sbc	r11, r3
     140:	b3 08       	sbc	r11, r3
     142:	b3 08       	sbc	r11, r3
     144:	af 08       	sbc	r10, r15
     146:	b3 08       	sbc	r11, r3
     148:	b3 08       	sbc	r11, r3
     14a:	b3 08       	sbc	r11, r3
     14c:	b3 08       	sbc	r11, r3
     14e:	b3 08       	sbc	r11, r3
     150:	b3 08       	sbc	r11, r3
     152:	b3 08       	sbc	r11, r3
     154:	8c 08       	sbc	r8, r12
     156:	b3 08       	sbc	r11, r3
     158:	b3 08       	sbc	r11, r3
     15a:	b3 08       	sbc	r11, r3
     15c:	b3 08       	sbc	r11, r3
     15e:	b3 08       	sbc	r11, r3
     160:	b3 08       	sbc	r11, r3
     162:	b3 08       	sbc	r11, r3
     164:	b3 08       	sbc	r11, r3
     166:	b3 08       	sbc	r11, r3
     168:	b3 08       	sbc	r11, r3
     16a:	b3 08       	sbc	r11, r3
     16c:	b3 08       	sbc	r11, r3
     16e:	b3 08       	sbc	r11, r3
     170:	b3 08       	sbc	r11, r3
     172:	b3 08       	sbc	r11, r3
     174:	80 08       	sbc	r8, r0
     176:	b3 08       	sbc	r11, r3
     178:	b3 08       	sbc	r11, r3
     17a:	b3 08       	sbc	r11, r3
     17c:	b3 08       	sbc	r11, r3
     17e:	b3 08       	sbc	r11, r3
     180:	b3 08       	sbc	r11, r3
     182:	b3 08       	sbc	r11, r3
     184:	9e 08       	sbc	r9, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ea       	ldi	r30, 0xA0	; 160
     19e:	fe e1       	ldi	r31, 0x1E	; 30
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 33       	cpi	r26, 0x3C	; 60
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ac e3       	ldi	r26, 0x3C	; 60
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 37       	cpi	r26, 0x7F	; 127
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	23 d6       	rcall	.+3142   	; 0xe08 <main>
     1c2:	0c 94 4e 0f 	jmp	0x1e9c	; 0x1e9c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	c0 d6       	rcall	.+3456   	; 0xf54 <SPI_init>
     1d4:	d5 d5       	rcall	.+2986   	; 0xd80 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	d2 d5       	rcall	.+2980   	; 0xd8a <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	83 e1       	ldi	r24, 0x13	; 19
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 45 0b 	call	0x168a	; 0x168a <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	ed d5       	rcall	.+3034   	; 0xde0 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	e9 d5       	rcall	.+3026   	; 0xde0 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	e5 d5       	rcall	.+3018   	; 0xde0 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	b8 d5       	rcall	.+2928   	; 0xd8a <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	8e e3       	ldi	r24, 0x3E	; 62
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 45 0b 	call	0x168a	; 0x168a <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	93 d5       	rcall	.+2854   	; 0xd8a <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	88 d5       	rcall	.+2832   	; 0xda6 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	81 d5       	rcall	.+2818   	; 0xda6 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	7c d5       	rcall	.+2808   	; 0xda6 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	62 d5       	rcall	.+2756   	; 0xda6 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	68 d5       	rcall	.+2768   	; 0xdc4 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	2c d5       	rcall	.+2648   	; 0xd8a <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	29 d5       	rcall	.+2642   	; 0xd8a <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	1c d5       	rcall	.+2616   	; 0xd8a <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	02 d5       	rcall	.+2564   	; 0xd8a <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 49 03 	sts	0x0349, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	ff d4       	rcall	.+2558   	; 0xde0 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	fb d4       	rcall	.+2550   	; 0xde0 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 49 03 	sts	0x0349, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 51 03 	lds	r24, 0x0351
     484:	90 91 52 03 	lds	r25, 0x0352
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 52 03 	sts	0x0352, r1
     490:	10 92 51 03 	sts	0x0351, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 52 03 	sts	0x0352, r25
     4b8:	80 93 51 03 	sts	0x0351, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	b3 d5       	rcall	.+2918   	; 0x1034 <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	ac d5       	rcall	.+2904   	; 0x1048 <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <update_control_values>:
int last_shooter = 0;
volatile uint8_t rx_int_flag;
extern int max_motor_value; 


void update_control_values(void){
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
     500:	cd b7       	in	r28, 0x3d	; 61
     502:	de b7       	in	r29, 0x3e	; 62
     504:	68 97       	sbiw	r28, 0x18	; 24
     506:	0f b6       	in	r0, 0x3f	; 63
     508:	f8 94       	cli
     50a:	de bf       	out	0x3e, r29	; 62
     50c:	0f be       	out	0x3f, r0	; 63
     50e:	cd bf       	out	0x3d, r28	; 61
	clr_bit(TIMSK3, TOIE3);	
     510:	e1 e7       	ldi	r30, 0x71	; 113
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	80 81       	ld	r24, Z
     516:	8e 7f       	andi	r24, 0xFE	; 254
     518:	80 83       	st	Z, r24
	printf("updating control values \n");
     51a:	8d e5       	ldi	r24, 0x5D	; 93
     51c:	92 e0       	ldi	r25, 0x02	; 2
     51e:	0e 94 45 0b 	call	0x168a	; 0x168a <puts>
	Message recieve_msg = CAN_recieve();
     522:	ce 01       	movw	r24, r28
     524:	01 96       	adiw	r24, 0x01	; 1
     526:	ed de       	rcall	.-550    	; 0x302 <CAN_recieve>
	if(recieve_msg.ID == PLAY_ID){
     528:	89 81       	ldd	r24, Y+1	; 0x01
     52a:	9a 81       	ldd	r25, Y+2	; 0x02
     52c:	03 97       	sbiw	r24, 0x03	; 3
     52e:	19 f5       	brne	.+70     	; 0x576 <update_control_values+0x7a>
		
		servo_controller = recieve_msg.data[0];
     530:	8d 81       	ldd	r24, Y+5	; 0x05
     532:	80 93 57 03 	sts	0x0357, r24
		motor_controller = recieve_msg.data[1];
     536:	8e 81       	ldd	r24, Y+6	; 0x06
     538:	80 93 58 03 	sts	0x0358, r24
		int shooter = recieve_msg.data[2];
     53c:	8f 81       	ldd	r24, Y+7	; 0x07
     53e:	90 e0       	ldi	r25, 0x00	; 0
		if (shooter == 0){
     540:	00 97       	sbiw	r24, 0x00	; 0
     542:	29 f4       	brne	.+10     	; 0x54e <update_control_values+0x52>
			last_shooter = 0;
     544:	10 92 3d 03 	sts	0x033D, r1
     548:	10 92 3c 03 	sts	0x033C, r1
     54c:	0e c0       	rjmp	.+28     	; 0x56a <update_control_values+0x6e>
			} if (shooter != last_shooter){
     54e:	20 91 3c 03 	lds	r18, 0x033C
     552:	30 91 3d 03 	lds	r19, 0x033D
     556:	82 17       	cp	r24, r18
     558:	93 07       	cpc	r25, r19
     55a:	39 f0       	breq	.+14     	; 0x56a <update_control_values+0x6e>
			
			solenoid_shoot();
     55c:	e2 d3       	rcall	.+1988   	; 0xd22 <solenoid_shoot>
			
			last_shooter = 1;
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	90 93 3d 03 	sts	0x033D, r25
     566:	80 93 3c 03 	sts	0x033C, r24
		}
	set_bit(TIMSK3, TOIE3);
     56a:	e1 e7       	ldi	r30, 0x71	; 113
     56c:	f0 e0       	ldi	r31, 0x00	; 0
     56e:	80 81       	ld	r24, Z
     570:	81 60       	ori	r24, 0x01	; 1
     572:	80 83       	st	Z, r24
     574:	10 c0       	rjmp	.+32     	; 0x596 <update_control_values+0x9a>
	}else{
		Message error_msg = {ERROR_ID, 1, {0}};
     576:	ce 01       	movw	r24, r28
     578:	0d 96       	adiw	r24, 0x0d	; 13
     57a:	2c e0       	ldi	r18, 0x0C	; 12
     57c:	fc 01       	movw	r30, r24
     57e:	11 92       	st	Z+, r1
     580:	2a 95       	dec	r18
     582:	e9 f7       	brne	.-6      	; 0x57e <update_control_values+0x82>
     584:	24 e0       	ldi	r18, 0x04	; 4
     586:	30 e0       	ldi	r19, 0x00	; 0
     588:	3e 87       	std	Y+14, r19	; 0x0e
     58a:	2d 87       	std	Y+13, r18	; 0x0d
     58c:	21 e0       	ldi	r18, 0x01	; 1
     58e:	30 e0       	ldi	r19, 0x00	; 0
     590:	38 8b       	std	Y+16, r19	; 0x10
     592:	2f 87       	std	Y+15, r18	; 0x0f
		CAN_send(&error_msg);
     594:	6f de       	rcall	.-802    	; 0x274 <CAN_send>
		current_state == IDLE;
		
	}
}
     596:	68 96       	adiw	r28, 0x18	; 24
     598:	0f b6       	in	r0, 0x3f	; 63
     59a:	f8 94       	cli
     59c:	de bf       	out	0x3e, r29	; 62
     59e:	0f be       	out	0x3f, r0	; 63
     5a0:	cd bf       	out	0x3d, r28	; 61
     5a2:	df 91       	pop	r29
     5a4:	cf 91       	pop	r28
     5a6:	08 95       	ret

000005a8 <update_input>:

void update_input(void){
     5a8:	cf 92       	push	r12
     5aa:	df 92       	push	r13
     5ac:	ef 92       	push	r14
     5ae:	ff 92       	push	r15
     5b0:	0f 93       	push	r16
     5b2:	1f 93       	push	r17
     5b4:	cf 93       	push	r28
     5b6:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     5b8:	c1 e7       	ldi	r28, 0x71	; 113
     5ba:	d0 e0       	ldi	r29, 0x00	; 0
     5bc:	88 81       	ld	r24, Y
     5be:	8e 7f       	andi	r24, 0xFE	; 254
     5c0:	88 83       	st	Y, r24
	motor_power(motor_PID(motor_controller, Kp, Ki, Kd));
     5c2:	c0 90 59 03 	lds	r12, 0x0359
     5c6:	d0 90 5a 03 	lds	r13, 0x035A
     5ca:	e0 90 5b 03 	lds	r14, 0x035B
     5ce:	f0 90 5c 03 	lds	r15, 0x035C
     5d2:	00 91 53 03 	lds	r16, 0x0353
     5d6:	10 91 54 03 	lds	r17, 0x0354
     5da:	20 91 55 03 	lds	r18, 0x0355
     5de:	30 91 56 03 	lds	r19, 0x0356
     5e2:	40 91 5d 03 	lds	r20, 0x035D
     5e6:	50 91 5e 03 	lds	r21, 0x035E
     5ea:	60 91 5f 03 	lds	r22, 0x035F
     5ee:	70 91 60 03 	lds	r23, 0x0360
     5f2:	80 91 58 03 	lds	r24, 0x0358
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	6a d2       	rcall	.+1236   	; 0xace <motor_PID>
     5fa:	77 d1       	rcall	.+750    	; 0x8ea <motor_power>
	servo_set_pos(servo_controller);
     5fc:	80 91 57 03 	lds	r24, 0x0357
     600:	5d d3       	rcall	.+1722   	; 0xcbc <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     602:	88 81       	ld	r24, Y
     604:	81 60       	ori	r24, 0x01	; 1
     606:	88 83       	st	Y, r24
	timer_flag = 0;
     608:	10 92 3f 03 	sts	0x033F, r1
     60c:	10 92 3e 03 	sts	0x033E, r1
}
     610:	df 91       	pop	r29
     612:	cf 91       	pop	r28
     614:	1f 91       	pop	r17
     616:	0f 91       	pop	r16
     618:	ff 90       	pop	r15
     61a:	ef 90       	pop	r14
     61c:	df 90       	pop	r13
     61e:	cf 90       	pop	r12
     620:	08 95       	ret

00000622 <end_game>:

void end_game(void){
     622:	0f 93       	push	r16
     624:	1f 93       	push	r17
     626:	cf 93       	push	r28
     628:	df 93       	push	r29
     62a:	cd b7       	in	r28, 0x3d	; 61
     62c:	de b7       	in	r29, 0x3e	; 62
     62e:	2c 97       	sbiw	r28, 0x0c	; 12
     630:	0f b6       	in	r0, 0x3f	; 63
     632:	f8 94       	cli
     634:	de bf       	out	0x3e, r29	; 62
     636:	0f be       	out	0x3f, r0	; 63
     638:	cd bf       	out	0x3d, r28	; 61
	Message end_game_msg = {SCORE_ID, 1, {0}};
     63a:	8e 01       	movw	r16, r28
     63c:	0f 5f       	subi	r16, 0xFF	; 255
     63e:	1f 4f       	sbci	r17, 0xFF	; 255
     640:	8c e0       	ldi	r24, 0x0C	; 12
     642:	f8 01       	movw	r30, r16
     644:	11 92       	st	Z+, r1
     646:	8a 95       	dec	r24
     648:	e9 f7       	brne	.-6      	; 0x644 <end_game+0x22>
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	9a 83       	std	Y+2, r25	; 0x02
     650:	89 83       	std	Y+1, r24	; 0x01
     652:	9c 83       	std	Y+4, r25	; 0x04
     654:	8b 83       	std	Y+3, r24	; 0x03
	printf("Sender melding om SCORE\n");
     656:	86 e7       	ldi	r24, 0x76	; 118
     658:	92 e0       	ldi	r25, 0x02	; 2
     65a:	0e 94 45 0b 	call	0x168a	; 0x168a <puts>
	CAN_send(&end_game_msg);
     65e:	c8 01       	movw	r24, r16
     660:	09 de       	rcall	.-1006   	; 0x274 <CAN_send>
}
     662:	2c 96       	adiw	r28, 0x0c	; 12
     664:	0f b6       	in	r0, 0x3f	; 63
     666:	f8 94       	cli
     668:	de bf       	out	0x3e, r29	; 62
     66a:	0f be       	out	0x3f, r0	; 63
     66c:	cd bf       	out	0x3d, r28	; 61
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	1f 91       	pop	r17
     674:	0f 91       	pop	r16
     676:	08 95       	ret

00000678 <USB_play_game>:

void USB_play_game(){		
	while(!IR_score() && current_state == USB){
     678:	11 c0       	rjmp	.+34     	; 0x69c <USB_play_game+0x24>
		if(rx_int_flag){
     67a:	80 91 49 03 	lds	r24, 0x0349
     67e:	81 11       	cpse	r24, r1
			update_control_values();
     680:	3d df       	rcall	.-390    	; 0x4fc <update_control_values>
		}if(timer_flag == 1){
     682:	80 91 3e 03 	lds	r24, 0x033E
     686:	90 91 3f 03 	lds	r25, 0x033F
     68a:	01 97       	sbiw	r24, 0x01	; 1
     68c:	09 f4       	brne	.+2      	; 0x690 <USB_play_game+0x18>
			update_input();
     68e:	8c df       	rcall	.-232    	; 0x5a8 <update_input>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     690:	8f e3       	ldi	r24, 0x3F	; 63
     692:	9f e1       	ldi	r25, 0x1F	; 31
     694:	01 97       	sbiw	r24, 0x01	; 1
     696:	f1 f7       	brne	.-4      	; 0x694 <USB_play_game+0x1c>
     698:	00 c0       	rjmp	.+0      	; 0x69a <USB_play_game+0x22>
     69a:	00 00       	nop
	printf("Sender melding om SCORE\n");
	CAN_send(&end_game_msg);
}

void USB_play_game(){		
	while(!IR_score() && current_state == USB){
     69c:	0d d1       	rcall	.+538    	; 0x8b8 <IR_score>
     69e:	89 2b       	or	r24, r25
     6a0:	21 f4       	brne	.+8      	; 0x6aa <USB_play_game+0x32>
     6a2:	80 91 68 03 	lds	r24, 0x0368
     6a6:	81 30       	cpi	r24, 0x01	; 1
     6a8:	41 f3       	breq	.-48     	; 0x67a <USB_play_game+0x2>
		}if(timer_flag == 1){
			update_input();
		}
	_delay_ms(2);
	}
	end_game();
     6aa:	bb df       	rcall	.-138    	; 0x622 <end_game>
	printf("IDLE STATE\n");
     6ac:	8e e8       	ldi	r24, 0x8E	; 142
     6ae:	92 e0       	ldi	r25, 0x02	; 2
     6b0:	ec d7       	rcall	.+4056   	; 0x168a <puts>
	current_state = IDLE;  //waiting for message about new game
     6b2:	10 92 68 03 	sts	0x0368, r1
     6b6:	08 95       	ret

000006b8 <set_USB_mode>:
}

void set_USB_mode(difficulty mode){
	if(mode == EASY){
     6b8:	81 11       	cpse	r24, r1
     6ba:	25 c0       	rjmp	.+74     	; 0x706 <set_USB_mode+0x4e>
		Kp = 0.9;
     6bc:	86 e6       	ldi	r24, 0x66	; 102
     6be:	96 e6       	ldi	r25, 0x66	; 102
     6c0:	a6 e6       	ldi	r26, 0x66	; 102
     6c2:	bf e3       	ldi	r27, 0x3F	; 63
     6c4:	80 93 5d 03 	sts	0x035D, r24
     6c8:	90 93 5e 03 	sts	0x035E, r25
     6cc:	a0 93 5f 03 	sts	0x035F, r26
     6d0:	b0 93 60 03 	sts	0x0360, r27
		Kd = 0.07;
     6d4:	89 e2       	ldi	r24, 0x29	; 41
     6d6:	9c e5       	ldi	r25, 0x5C	; 92
     6d8:	af e8       	ldi	r26, 0x8F	; 143
     6da:	bd e3       	ldi	r27, 0x3D	; 61
     6dc:	80 93 59 03 	sts	0x0359, r24
     6e0:	90 93 5a 03 	sts	0x035A, r25
     6e4:	a0 93 5b 03 	sts	0x035B, r26
     6e8:	b0 93 5c 03 	sts	0x035C, r27
		Ki = 0.1;
     6ec:	8d ec       	ldi	r24, 0xCD	; 205
     6ee:	9c ec       	ldi	r25, 0xCC	; 204
     6f0:	ac ec       	ldi	r26, 0xCC	; 204
     6f2:	bd e3       	ldi	r27, 0x3D	; 61
     6f4:	80 93 53 03 	sts	0x0353, r24
     6f8:	90 93 54 03 	sts	0x0354, r25
     6fc:	a0 93 55 03 	sts	0x0355, r26
     700:	b0 93 56 03 	sts	0x0356, r27
     704:	08 95       	ret
	}else if(mode == MEDIUM){
     706:	81 30       	cpi	r24, 0x01	; 1
     708:	29 f5       	brne	.+74     	; 0x754 <set_USB_mode+0x9c>
		Kp = 0.95;
     70a:	83 e3       	ldi	r24, 0x33	; 51
     70c:	93 e3       	ldi	r25, 0x33	; 51
     70e:	a3 e7       	ldi	r26, 0x73	; 115
     710:	bf e3       	ldi	r27, 0x3F	; 63
     712:	80 93 5d 03 	sts	0x035D, r24
     716:	90 93 5e 03 	sts	0x035E, r25
     71a:	a0 93 5f 03 	sts	0x035F, r26
     71e:	b0 93 60 03 	sts	0x0360, r27
		Kd = 0.1;
     722:	8d ec       	ldi	r24, 0xCD	; 205
     724:	9c ec       	ldi	r25, 0xCC	; 204
     726:	ac ec       	ldi	r26, 0xCC	; 204
     728:	bd e3       	ldi	r27, 0x3D	; 61
     72a:	80 93 59 03 	sts	0x0359, r24
     72e:	90 93 5a 03 	sts	0x035A, r25
     732:	a0 93 5b 03 	sts	0x035B, r26
     736:	b0 93 5c 03 	sts	0x035C, r27
		Ki = 0.05;
     73a:	8d ec       	ldi	r24, 0xCD	; 205
     73c:	9c ec       	ldi	r25, 0xCC	; 204
     73e:	ac e4       	ldi	r26, 0x4C	; 76
     740:	bd e3       	ldi	r27, 0x3D	; 61
     742:	80 93 53 03 	sts	0x0353, r24
     746:	90 93 54 03 	sts	0x0354, r25
     74a:	a0 93 55 03 	sts	0x0355, r26
     74e:	b0 93 56 03 	sts	0x0356, r27
     752:	08 95       	ret
	}else if(mode == HARD){
     754:	82 30       	cpi	r24, 0x02	; 2
     756:	21 f5       	brne	.+72     	; 0x7a0 <set_USB_mode+0xe8>
		Kp = 1;
     758:	80 e0       	ldi	r24, 0x00	; 0
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	a0 e8       	ldi	r26, 0x80	; 128
     75e:	bf e3       	ldi	r27, 0x3F	; 63
     760:	80 93 5d 03 	sts	0x035D, r24
     764:	90 93 5e 03 	sts	0x035E, r25
     768:	a0 93 5f 03 	sts	0x035F, r26
     76c:	b0 93 60 03 	sts	0x0360, r27
		Kd = 0.1;
     770:	8d ec       	ldi	r24, 0xCD	; 205
     772:	9c ec       	ldi	r25, 0xCC	; 204
     774:	ac ec       	ldi	r26, 0xCC	; 204
     776:	bd e3       	ldi	r27, 0x3D	; 61
     778:	80 93 59 03 	sts	0x0359, r24
     77c:	90 93 5a 03 	sts	0x035A, r25
     780:	a0 93 5b 03 	sts	0x035B, r26
     784:	b0 93 5c 03 	sts	0x035C, r27
		Ki = 0.01;
     788:	8a e0       	ldi	r24, 0x0A	; 10
     78a:	97 ed       	ldi	r25, 0xD7	; 215
     78c:	a3 e2       	ldi	r26, 0x23	; 35
     78e:	bc e3       	ldi	r27, 0x3C	; 60
     790:	80 93 53 03 	sts	0x0353, r24
     794:	90 93 54 03 	sts	0x0354, r25
     798:	a0 93 55 03 	sts	0x0355, r26
     79c:	b0 93 56 03 	sts	0x0356, r27
     7a0:	08 95       	ret

000007a2 <set_PS2_mode>:
	}
}

void set_PS2_mode(difficulty mode){
	if(mode == EASY){
     7a2:	81 11       	cpse	r24, r1
     7a4:	07 c0       	rjmp	.+14     	; 0x7b4 <set_PS2_mode+0x12>
		max_motor_value = SPEED_EASY;
     7a6:	86 e9       	ldi	r24, 0x96	; 150
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	90 93 47 03 	sts	0x0347, r25
     7ae:	80 93 46 03 	sts	0x0346, r24
     7b2:	08 95       	ret
	}else if(mode == MEDIUM){
     7b4:	81 30       	cpi	r24, 0x01	; 1
     7b6:	39 f4       	brne	.+14     	; 0x7c6 <set_PS2_mode+0x24>
		max_motor_value = SPEED_MEDIUM;
     7b8:	84 eb       	ldi	r24, 0xB4	; 180
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	90 93 47 03 	sts	0x0347, r25
     7c0:	80 93 46 03 	sts	0x0346, r24
     7c4:	08 95       	ret
	}else if(mode == HARD){
     7c6:	82 30       	cpi	r24, 0x02	; 2
     7c8:	31 f4       	brne	.+12     	; 0x7d6 <set_PS2_mode+0x34>
		max_motor_value = SPEED_HARD;
     7ca:	81 ee       	ldi	r24, 0xE1	; 225
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	90 93 47 03 	sts	0x0347, r25
     7d2:	80 93 46 03 	sts	0x0346, r24
     7d6:	08 95       	ret

000007d8 <PS2_update_input>:
	}
}

void PS2_update_input(void){
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
	
	clr_bit(TIMSK3, TOIE3);
     7dc:	c1 e7       	ldi	r28, 0x71	; 113
     7de:	d0 e0       	ldi	r29, 0x00	; 0
     7e0:	88 81       	ld	r24, Y
     7e2:	8e 7f       	andi	r24, 0xFE	; 254
     7e4:	88 83       	st	Y, r24
	motor_velocity_control(motor_controller);
     7e6:	80 91 58 03 	lds	r24, 0x0358
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	12 d2       	rcall	.+1060   	; 0xc12 <motor_velocity_control>
	servo_set_pos(servo_controller);
     7ee:	80 91 57 03 	lds	r24, 0x0357
     7f2:	64 d2       	rcall	.+1224   	; 0xcbc <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     7f4:	88 81       	ld	r24, Y
     7f6:	81 60       	ori	r24, 0x01	; 1
     7f8:	88 83       	st	Y, r24
	timer_flag = 0;
     7fa:	10 92 3f 03 	sts	0x033F, r1
     7fe:	10 92 3e 03 	sts	0x033E, r1
}
     802:	df 91       	pop	r29
     804:	cf 91       	pop	r28
     806:	08 95       	ret

00000808 <PS2_play_game>:

void PS2_play_game(){	
	while(!IR_score() && current_state == PS2){
     808:	11 c0       	rjmp	.+34     	; 0x82c <PS2_play_game+0x24>
		if(rx_int_flag){
     80a:	80 91 49 03 	lds	r24, 0x0349
     80e:	81 11       	cpse	r24, r1
			update_control_values();
     810:	75 de       	rcall	.-790    	; 0x4fc <update_control_values>
			}if(timer_flag == 1){
     812:	80 91 3e 03 	lds	r24, 0x033E
     816:	90 91 3f 03 	lds	r25, 0x033F
     81a:	01 97       	sbiw	r24, 0x01	; 1
     81c:	09 f4       	brne	.+2      	; 0x820 <PS2_play_game+0x18>
			PS2_update_input();
     81e:	dc df       	rcall	.-72     	; 0x7d8 <PS2_update_input>
     820:	8f e3       	ldi	r24, 0x3F	; 63
     822:	9f e1       	ldi	r25, 0x1F	; 31
     824:	01 97       	sbiw	r24, 0x01	; 1
     826:	f1 f7       	brne	.-4      	; 0x824 <PS2_play_game+0x1c>
     828:	00 c0       	rjmp	.+0      	; 0x82a <PS2_play_game+0x22>
     82a:	00 00       	nop
	set_bit(TIMSK3, TOIE3);
	timer_flag = 0;
}

void PS2_play_game(){	
	while(!IR_score() && current_state == PS2){
     82c:	45 d0       	rcall	.+138    	; 0x8b8 <IR_score>
     82e:	89 2b       	or	r24, r25
     830:	21 f4       	brne	.+8      	; 0x83a <PS2_play_game+0x32>
     832:	80 91 68 03 	lds	r24, 0x0368
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	41 f3       	breq	.-48     	; 0x80a <PS2_play_game+0x2>
			}if(timer_flag == 1){
			PS2_update_input();
		}
		_delay_ms(2);
	}
	printf("ADC: %d\n", ADC_read());	
     83a:	1d de       	rcall	.-966    	; 0x476 <ADC_read>
     83c:	9f 93       	push	r25
     83e:	8f 93       	push	r24
     840:	89 e9       	ldi	r24, 0x99	; 153
     842:	92 e0       	ldi	r25, 0x02	; 2
     844:	9f 93       	push	r25
     846:	8f 93       	push	r24
     848:	0f d7       	rcall	.+3614   	; 0x1668 <printf>
	end_game();
     84a:	eb de       	rcall	.-554    	; 0x622 <end_game>
	printf("END GAME\n");
     84c:	82 ea       	ldi	r24, 0xA2	; 162
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	1c d7       	rcall	.+3640   	; 0x168a <puts>
	current_state = IDLE;  //waiting for message about new game
     852:	10 92 68 03 	sts	0x0368, r1
     856:	0f 90       	pop	r0
     858:	0f 90       	pop	r0
     85a:	0f 90       	pop	r0
     85c:	0f 90       	pop	r0
     85e:	08 95       	ret

00000860 <__vector_35>:
}


ISR(TIMER3_OVF_vect){
     860:	1f 92       	push	r1
     862:	0f 92       	push	r0
     864:	0f b6       	in	r0, 0x3f	; 63
     866:	0f 92       	push	r0
     868:	11 24       	eor	r1, r1
     86a:	8f 93       	push	r24
     86c:	9f 93       	push	r25
	timer_flag = 1;
     86e:	81 e0       	ldi	r24, 0x01	; 1
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	90 93 3f 03 	sts	0x033F, r25
     876:	80 93 3e 03 	sts	0x033E, r24

     87a:	9f 91       	pop	r25
     87c:	8f 91       	pop	r24
     87e:	0f 90       	pop	r0
     880:	0f be       	out	0x3f, r0	; 63
     882:	0f 90       	pop	r0
     884:	1f 90       	pop	r1
     886:	18 95       	reti

00000888 <IR_digital_filter>:
#include "ADC_driver.h"
#include <stdio.h>



int IR_digital_filter(void){
     888:	0f 93       	push	r16
     88a:	1f 93       	push	r17
     88c:	cf 93       	push	r28
     88e:	df 93       	push	r29
     890:	c4 e0       	ldi	r28, 0x04	; 4
     892:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     894:	00 e0       	ldi	r16, 0x00	; 0
     896:	10 e0       	ldi	r17, 0x00	; 0

	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     898:	ee dd       	rcall	.-1060   	; 0x476 <ADC_read>
     89a:	08 0f       	add	r16, r24
     89c:	19 1f       	adc	r17, r25
     89e:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;

	for(int i = 0 ; i < 4 ; i++){
     8a0:	20 97       	sbiw	r28, 0x00	; 0
     8a2:	d1 f7       	brne	.-12     	; 0x898 <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	
	return total_read_value/4;
}
     8a4:	c8 01       	movw	r24, r16
     8a6:	96 95       	lsr	r25
     8a8:	87 95       	ror	r24
     8aa:	96 95       	lsr	r25
     8ac:	87 95       	ror	r24
     8ae:	df 91       	pop	r29
     8b0:	cf 91       	pop	r28
     8b2:	1f 91       	pop	r17
     8b4:	0f 91       	pop	r16
     8b6:	08 95       	ret

000008b8 <IR_score>:

int IR_score(){
	if(IR_digital_filter() < 30){
     8b8:	e7 df       	rcall	.-50     	; 0x888 <IR_digital_filter>
     8ba:	21 e0       	ldi	r18, 0x01	; 1
     8bc:	30 e0       	ldi	r19, 0x00	; 0
     8be:	4e 97       	sbiw	r24, 0x1e	; 30
     8c0:	14 f0       	brlt	.+4      	; 0x8c6 <IR_score+0xe>
     8c2:	20 e0       	ldi	r18, 0x00	; 0
     8c4:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     8c6:	c9 01       	movw	r24, r18
     8c8:	08 95       	ret

000008ca <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     8ca:	80 91 63 03 	lds	r24, 0x0363
     8ce:	81 30       	cpi	r24, 0x01	; 1
     8d0:	31 f4       	brne	.+12     	; 0x8de <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     8d2:	e2 e0       	ldi	r30, 0x02	; 2
     8d4:	f1 e0       	ldi	r31, 0x01	; 1
     8d6:	80 81       	ld	r24, Z
     8d8:	8d 7f       	andi	r24, 0xFD	; 253
     8da:	80 83       	st	Z, r24
     8dc:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     8de:	e2 e0       	ldi	r30, 0x02	; 2
     8e0:	f1 e0       	ldi	r31, 0x01	; 1
     8e2:	80 81       	ld	r24, Z
     8e4:	82 60       	ori	r24, 0x02	; 2
     8e6:	80 83       	st	Z, r24
     8e8:	08 95       	ret

000008ea <motor_power>:
	set_bit(TIMSK3, TOIE3);
	
}


void motor_power(int motor_input){
     8ea:	cf 93       	push	r28
     8ec:	c8 2f       	mov	r28, r24
	motor_set_dir();
     8ee:	ed df       	rcall	.-38     	; 0x8ca <motor_set_dir>
	DAC_send_data(motor_input);
     8f0:	8c 2f       	mov	r24, r28
     8f2:	f1 dd       	rcall	.-1054   	; 0x4d6 <DAC_send_data>
}
     8f4:	cf 91       	pop	r28
     8f6:	08 95       	ret

000008f8 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     8f8:	e2 e0       	ldi	r30, 0x02	; 2
     8fa:	f1 e0       	ldi	r31, 0x01	; 1
     8fc:	80 81       	ld	r24, Z
     8fe:	8f 7b       	andi	r24, 0xBF	; 191
     900:	80 83       	st	Z, r24
     902:	2f ef       	ldi	r18, 0xFF	; 255
     904:	8a e6       	ldi	r24, 0x6A	; 106
     906:	93 e0       	ldi	r25, 0x03	; 3
     908:	21 50       	subi	r18, 0x01	; 1
     90a:	80 40       	sbci	r24, 0x00	; 0
     90c:	90 40       	sbci	r25, 0x00	; 0
     90e:	e1 f7       	brne	.-8      	; 0x908 <motor_reset_encoder+0x10>
     910:	00 c0       	rjmp	.+0      	; 0x912 <motor_reset_encoder+0x1a>
     912:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     914:	80 81       	ld	r24, Z
     916:	80 64       	ori	r24, 0x40	; 64
     918:	80 83       	st	Z, r24
     91a:	08 95       	ret

0000091c <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     91c:	d6 dd       	rcall	.-1108   	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     91e:	e1 e0       	ldi	r30, 0x01	; 1
     920:	f1 e0       	ldi	r31, 0x01	; 1
     922:	80 81       	ld	r24, Z
     924:	80 61       	ori	r24, 0x10	; 16
     926:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     928:	a2 e0       	ldi	r26, 0x02	; 2
     92a:	b1 e0       	ldi	r27, 0x01	; 1
     92c:	8c 91       	ld	r24, X
     92e:	80 61       	ori	r24, 0x10	; 16
     930:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     932:	80 81       	ld	r24, Z
     934:	82 60       	ori	r24, 0x02	; 2
     936:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     938:	80 81       	ld	r24, Z
     93a:	80 62       	ori	r24, 0x20	; 32
     93c:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     93e:	80 81       	ld	r24, Z
     940:	88 60       	ori	r24, 0x08	; 8
     942:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     944:	80 81       	ld	r24, Z
     946:	80 64       	ori	r24, 0x40	; 64
     948:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     94a:	8c 91       	ld	r24, X
     94c:	80 62       	ori	r24, 0x20	; 32
     94e:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     950:	8c 91       	ld	r24, X
     952:	80 64       	ori	r24, 0x40	; 64
     954:	8c 93       	st	X, r24

	DDRK = 0x00;
     956:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     95a:	ce df       	rcall	.-100    	; 0x8f8 <motor_reset_encoder>
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     95c:	e0 e9       	ldi	r30, 0x90	; 144
     95e:	f0 e0       	ldi	r31, 0x00	; 0
     960:	80 81       	ld	r24, Z
     962:	8d 7f       	andi	r24, 0xFD	; 253
     964:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     966:	80 81       	ld	r24, Z
     968:	8e 7f       	andi	r24, 0xFE	; 254
     96a:	80 83       	st	Z, r24
	
	//Prescaler Fosc/6
	set_bit(TCCR3B, CS31);
     96c:	e1 e9       	ldi	r30, 0x91	; 145
     96e:	f0 e0       	ldi	r31, 0x00	; 0
     970:	80 81       	ld	r24, Z
     972:	82 60       	ori	r24, 0x02	; 2
     974:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     976:	e1 e7       	ldi	r30, 0x71	; 113
     978:	f0 e0       	ldi	r31, 0x00	; 0
     97a:	80 81       	ld	r24, Z
     97c:	81 60       	ori	r24, 0x01	; 1
     97e:	80 83       	st	Z, r24
     980:	08 95       	ret

00000982 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     982:	e2 e0       	ldi	r30, 0x02	; 2
     984:	f1 e0       	ldi	r31, 0x01	; 1
     986:	80 81       	ld	r24, Z
     988:	8f 7d       	andi	r24, 0xDF	; 223
     98a:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     98c:	80 81       	ld	r24, Z
     98e:	87 7f       	andi	r24, 0xF7	; 247
     990:	80 83       	st	Z, r24
     992:	2f ef       	ldi	r18, 0xFF	; 255
     994:	39 ef       	ldi	r19, 0xF9	; 249
     996:	40 e0       	ldi	r20, 0x00	; 0
     998:	21 50       	subi	r18, 0x01	; 1
     99a:	30 40       	sbci	r19, 0x00	; 0
     99c:	40 40       	sbci	r20, 0x00	; 0
     99e:	e1 f7       	brne	.-8      	; 0x998 <motor_read_encoder_unscaled+0x16>
     9a0:	00 c0       	rjmp	.+0      	; 0x9a2 <motor_read_encoder_unscaled+0x20>
     9a2:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     9a4:	80 91 06 01 	lds	r24, 0x0106
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	98 2f       	mov	r25, r24
     9ac:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     9ae:	20 81       	ld	r18, Z
     9b0:	28 60       	ori	r18, 0x08	; 8
     9b2:	20 83       	st	Z, r18
     9b4:	2f ef       	ldi	r18, 0xFF	; 255
     9b6:	39 ef       	ldi	r19, 0xF9	; 249
     9b8:	40 e0       	ldi	r20, 0x00	; 0
     9ba:	21 50       	subi	r18, 0x01	; 1
     9bc:	30 40       	sbci	r19, 0x00	; 0
     9be:	40 40       	sbci	r20, 0x00	; 0
     9c0:	e1 f7       	brne	.-8      	; 0x9ba <motor_read_encoder_unscaled+0x38>
     9c2:	00 c0       	rjmp	.+0      	; 0x9c4 <motor_read_encoder_unscaled+0x42>
     9c4:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     9c6:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     9ca:	30 81       	ld	r19, Z
     9cc:	30 62       	ori	r19, 0x20	; 32
     9ce:	30 83       	st	Z, r19
	
	return data;
}
     9d0:	82 2b       	or	r24, r18
     9d2:	08 95       	ret

000009d4 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     9d4:	cf 92       	push	r12
     9d6:	df 92       	push	r13
     9d8:	ef 92       	push	r14
     9da:	ff 92       	push	r15
     9dc:	cf 93       	push	r28
     9de:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     9e0:	d0 df       	rcall	.-96     	; 0x982 <motor_read_encoder_unscaled>
     9e2:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     9e4:	60 91 64 03 	lds	r22, 0x0364
     9e8:	70 91 65 03 	lds	r23, 0x0365
     9ec:	71 95       	neg	r23
     9ee:	61 95       	neg	r22
     9f0:	71 09       	sbc	r23, r1
     9f2:	88 27       	eor	r24, r24
     9f4:	77 fd       	sbrc	r23, 7
     9f6:	80 95       	com	r24
     9f8:	98 2f       	mov	r25, r24
     9fa:	cf d4       	rcall	.+2462   	; 0x139a <__floatsisf>
     9fc:	9b 01       	movw	r18, r22
     9fe:	ac 01       	movw	r20, r24
     a00:	60 e0       	ldi	r22, 0x00	; 0
     a02:	70 e0       	ldi	r23, 0x00	; 0
     a04:	8f e7       	ldi	r24, 0x7F	; 127
     a06:	93 e4       	ldi	r25, 0x43	; 67
     a08:	2d d4       	rcall	.+2138   	; 0x1264 <__divsf3>
     a0a:	6b 01       	movw	r12, r22
     a0c:	7c 01       	movw	r14, r24
     a0e:	f7 fa       	bst	r15, 7
     a10:	f0 94       	com	r15
     a12:	f7 f8       	bld	r15, 7
     a14:	f0 94       	com	r15
     a16:	be 01       	movw	r22, r28
     a18:	88 27       	eor	r24, r24
     a1a:	77 fd       	sbrc	r23, 7
     a1c:	80 95       	com	r24
     a1e:	98 2f       	mov	r25, r24
     a20:	bc d4       	rcall	.+2424   	; 0x139a <__floatsisf>
     a22:	9b 01       	movw	r18, r22
     a24:	ac 01       	movw	r20, r24
     a26:	c7 01       	movw	r24, r14
     a28:	b6 01       	movw	r22, r12
     a2a:	6b d5       	rcall	.+2774   	; 0x1502 <__mulsf3>
     a2c:	83 d4       	rcall	.+2310   	; 0x1334 <__fixsfsi>
}
     a2e:	cb 01       	movw	r24, r22
     a30:	df 91       	pop	r29
     a32:	cf 91       	pop	r28
     a34:	ff 90       	pop	r15
     a36:	ef 90       	pop	r14
     a38:	df 90       	pop	r13
     a3a:	cf 90       	pop	r12
     a3c:	08 95       	ret

00000a3e <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     a3e:	81 e0       	ldi	r24, 0x01	; 1
     a40:	80 93 63 03 	sts	0x0363, r24
	motor_power(150);
     a44:	86 e9       	ldi	r24, 0x96	; 150
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	50 df       	rcall	.-352    	; 0x8ea <motor_power>
     a4a:	2f ef       	ldi	r18, 0xFF	; 255
     a4c:	8d e2       	ldi	r24, 0x2D	; 45
     a4e:	92 e2       	ldi	r25, 0x22	; 34
     a50:	21 50       	subi	r18, 0x01	; 1
     a52:	80 40       	sbci	r24, 0x00	; 0
     a54:	90 40       	sbci	r25, 0x00	; 0
     a56:	e1 f7       	brne	.-8      	; 0xa50 <motor_calibration+0x12>
     a58:	00 c0       	rjmp	.+0      	; 0xa5a <motor_calibration+0x1c>
     a5a:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     a5c:	4d df       	rcall	.-358    	; 0x8f8 <motor_reset_encoder>
	
	dir = RIGHT;
     a5e:	10 92 63 03 	sts	0x0363, r1
	motor_power(150);
     a62:	86 e9       	ldi	r24, 0x96	; 150
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	41 df       	rcall	.-382    	; 0x8ea <motor_power>
     a68:	2f ef       	ldi	r18, 0xFF	; 255
     a6a:	8d e2       	ldi	r24, 0x2D	; 45
     a6c:	92 e2       	ldi	r25, 0x22	; 34
     a6e:	21 50       	subi	r18, 0x01	; 1
     a70:	80 40       	sbci	r24, 0x00	; 0
     a72:	90 40       	sbci	r25, 0x00	; 0
     a74:	e1 f7       	brne	.-8      	; 0xa6e <motor_calibration+0x30>
     a76:	00 c0       	rjmp	.+0      	; 0xa78 <motor_calibration+0x3a>
     a78:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     a7a:	83 df       	rcall	.-250    	; 0x982 <motor_read_encoder_unscaled>
     a7c:	90 93 65 03 	sts	0x0365, r25
     a80:	80 93 64 03 	sts	0x0364, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     a84:	7e df       	rcall	.-260    	; 0x982 <motor_read_encoder_unscaled>
     a86:	9f 93       	push	r25
     a88:	8f 93       	push	r24
     a8a:	8b ea       	ldi	r24, 0xAB	; 171
     a8c:	92 e0       	ldi	r25, 0x02	; 2
     a8e:	9f 93       	push	r25
     a90:	8f 93       	push	r24
     a92:	ea d5       	rcall	.+3028   	; 0x1668 <printf>
	motor_power(STOP);
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	28 df       	rcall	.-432    	; 0x8ea <motor_power>
	
	dir = LEFT;
     a9a:	81 e0       	ldi	r24, 0x01	; 1
     a9c:	80 93 63 03 	sts	0x0363, r24
	motor_power(150);
     aa0:	86 e9       	ldi	r24, 0x96	; 150
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	22 df       	rcall	.-444    	; 0x8ea <motor_power>
	left_pos = motor_read_encoder_unscaled();
     aa6:	6d df       	rcall	.-294    	; 0x982 <motor_read_encoder_unscaled>
     aa8:	90 93 62 03 	sts	0x0362, r25
     aac:	80 93 61 03 	sts	0x0361, r24
     ab0:	2f ef       	ldi	r18, 0xFF	; 255
     ab2:	87 e9       	ldi	r24, 0x97	; 151
     ab4:	9a e3       	ldi	r25, 0x3A	; 58
     ab6:	21 50       	subi	r18, 0x01	; 1
     ab8:	80 40       	sbci	r24, 0x00	; 0
     aba:	90 40       	sbci	r25, 0x00	; 0
     abc:	e1 f7       	brne	.-8      	; 0xab6 <motor_calibration+0x78>
     abe:	00 c0       	rjmp	.+0      	; 0xac0 <motor_calibration+0x82>
     ac0:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     ac2:	1a df       	rcall	.-460    	; 0x8f8 <motor_reset_encoder>
     ac4:	0f 90       	pop	r0
     ac6:	0f 90       	pop	r0
     ac8:	0f 90       	pop	r0
     aca:	0f 90       	pop	r0
     acc:	08 95       	ret

00000ace <motor_PID>:
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     ace:	4f 92       	push	r4
     ad0:	5f 92       	push	r5
     ad2:	6f 92       	push	r6
     ad4:	7f 92       	push	r7
     ad6:	8f 92       	push	r8
     ad8:	9f 92       	push	r9
     ada:	af 92       	push	r10
     adc:	bf 92       	push	r11
     ade:	cf 92       	push	r12
     ae0:	df 92       	push	r13
     ae2:	ef 92       	push	r14
     ae4:	ff 92       	push	r15
     ae6:	0f 93       	push	r16
     ae8:	1f 93       	push	r17
     aea:	cf 93       	push	r28
     aec:	df 93       	push	r29
     aee:	ec 01       	movw	r28, r24
     af0:	4a 01       	movw	r8, r20
     af2:	5b 01       	movw	r10, r22
     af4:	28 01       	movw	r4, r16
     af6:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     af8:	6d df       	rcall	.-294    	; 0x9d4 <motor_read_encoder>
	int error = slider_value - data; 
     afa:	c8 1b       	sub	r28, r24
     afc:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     afe:	1c 16       	cp	r1, r28
     b00:	1d 06       	cpc	r1, r29
     b02:	1c f4       	brge	.+6      	; 0xb0a <motor_PID+0x3c>
		dir = RIGHT;
     b04:	10 92 63 03 	sts	0x0363, r1
     b08:	03 c0       	rjmp	.+6      	; 0xb10 <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     b0a:	81 e0       	ldi	r24, 0x01	; 1
     b0c:	80 93 63 03 	sts	0x0363, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     b10:	8e 01       	movw	r16, r28
     b12:	dd 23       	and	r29, r29
     b14:	24 f4       	brge	.+8      	; 0xb1e <motor_PID+0x50>
     b16:	00 27       	eor	r16, r16
     b18:	11 27       	eor	r17, r17
     b1a:	0c 1b       	sub	r16, r28
     b1c:	1d 0b       	sbc	r17, r29
     b1e:	02 30       	cpi	r16, 0x02	; 2
     b20:	11 05       	cpc	r17, r1
     b22:	f4 f0       	brlt	.+60     	; 0xb60 <motor_PID+0x92>
		integral = integral + error*dt;
     b24:	be 01       	movw	r22, r28
     b26:	88 27       	eor	r24, r24
     b28:	77 fd       	sbrc	r23, 7
     b2a:	80 95       	com	r24
     b2c:	98 2f       	mov	r25, r24
     b2e:	35 d4       	rcall	.+2154   	; 0x139a <__floatsisf>
     b30:	2f e6       	ldi	r18, 0x6F	; 111
     b32:	32 e1       	ldi	r19, 0x12	; 18
     b34:	43 e0       	ldi	r20, 0x03	; 3
     b36:	5d e3       	ldi	r21, 0x3D	; 61
     b38:	e4 d4       	rcall	.+2504   	; 0x1502 <__mulsf3>
     b3a:	9b 01       	movw	r18, r22
     b3c:	ac 01       	movw	r20, r24
     b3e:	60 91 40 03 	lds	r22, 0x0340
     b42:	70 91 41 03 	lds	r23, 0x0341
     b46:	80 91 42 03 	lds	r24, 0x0342
     b4a:	90 91 43 03 	lds	r25, 0x0343
     b4e:	22 d3       	rcall	.+1604   	; 0x1194 <__addsf3>
     b50:	60 93 40 03 	sts	0x0340, r22
     b54:	70 93 41 03 	sts	0x0341, r23
     b58:	80 93 42 03 	sts	0x0342, r24
     b5c:	90 93 43 03 	sts	0x0343, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     b60:	b8 01       	movw	r22, r16
     b62:	88 27       	eor	r24, r24
     b64:	77 fd       	sbrc	r23, 7
     b66:	80 95       	com	r24
     b68:	98 2f       	mov	r25, r24
     b6a:	17 d4       	rcall	.+2094   	; 0x139a <__floatsisf>
     b6c:	a5 01       	movw	r20, r10
     b6e:	94 01       	movw	r18, r8
     b70:	c8 d4       	rcall	.+2448   	; 0x1502 <__mulsf3>
     b72:	4b 01       	movw	r8, r22
     b74:	5c 01       	movw	r10, r24
     b76:	20 91 40 03 	lds	r18, 0x0340
     b7a:	30 91 41 03 	lds	r19, 0x0341
     b7e:	40 91 42 03 	lds	r20, 0x0342
     b82:	50 91 43 03 	lds	r21, 0x0343
     b86:	c3 01       	movw	r24, r6
     b88:	b2 01       	movw	r22, r4
     b8a:	bb d4       	rcall	.+2422   	; 0x1502 <__mulsf3>
     b8c:	9b 01       	movw	r18, r22
     b8e:	ac 01       	movw	r20, r24
     b90:	c5 01       	movw	r24, r10
     b92:	b4 01       	movw	r22, r8
     b94:	ff d2       	rcall	.+1534   	; 0x1194 <__addsf3>
     b96:	4b 01       	movw	r8, r22
     b98:	5c 01       	movw	r10, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     b9a:	80 91 44 03 	lds	r24, 0x0344
     b9e:	90 91 45 03 	lds	r25, 0x0345
     ba2:	be 01       	movw	r22, r28
     ba4:	68 1b       	sub	r22, r24
     ba6:	79 0b       	sbc	r23, r25
     ba8:	88 27       	eor	r24, r24
     baa:	77 fd       	sbrc	r23, 7
     bac:	80 95       	com	r24
     bae:	98 2f       	mov	r25, r24
     bb0:	f4 d3       	rcall	.+2024   	; 0x139a <__floatsisf>
     bb2:	2f e6       	ldi	r18, 0x6F	; 111
     bb4:	32 e1       	ldi	r19, 0x12	; 18
     bb6:	43 e0       	ldi	r20, 0x03	; 3
     bb8:	5d e3       	ldi	r21, 0x3D	; 61
     bba:	54 d3       	rcall	.+1704   	; 0x1264 <__divsf3>
     bbc:	9b 01       	movw	r18, r22
     bbe:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     bc0:	c7 01       	movw	r24, r14
     bc2:	b6 01       	movw	r22, r12
     bc4:	9e d4       	rcall	.+2364   	; 0x1502 <__mulsf3>
     bc6:	9b 01       	movw	r18, r22
     bc8:	ac 01       	movw	r20, r24
     bca:	c5 01       	movw	r24, r10
     bcc:	b4 01       	movw	r22, r8
     bce:	e2 d2       	rcall	.+1476   	; 0x1194 <__addsf3>
     bd0:	b1 d3       	rcall	.+1890   	; 0x1334 <__fixsfsi>
     bd2:	77 23       	and	r23, r23
     bd4:	14 f4       	brge	.+4      	; 0xbda <motor_PID+0x10c>
     bd6:	60 e0       	ldi	r22, 0x00	; 0
     bd8:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     bda:	d0 93 45 03 	sts	0x0345, r29
     bde:	c0 93 44 03 	sts	0x0344, r28
     be2:	cb 01       	movw	r24, r22
     be4:	6f 3f       	cpi	r22, 0xFF	; 255
     be6:	71 05       	cpc	r23, r1
     be8:	19 f0       	breq	.+6      	; 0xbf0 <motor_PID+0x122>
     bea:	14 f0       	brlt	.+4      	; 0xbf0 <motor_PID+0x122>
     bec:	8f ef       	ldi	r24, 0xFF	; 255
     bee:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     bf0:	df 91       	pop	r29
     bf2:	cf 91       	pop	r28
     bf4:	1f 91       	pop	r17
     bf6:	0f 91       	pop	r16
     bf8:	ff 90       	pop	r15
     bfa:	ef 90       	pop	r14
     bfc:	df 90       	pop	r13
     bfe:	cf 90       	pop	r12
     c00:	bf 90       	pop	r11
     c02:	af 90       	pop	r10
     c04:	9f 90       	pop	r9
     c06:	8f 90       	pop	r8
     c08:	7f 90       	pop	r7
     c0a:	6f 90       	pop	r6
     c0c:	5f 90       	pop	r5
     c0e:	4f 90       	pop	r4
     c10:	08 95       	ret

00000c12 <motor_velocity_control>:

void motor_velocity_control(int control_value){
     c12:	cf 93       	push	r28
     c14:	df 93       	push	r29
     c16:	ec 01       	movw	r28, r24
	
	if (control_value < 160){
     c18:	80 3a       	cpi	r24, 0xA0	; 160
     c1a:	91 05       	cpc	r25, r1
     c1c:	24 f4       	brge	.+8      	; 0xc26 <motor_velocity_control+0x14>
		dir = LEFT;
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	80 93 63 03 	sts	0x0363, r24
     c24:	05 c0       	rjmp	.+10     	; 0xc30 <motor_velocity_control+0x1e>
	}else if (control_value > 90){
     c26:	8b 35       	cpi	r24, 0x5B	; 91
     c28:	91 05       	cpc	r25, r1
     c2a:	14 f0       	brlt	.+4      	; 0xc30 <motor_velocity_control+0x1e>
		dir = RIGHT;
     c2c:	10 92 63 03 	sts	0x0363, r1
	}
	int input;
	motor_set_dir();
     c30:	4c de       	rcall	.-872    	; 0x8ca <motor_set_dir>
	if(control_value > 160){
     c32:	c1 3a       	cpi	r28, 0xA1	; 161
     c34:	d1 05       	cpc	r29, r1
     c36:	8c f0       	brlt	.+34     	; 0xc5a <motor_velocity_control+0x48>
		input = (int)(control_value-135)*2.125;
     c38:	be 01       	movw	r22, r28
     c3a:	67 58       	subi	r22, 0x87	; 135
     c3c:	71 09       	sbc	r23, r1
     c3e:	88 27       	eor	r24, r24
     c40:	77 fd       	sbrc	r23, 7
     c42:	80 95       	com	r24
     c44:	98 2f       	mov	r25, r24
     c46:	a9 d3       	rcall	.+1874   	; 0x139a <__floatsisf>
     c48:	20 e0       	ldi	r18, 0x00	; 0
     c4a:	30 e0       	ldi	r19, 0x00	; 0
     c4c:	48 e0       	ldi	r20, 0x08	; 8
     c4e:	50 e4       	ldi	r21, 0x40	; 64
     c50:	58 d4       	rcall	.+2224   	; 0x1502 <__mulsf3>
     c52:	70 d3       	rcall	.+1760   	; 0x1334 <__fixsfsi>
     c54:	56 2f       	mov	r21, r22
     c56:	47 2f       	mov	r20, r23
     c58:	1c c0       	rjmp	.+56     	; 0xc92 <motor_velocity_control+0x80>
	}
	else if(control_value < 90){
     c5a:	ca 35       	cpi	r28, 0x5A	; 90
     c5c:	d1 05       	cpc	r29, r1
     c5e:	bc f4       	brge	.+46     	; 0xc8e <motor_velocity_control+0x7c>
		input = (int)(130-control_value)*(double)255/130;
     c60:	62 e8       	ldi	r22, 0x82	; 130
     c62:	70 e0       	ldi	r23, 0x00	; 0
     c64:	6c 1b       	sub	r22, r28
     c66:	7d 0b       	sbc	r23, r29
     c68:	88 27       	eor	r24, r24
     c6a:	77 fd       	sbrc	r23, 7
     c6c:	80 95       	com	r24
     c6e:	98 2f       	mov	r25, r24
     c70:	94 d3       	rcall	.+1832   	; 0x139a <__floatsisf>
     c72:	20 e0       	ldi	r18, 0x00	; 0
     c74:	30 e0       	ldi	r19, 0x00	; 0
     c76:	4f e7       	ldi	r20, 0x7F	; 127
     c78:	53 e4       	ldi	r21, 0x43	; 67
     c7a:	43 d4       	rcall	.+2182   	; 0x1502 <__mulsf3>
     c7c:	20 e0       	ldi	r18, 0x00	; 0
     c7e:	30 e0       	ldi	r19, 0x00	; 0
     c80:	42 e0       	ldi	r20, 0x02	; 2
     c82:	53 e4       	ldi	r21, 0x43	; 67
     c84:	ef d2       	rcall	.+1502   	; 0x1264 <__divsf3>
     c86:	56 d3       	rcall	.+1708   	; 0x1334 <__fixsfsi>
     c88:	56 2f       	mov	r21, r22
     c8a:	47 2f       	mov	r20, r23
     c8c:	02 c0       	rjmp	.+4      	; 0xc92 <motor_velocity_control+0x80>
	}
	else{
		input = 0;
     c8e:	50 e0       	ldi	r21, 0x00	; 0
     c90:	40 e0       	ldi	r20, 0x00	; 0
	}
	if(input > max_motor_value){
     c92:	20 91 46 03 	lds	r18, 0x0346
     c96:	30 91 47 03 	lds	r19, 0x0347
     c9a:	85 2f       	mov	r24, r21
     c9c:	94 2f       	mov	r25, r20
     c9e:	28 17       	cp	r18, r24
     ca0:	39 07       	cpc	r19, r25
     ca2:	0c f4       	brge	.+2      	; 0xca6 <motor_velocity_control+0x94>
     ca4:	c9 01       	movw	r24, r18
		input = max_motor_value;
	}
	DAC_send_data(input);
     ca6:	17 dc       	rcall	.-2002   	; 0x4d6 <DAC_send_data>
	
}
     ca8:	df 91       	pop	r29
     caa:	cf 91       	pop	r28
     cac:	08 95       	ret

00000cae <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     cae:	67 d1       	rcall	.+718    	; 0xf7e <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     cb0:	66 ea       	ldi	r22, 0xA6	; 166
     cb2:	7b e9       	ldi	r23, 0x9B	; 155
     cb4:	84 ec       	ldi	r24, 0xC4	; 196
     cb6:	9a e3       	ldi	r25, 0x3A	; 58
     cb8:	89 c1       	rjmp	.+786    	; 0xfcc <pwm_set_pulse_width>
     cba:	08 95       	ret

00000cbc <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     cbc:	88 38       	cpi	r24, 0x88	; 136
     cbe:	a8 f0       	brcs	.+42     	; 0xcea <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     cc0:	68 2f       	mov	r22, r24
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	64 58       	subi	r22, 0x84	; 132
     cc6:	71 09       	sbc	r23, r1
     cc8:	88 27       	eor	r24, r24
     cca:	77 fd       	sbrc	r23, 7
     ccc:	80 95       	com	r24
     cce:	98 2f       	mov	r25, r24
     cd0:	64 d3       	rcall	.+1736   	; 0x139a <__floatsisf>
     cd2:	2d eb       	ldi	r18, 0xBD	; 189
     cd4:	37 e3       	ldi	r19, 0x37	; 55
     cd6:	46 e8       	ldi	r20, 0x86	; 134
     cd8:	56 e3       	ldi	r21, 0x36	; 54
     cda:	13 d4       	rcall	.+2086   	; 0x1502 <__mulsf3>
     cdc:	26 ea       	ldi	r18, 0xA6	; 166
     cde:	3b e9       	ldi	r19, 0x9B	; 155
     ce0:	44 ec       	ldi	r20, 0xC4	; 196
     ce2:	5a e3       	ldi	r21, 0x3A	; 58
     ce4:	57 d2       	rcall	.+1198   	; 0x1194 <__addsf3>
     ce6:	72 c1       	rjmp	.+740    	; 0xfcc <pwm_set_pulse_width>
     ce8:	08 95       	ret
	}
	else if (dir < 130){
     cea:	82 38       	cpi	r24, 0x82	; 130
     cec:	88 f4       	brcc	.+34     	; 0xd10 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     cee:	68 2f       	mov	r22, r24
     cf0:	70 e0       	ldi	r23, 0x00	; 0
     cf2:	80 e0       	ldi	r24, 0x00	; 0
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	51 d3       	rcall	.+1698   	; 0x139a <__floatsisf>
     cf8:	2d eb       	ldi	r18, 0xBD	; 189
     cfa:	37 e3       	ldi	r19, 0x37	; 55
     cfc:	46 e8       	ldi	r20, 0x86	; 134
     cfe:	56 e3       	ldi	r21, 0x36	; 54
     d00:	00 d4       	rcall	.+2048   	; 0x1502 <__mulsf3>
     d02:	2a ef       	ldi	r18, 0xFA	; 250
     d04:	3d ee       	ldi	r19, 0xED	; 237
     d06:	4b e6       	ldi	r20, 0x6B	; 107
     d08:	5a e3       	ldi	r21, 0x3A	; 58
     d0a:	44 d2       	rcall	.+1160   	; 0x1194 <__addsf3>
     d0c:	5f c1       	rjmp	.+702    	; 0xfcc <pwm_set_pulse_width>
     d0e:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     d10:	66 ea       	ldi	r22, 0xA6	; 166
     d12:	7b e9       	ldi	r23, 0x9B	; 155
     d14:	84 ec       	ldi	r24, 0xC4	; 196
     d16:	9a e3       	ldi	r25, 0x3A	; 58
     d18:	59 c1       	rjmp	.+690    	; 0xfcc <pwm_set_pulse_width>
     d1a:	08 95       	ret

00000d1c <solenoid_init>:



void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF2);
     d1c:	82 9a       	sbi	0x10, 2	; 16
	set_bit(PORTF, PF2);
     d1e:	8a 9a       	sbi	0x11, 2	; 17
     d20:	08 95       	ret

00000d22 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF2);
     d22:	8a 98       	cbi	0x11, 2	; 17
     d24:	2f ef       	ldi	r18, 0xFF	; 255
     d26:	81 ee       	ldi	r24, 0xE1	; 225
     d28:	94 e0       	ldi	r25, 0x04	; 4
     d2a:	21 50       	subi	r18, 0x01	; 1
     d2c:	80 40       	sbci	r24, 0x00	; 0
     d2e:	90 40       	sbci	r25, 0x00	; 0
     d30:	e1 f7       	brne	.-8      	; 0xd2a <solenoid_shoot+0x8>
     d32:	00 c0       	rjmp	.+0      	; 0xd34 <solenoid_shoot+0x12>
     d34:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF2);
     d36:	8a 9a       	sbi	0x11, 2	; 17
     d38:	08 95       	ret

00000d3a <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     d3a:	e0 ec       	ldi	r30, 0xC0	; 192
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	90 81       	ld	r25, Z
     d40:	95 ff       	sbrs	r25, 5
     d42:	fd cf       	rjmp	.-6      	; 0xd3e <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     d44:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	08 95       	ret

00000d4e <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     d4e:	e0 ec       	ldi	r30, 0xC0	; 192
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	88 23       	and	r24, r24
     d56:	ec f7       	brge	.-6      	; 0xd52 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     d58:	80 91 c6 00 	lds	r24, 0x00C6
}
     d5c:	08 95       	ret

00000d5e <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     d5e:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     d62:	88 e1       	ldi	r24, 0x18	; 24
     d64:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     d68:	67 ea       	ldi	r22, 0xA7	; 167
     d6a:	76 e0       	ldi	r23, 0x06	; 6
     d6c:	8d e9       	ldi	r24, 0x9D	; 157
     d6e:	96 e0       	ldi	r25, 0x06	; 6
     d70:	31 d4       	rcall	.+2146   	; 0x15d4 <fdevopen>
     d72:	90 93 67 03 	sts	0x0367, r25
     d76:	80 93 66 03 	sts	0x0366, r24
	
	
	return 0; 
}
     d7a:	80 e0       	ldi	r24, 0x00	; 0
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	08 95       	ret

00000d80 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     d80:	e5 d0       	rcall	.+458    	; 0xf4c <SPI_activate_SS>
     d82:	80 ec       	ldi	r24, 0xC0	; 192
     d84:	dd d0       	rcall	.+442    	; 0xf40 <SPI_read_write>
     d86:	e4 c0       	rjmp	.+456    	; 0xf50 <SPI_deactivate_SS>
     d88:	08 95       	ret

00000d8a <MCP2515_read>:
     d8a:	cf 93       	push	r28
     d8c:	c8 2f       	mov	r28, r24
     d8e:	de d0       	rcall	.+444    	; 0xf4c <SPI_activate_SS>
     d90:	83 e0       	ldi	r24, 0x03	; 3
     d92:	d6 d0       	rcall	.+428    	; 0xf40 <SPI_read_write>
     d94:	8c 2f       	mov	r24, r28
     d96:	d4 d0       	rcall	.+424    	; 0xf40 <SPI_read_write>
     d98:	80 e0       	ldi	r24, 0x00	; 0
     d9a:	d2 d0       	rcall	.+420    	; 0xf40 <SPI_read_write>
     d9c:	c8 2f       	mov	r28, r24
     d9e:	d8 d0       	rcall	.+432    	; 0xf50 <SPI_deactivate_SS>
     da0:	8c 2f       	mov	r24, r28
     da2:	cf 91       	pop	r28
     da4:	08 95       	ret

00000da6 <MCP2515_write>:
     da6:	cf 93       	push	r28
     da8:	df 93       	push	r29
     daa:	d8 2f       	mov	r29, r24
     dac:	c6 2f       	mov	r28, r22
     dae:	ce d0       	rcall	.+412    	; 0xf4c <SPI_activate_SS>
     db0:	82 e0       	ldi	r24, 0x02	; 2
     db2:	c6 d0       	rcall	.+396    	; 0xf40 <SPI_read_write>
     db4:	8d 2f       	mov	r24, r29
     db6:	c4 d0       	rcall	.+392    	; 0xf40 <SPI_read_write>
     db8:	8c 2f       	mov	r24, r28
     dba:	c2 d0       	rcall	.+388    	; 0xf40 <SPI_read_write>
     dbc:	c9 d0       	rcall	.+402    	; 0xf50 <SPI_deactivate_SS>
     dbe:	df 91       	pop	r29
     dc0:	cf 91       	pop	r28
     dc2:	08 95       	ret

00000dc4 <MCP2515_request_to_send>:
     dc4:	cf 93       	push	r28
     dc6:	c8 2f       	mov	r28, r24
     dc8:	c1 d0       	rcall	.+386    	; 0xf4c <SPI_activate_SS>
     dca:	c8 30       	cpi	r28, 0x08	; 8
     dcc:	20 f4       	brcc	.+8      	; 0xdd6 <MCP2515_request_to_send+0x12>
     dce:	8c 2f       	mov	r24, r28
     dd0:	80 68       	ori	r24, 0x80	; 128
     dd2:	b6 d0       	rcall	.+364    	; 0xf40 <SPI_read_write>
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <MCP2515_request_to_send+0x16>
     dd6:	80 e8       	ldi	r24, 0x80	; 128
     dd8:	b3 d0       	rcall	.+358    	; 0xf40 <SPI_read_write>
     dda:	ba d0       	rcall	.+372    	; 0xf50 <SPI_deactivate_SS>
     ddc:	cf 91       	pop	r28
     dde:	08 95       	ret

00000de0 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     de0:	1f 93       	push	r17
     de2:	cf 93       	push	r28
     de4:	df 93       	push	r29
     de6:	18 2f       	mov	r17, r24
     de8:	d6 2f       	mov	r29, r22
     dea:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     dec:	af d0       	rcall	.+350    	; 0xf4c <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     dee:	85 e0       	ldi	r24, 0x05	; 5
     df0:	a7 d0       	rcall	.+334    	; 0xf40 <SPI_read_write>
	SPI_read_write(address);
     df2:	81 2f       	mov	r24, r17
     df4:	a5 d0       	rcall	.+330    	; 0xf40 <SPI_read_write>
	SPI_read_write(mask_byte);
     df6:	8d 2f       	mov	r24, r29
     df8:	a3 d0       	rcall	.+326    	; 0xf40 <SPI_read_write>
	SPI_read_write(data_byte);
     dfa:	8c 2f       	mov	r24, r28
     dfc:	a1 d0       	rcall	.+322    	; 0xf40 <SPI_read_write>
	SPI_deactivate_SS();
     dfe:	a8 d0       	rcall	.+336    	; 0xf50 <SPI_deactivate_SS>
     e00:	df 91       	pop	r29
     e02:	cf 91       	pop	r28
     e04:	1f 91       	pop	r17
     e06:	08 95       	ret

00000e08 <main>:
Message config_msg;
Message init_succeeded = {INIT_ID, 1, {0}};


int main(void)
{
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	cd b7       	in	r28, 0x3d	; 61
     e0e:	de b7       	in	r29, 0x3e	; 62
     e10:	2c 97       	sbiw	r28, 0x0c	; 12
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	f8 94       	cli
     e16:	de bf       	out	0x3e, r29	; 62
     e18:	0f be       	out	0x3f, r0	; 63
     e1a:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     e1c:	f8 94       	cli
	UART_init(MYUBRR);
     e1e:	87 e6       	ldi	r24, 0x67	; 103
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	9d df       	rcall	.-198    	; 0xd5e <UART_init>
	CAN_init();
     e24:	d1 d9       	rcall	.-3166   	; 0x1c8 <CAN_init>
	servo_init();
     e26:	43 df       	rcall	.-378    	; 0xcae <servo_init>
	ADC_init();
     e28:	0b db       	rcall	.-2538   	; 0x440 <ADC_init>
	solenoid_init();
     e2a:	78 df       	rcall	.-272    	; 0xd1c <solenoid_init>
	motor_init();
     e2c:	77 dd       	rcall	.-1298   	; 0x91c <motor_init>
	sei();
     e2e:	78 94       	sei
	printf("\n----------------------\n\nNODE 2 \n\n -------------------------\n");
     e30:	83 ec       	ldi	r24, 0xC3	; 195
     e32:	92 e0       	ldi	r25, 0x02	; 2
     e34:	2a d4       	rcall	.+2132   	; 0x168a <puts>


	current_state = IDLE; 
     e36:	10 92 68 03 	sts	0x0368, r1
				}
				break;
				
				
			case USB:
				printf("USB \n", current_state);
     e3a:	66 24       	eor	r6, r6
     e3c:	63 94       	inc	r6
     e3e:	0f 2e       	mov	r0, r31
     e40:	f0 e3       	ldi	r31, 0x30	; 48
     e42:	ef 2e       	mov	r14, r31
     e44:	f3 e0       	ldi	r31, 0x03	; 3
     e46:	ff 2e       	mov	r15, r31
     e48:	f0 2d       	mov	r31, r0
		switch (current_state)
		{
			case IDLE:
				
				if(rx_int_flag){
					config_msg = CAN_recieve();
     e4a:	0f 2e       	mov	r0, r31
     e4c:	fc e0       	ldi	r31, 0x0C	; 12
     e4e:	5f 2e       	mov	r5, r31
     e50:	f0 2d       	mov	r31, r0
					if(config_msg.ID == INIT_ID){
						motor_calibration();
						printf("INIT message from Node 1\n");
						printf("Configuration %d\t %d:\n", config_msg.data[0], config_msg.data[1]);
     e52:	0f 2e       	mov	r0, r31
     e54:	fe e6       	ldi	r31, 0x6E	; 110
     e56:	8f 2e       	mov	r8, r31
     e58:	f3 e0       	ldi	r31, 0x03	; 3
     e5a:	9f 2e       	mov	r9, r31
     e5c:	f0 2d       	mov	r31, r0
     e5e:	0f 2e       	mov	r0, r31
     e60:	fd e6       	ldi	r31, 0x6D	; 109
     e62:	af 2e       	mov	r10, r31
     e64:	f3 e0       	ldi	r31, 0x03	; 3
     e66:	bf 2e       	mov	r11, r31
     e68:	f0 2d       	mov	r31, r0
     e6a:	0f 2e       	mov	r0, r31
     e6c:	f9 e1       	ldi	r31, 0x19	; 25
     e6e:	cf 2e       	mov	r12, r31
     e70:	f3 e0       	ldi	r31, 0x03	; 3
     e72:	df 2e       	mov	r13, r31
     e74:	f0 2d       	mov	r31, r0
				set_USB_mode(mode);
				USB_play_game();
				break;
				
			case PS2:
			printf("PS2 \n", current_state);
     e76:	68 94       	set
     e78:	77 24       	eor	r7, r7
     e7a:	71 f8       	bld	r7, 1
     e7c:	06 e3       	ldi	r16, 0x36	; 54
     e7e:	13 e0       	ldi	r17, 0x03	; 3
	current_state = IDLE; 
	
	while(1)
	{	
		
		switch (current_state)
     e80:	80 91 68 03 	lds	r24, 0x0368
     e84:	81 30       	cpi	r24, 0x01	; 1
     e86:	09 f4       	brne	.+2      	; 0xe8a <main+0x82>
     e88:	3f c0       	rjmp	.+126    	; 0xf08 <main+0x100>
     e8a:	20 f0       	brcs	.+8      	; 0xe94 <main+0x8c>
     e8c:	82 30       	cpi	r24, 0x02	; 2
     e8e:	09 f4       	brne	.+2      	; 0xe92 <main+0x8a>
     e90:	49 c0       	rjmp	.+146    	; 0xf24 <main+0x11c>
     e92:	f8 cf       	rjmp	.-16     	; 0xe84 <main+0x7c>
		{
			case IDLE:
				
				if(rx_int_flag){
     e94:	80 91 49 03 	lds	r24, 0x0349
     e98:	88 23       	and	r24, r24
     e9a:	91 f3       	breq	.-28     	; 0xe80 <main+0x78>
					config_msg = CAN_recieve();
     e9c:	ce 01       	movw	r24, r28
     e9e:	01 96       	adiw	r24, 0x01	; 1
     ea0:	30 da       	rcall	.-2976   	; 0x302 <CAN_recieve>
     ea2:	fe 01       	movw	r30, r28
     ea4:	31 96       	adiw	r30, 0x01	; 1
     ea6:	a9 e6       	ldi	r26, 0x69	; 105
     ea8:	b3 e0       	ldi	r27, 0x03	; 3
     eaa:	85 2d       	mov	r24, r5
     eac:	01 90       	ld	r0, Z+
     eae:	0d 92       	st	X+, r0
     eb0:	8a 95       	dec	r24
     eb2:	e1 f7       	brne	.-8      	; 0xeac <main+0xa4>
					if(config_msg.ID == INIT_ID){
     eb4:	80 91 69 03 	lds	r24, 0x0369
     eb8:	90 91 6a 03 	lds	r25, 0x036A
     ebc:	02 97       	sbiw	r24, 0x02	; 2
     ebe:	09 f5       	brne	.+66     	; 0xf02 <main+0xfa>
						motor_calibration();
     ec0:	be dd       	rcall	.-1156   	; 0xa3e <motor_calibration>
						printf("INIT message from Node 1\n");
     ec2:	80 e0       	ldi	r24, 0x00	; 0
     ec4:	93 e0       	ldi	r25, 0x03	; 3
     ec6:	e1 d3       	rcall	.+1986   	; 0x168a <puts>
						printf("Configuration %d\t %d:\n", config_msg.data[0], config_msg.data[1]);
     ec8:	f4 01       	movw	r30, r8
     eca:	80 81       	ld	r24, Z
     ecc:	1f 92       	push	r1
     ece:	8f 93       	push	r24
     ed0:	f5 01       	movw	r30, r10
     ed2:	80 81       	ld	r24, Z
     ed4:	1f 92       	push	r1
     ed6:	8f 93       	push	r24
     ed8:	df 92       	push	r13
     eda:	cf 92       	push	r12
     edc:	c5 d3       	rcall	.+1930   	; 0x1668 <printf>
						CAN_send(&init_succeeded);
     ede:	86 e0       	ldi	r24, 0x06	; 6
     ee0:	92 e0       	ldi	r25, 0x02	; 2
     ee2:	c8 d9       	rcall	.-3184   	; 0x274 <CAN_send>
						current_state = config_msg.data[0];
     ee4:	f5 01       	movw	r30, r10
     ee6:	80 81       	ld	r24, Z
     ee8:	80 93 68 03 	sts	0x0368, r24
						mode = config_msg.data[1];
     eec:	f4 01       	movw	r30, r8
     eee:	80 81       	ld	r24, Z
     ef0:	80 93 48 03 	sts	0x0348, r24
     ef4:	0f 90       	pop	r0
     ef6:	0f 90       	pop	r0
     ef8:	0f 90       	pop	r0
     efa:	0f 90       	pop	r0
     efc:	0f 90       	pop	r0
     efe:	0f 90       	pop	r0
     f00:	bf cf       	rjmp	.-130    	; 0xe80 <main+0x78>
					}else{
							current_state = IDLE;
     f02:	10 92 68 03 	sts	0x0368, r1
     f06:	bc cf       	rjmp	.-136    	; 0xe80 <main+0x78>
				}
				break;
				
				
			case USB:
				printf("USB \n", current_state);
     f08:	1f 92       	push	r1
     f0a:	6f 92       	push	r6
     f0c:	ff 92       	push	r15
     f0e:	ef 92       	push	r14
     f10:	ab d3       	rcall	.+1878   	; 0x1668 <printf>
				set_USB_mode(mode);
     f12:	80 91 48 03 	lds	r24, 0x0348
     f16:	d0 db       	rcall	.-2144   	; 0x6b8 <set_USB_mode>
				USB_play_game();
     f18:	af db       	rcall	.-2210   	; 0x678 <USB_play_game>
				break;
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	0f 90       	pop	r0
     f20:	0f 90       	pop	r0
     f22:	ae cf       	rjmp	.-164    	; 0xe80 <main+0x78>
				
			case PS2:
			printf("PS2 \n", current_state);
     f24:	1f 92       	push	r1
     f26:	7f 92       	push	r7
     f28:	1f 93       	push	r17
     f2a:	0f 93       	push	r16
     f2c:	9d d3       	rcall	.+1850   	; 0x1668 <printf>
				set_PS2_mode(mode);
     f2e:	80 91 48 03 	lds	r24, 0x0348
     f32:	37 dc       	rcall	.-1938   	; 0x7a2 <set_PS2_mode>
				PS2_play_game();
     f34:	69 dc       	rcall	.-1838   	; 0x808 <PS2_play_game>
				break;
     f36:	0f 90       	pop	r0
     f38:	0f 90       	pop	r0
     f3a:	0f 90       	pop	r0
     f3c:	0f 90       	pop	r0
     f3e:	a0 cf       	rjmp	.-192    	; 0xe80 <main+0x78>

00000f40 <SPI_read_write>:

} 

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     f40:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     f42:	0d b4       	in	r0, 0x2d	; 45
     f44:	07 fe       	sbrs	r0, 7
     f46:	fd cf       	rjmp	.-6      	; 0xf42 <SPI_read_write+0x2>
	
	return SPDR;
     f48:	8e b5       	in	r24, 0x2e	; 46
}
     f4a:	08 95       	ret

00000f4c <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     f4c:	2f 98       	cbi	0x05, 7	; 5
     f4e:	08 95       	ret

00000f50 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     f50:	2f 9a       	sbi	0x05, 7	; 5
     f52:	08 95       	ret

00000f54 <SPI_init>:

void SPI_init(void){
	
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     f54:	8c b5       	in	r24, 0x2c	; 44
     f56:	80 61       	ori	r24, 0x10	; 16
     f58:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     f5a:	8c b5       	in	r24, 0x2c	; 44
     f5c:	81 60       	ori	r24, 0x01	; 1
     f5e:	8c bd       	out	0x2c, r24	; 44
	
	////Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     f60:	8c b5       	in	r24, 0x2c	; 44
     f62:	88 60       	ori	r24, 0x08	; 8
     f64:	8c bd       	out	0x2c, r24	; 44
	////Clock phase transmit
	set_bit(SPCR, CPHA);
     f66:	8c b5       	in	r24, 0x2c	; 44
     f68:	84 60       	ori	r24, 0x04	; 4
     f6a:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     f6c:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     f6e:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     f70:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     f72:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     f74:	8c b5       	in	r24, 0x2c	; 44
     f76:	80 64       	ori	r24, 0x40	; 64
     f78:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     f7a:	ea cf       	rjmp	.-44     	; 0xf50 <SPI_deactivate_SS>
     f7c:	08 95       	ret

00000f7e <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     f7e:	e0 e8       	ldi	r30, 0x80	; 128
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	80 68       	ori	r24, 0x80	; 128
     f86:	80 83       	st	Z, r24
     f88:	80 81       	ld	r24, Z
     f8a:	8f 7b       	andi	r24, 0xBF	; 191
     f8c:	80 83       	st	Z, r24
     f8e:	80 81       	ld	r24, Z
     f90:	82 60       	ori	r24, 0x02	; 2
     f92:	80 83       	st	Z, r24
     f94:	80 81       	ld	r24, Z
     f96:	8e 7f       	andi	r24, 0xFE	; 254
     f98:	80 83       	st	Z, r24
     f9a:	e1 e8       	ldi	r30, 0x81	; 129
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	88 60       	ori	r24, 0x08	; 8
     fa2:	80 83       	st	Z, r24
     fa4:	80 81       	ld	r24, Z
     fa6:	80 61       	ori	r24, 0x10	; 16
     fa8:	80 83       	st	Z, r24
     faa:	80 81       	ld	r24, Z
     fac:	84 60       	ori	r24, 0x04	; 4
     fae:	80 83       	st	Z, r24
     fb0:	80 81       	ld	r24, Z
     fb2:	8d 7f       	andi	r24, 0xFD	; 253
     fb4:	80 83       	st	Z, r24
     fb6:	80 81       	ld	r24, Z
     fb8:	8e 7f       	andi	r24, 0xFE	; 254
     fba:	80 83       	st	Z, r24
     fbc:	25 9a       	sbi	0x04, 5	; 4
     fbe:	81 ee       	ldi	r24, 0xE1	; 225
     fc0:	94 e0       	ldi	r25, 0x04	; 4
     fc2:	90 93 87 00 	sts	0x0087, r25
     fc6:	80 93 86 00 	sts	0x0086, r24
     fca:	08 95       	ret

00000fcc <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     fcc:	cf 92       	push	r12
     fce:	df 92       	push	r13
     fd0:	ef 92       	push	r14
     fd2:	ff 92       	push	r15
     fd4:	cf 93       	push	r28
     fd6:	6b 01       	movw	r12, r22
     fd8:	7c 01       	movw	r14, r24
	cli();
     fda:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     fdc:	c1 e0       	ldi	r28, 0x01	; 1
     fde:	2a ef       	ldi	r18, 0xFA	; 250
     fe0:	3d ee       	ldi	r19, 0xED	; 237
     fe2:	4b e6       	ldi	r20, 0x6B	; 107
     fe4:	5a e3       	ldi	r21, 0x3A	; 58
     fe6:	89 d2       	rcall	.+1298   	; 0x14fa <__gesf2>
     fe8:	18 16       	cp	r1, r24
     fea:	0c f0       	brlt	.+2      	; 0xfee <pwm_set_pulse_width+0x22>
     fec:	c0 e0       	ldi	r28, 0x00	; 0
     fee:	cc 23       	and	r28, r28
     ff0:	d1 f0       	breq	.+52     	; 0x1026 <pwm_set_pulse_width+0x5a>
     ff2:	27 e2       	ldi	r18, 0x27	; 39
     ff4:	30 ea       	ldi	r19, 0xA0	; 160
     ff6:	49 e0       	ldi	r20, 0x09	; 9
     ff8:	5b e3       	ldi	r21, 0x3B	; 59
     ffa:	c7 01       	movw	r24, r14
     ffc:	b6 01       	movw	r22, r12
     ffe:	2e d1       	rcall	.+604    	; 0x125c <__cmpsf2>
    1000:	88 23       	and	r24, r24
    1002:	8c f4       	brge	.+34     	; 0x1026 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
    1004:	20 e0       	ldi	r18, 0x00	; 0
    1006:	34 e2       	ldi	r19, 0x24	; 36
    1008:	44 e7       	ldi	r20, 0x74	; 116
    100a:	57 e4       	ldi	r21, 0x47	; 71
    100c:	c7 01       	movw	r24, r14
    100e:	b6 01       	movw	r22, r12
    1010:	78 d2       	rcall	.+1264   	; 0x1502 <__mulsf3>
    1012:	20 e0       	ldi	r18, 0x00	; 0
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	40 e0       	ldi	r20, 0x00	; 0
    1018:	5f e3       	ldi	r21, 0x3F	; 63
    101a:	bb d0       	rcall	.+374    	; 0x1192 <__subsf3>
    101c:	90 d1       	rcall	.+800    	; 0x133e <__fixunssfsi>
		OCR1A = pulse;
    101e:	70 93 89 00 	sts	0x0089, r23
    1022:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
    1026:	78 94       	sei
}
    1028:	cf 91       	pop	r28
    102a:	ff 90       	pop	r15
    102c:	ef 90       	pop	r14
    102e:	df 90       	pop	r13
    1030:	cf 90       	pop	r12
    1032:	08 95       	ret

00001034 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    1034:	8c e0       	ldi	r24, 0x0C	; 12
    1036:	80 93 b8 00 	sts	0x00B8, r24
    103a:	8f ef       	ldi	r24, 0xFF	; 255
    103c:	80 93 bb 00 	sts	0x00BB, r24
    1040:	84 e0       	ldi	r24, 0x04	; 4
    1042:	80 93 bc 00 	sts	0x00BC, r24
    1046:	08 95       	ret

00001048 <TWI_Start_Transceiver_With_Data>:
    1048:	ec eb       	ldi	r30, 0xBC	; 188
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	20 81       	ld	r18, Z
    104e:	20 fd       	sbrc	r18, 0
    1050:	fd cf       	rjmp	.-6      	; 0x104c <TWI_Start_Transceiver_With_Data+0x4>
    1052:	60 93 4c 03 	sts	0x034C, r22
    1056:	fc 01       	movw	r30, r24
    1058:	20 81       	ld	r18, Z
    105a:	20 93 4d 03 	sts	0x034D, r18
    105e:	20 fd       	sbrc	r18, 0
    1060:	0c c0       	rjmp	.+24     	; 0x107a <TWI_Start_Transceiver_With_Data+0x32>
    1062:	62 30       	cpi	r22, 0x02	; 2
    1064:	50 f0       	brcs	.+20     	; 0x107a <TWI_Start_Transceiver_With_Data+0x32>
    1066:	dc 01       	movw	r26, r24
    1068:	11 96       	adiw	r26, 0x01	; 1
    106a:	ee e4       	ldi	r30, 0x4E	; 78
    106c:	f3 e0       	ldi	r31, 0x03	; 3
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	9d 91       	ld	r25, X+
    1072:	91 93       	st	Z+, r25
    1074:	8f 5f       	subi	r24, 0xFF	; 255
    1076:	86 13       	cpse	r24, r22
    1078:	fb cf       	rjmp	.-10     	; 0x1070 <TWI_Start_Transceiver_With_Data+0x28>
    107a:	10 92 4b 03 	sts	0x034B, r1
    107e:	88 ef       	ldi	r24, 0xF8	; 248
    1080:	80 93 12 02 	sts	0x0212, r24
    1084:	85 ea       	ldi	r24, 0xA5	; 165
    1086:	80 93 bc 00 	sts	0x00BC, r24
    108a:	08 95       	ret

0000108c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    108c:	1f 92       	push	r1
    108e:	0f 92       	push	r0
    1090:	0f b6       	in	r0, 0x3f	; 63
    1092:	0f 92       	push	r0
    1094:	11 24       	eor	r1, r1
    1096:	0b b6       	in	r0, 0x3b	; 59
    1098:	0f 92       	push	r0
    109a:	2f 93       	push	r18
    109c:	3f 93       	push	r19
    109e:	8f 93       	push	r24
    10a0:	9f 93       	push	r25
    10a2:	af 93       	push	r26
    10a4:	bf 93       	push	r27
    10a6:	ef 93       	push	r30
    10a8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    10aa:	80 91 b9 00 	lds	r24, 0x00B9
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	fc 01       	movw	r30, r24
    10b2:	38 97       	sbiw	r30, 0x08	; 8
    10b4:	e1 35       	cpi	r30, 0x51	; 81
    10b6:	f1 05       	cpc	r31, r1
    10b8:	08 f0       	brcs	.+2      	; 0x10bc <__vector_39+0x30>
    10ba:	55 c0       	rjmp	.+170    	; 0x1166 <__vector_39+0xda>
    10bc:	ee 58       	subi	r30, 0x8E	; 142
    10be:	ff 4f       	sbci	r31, 0xFF	; 255
    10c0:	83 c2       	rjmp	.+1286   	; 0x15c8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    10c2:	10 92 4a 03 	sts	0x034A, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    10c6:	e0 91 4a 03 	lds	r30, 0x034A
    10ca:	80 91 4c 03 	lds	r24, 0x034C
    10ce:	e8 17       	cp	r30, r24
    10d0:	70 f4       	brcc	.+28     	; 0x10ee <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    10d2:	81 e0       	ldi	r24, 0x01	; 1
    10d4:	8e 0f       	add	r24, r30
    10d6:	80 93 4a 03 	sts	0x034A, r24
    10da:	f0 e0       	ldi	r31, 0x00	; 0
    10dc:	e3 5b       	subi	r30, 0xB3	; 179
    10de:	fc 4f       	sbci	r31, 0xFC	; 252
    10e0:	80 81       	ld	r24, Z
    10e2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10e6:	85 e8       	ldi	r24, 0x85	; 133
    10e8:	80 93 bc 00 	sts	0x00BC, r24
    10ec:	43 c0       	rjmp	.+134    	; 0x1174 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    10ee:	80 91 4b 03 	lds	r24, 0x034B
    10f2:	81 60       	ori	r24, 0x01	; 1
    10f4:	80 93 4b 03 	sts	0x034B, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10f8:	84 e9       	ldi	r24, 0x94	; 148
    10fa:	80 93 bc 00 	sts	0x00BC, r24
    10fe:	3a c0       	rjmp	.+116    	; 0x1174 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1100:	e0 91 4a 03 	lds	r30, 0x034A
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	8e 0f       	add	r24, r30
    1108:	80 93 4a 03 	sts	0x034A, r24
    110c:	80 91 bb 00 	lds	r24, 0x00BB
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	e3 5b       	subi	r30, 0xB3	; 179
    1114:	fc 4f       	sbci	r31, 0xFC	; 252
    1116:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1118:	20 91 4a 03 	lds	r18, 0x034A
    111c:	30 e0       	ldi	r19, 0x00	; 0
    111e:	80 91 4c 03 	lds	r24, 0x034C
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	01 97       	sbiw	r24, 0x01	; 1
    1126:	28 17       	cp	r18, r24
    1128:	39 07       	cpc	r19, r25
    112a:	24 f4       	brge	.+8      	; 0x1134 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    112c:	85 ec       	ldi	r24, 0xC5	; 197
    112e:	80 93 bc 00 	sts	0x00BC, r24
    1132:	20 c0       	rjmp	.+64     	; 0x1174 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1134:	85 e8       	ldi	r24, 0x85	; 133
    1136:	80 93 bc 00 	sts	0x00BC, r24
    113a:	1c c0       	rjmp	.+56     	; 0x1174 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    113c:	80 91 bb 00 	lds	r24, 0x00BB
    1140:	e0 91 4a 03 	lds	r30, 0x034A
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	e3 5b       	subi	r30, 0xB3	; 179
    1148:	fc 4f       	sbci	r31, 0xFC	; 252
    114a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    114c:	80 91 4b 03 	lds	r24, 0x034B
    1150:	81 60       	ori	r24, 0x01	; 1
    1152:	80 93 4b 03 	sts	0x034B, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1156:	84 e9       	ldi	r24, 0x94	; 148
    1158:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    115c:	0b c0       	rjmp	.+22     	; 0x1174 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    115e:	85 ea       	ldi	r24, 0xA5	; 165
    1160:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    1164:	07 c0       	rjmp	.+14     	; 0x1174 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1166:	80 91 b9 00 	lds	r24, 0x00B9
    116a:	80 93 12 02 	sts	0x0212, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    116e:	84 e0       	ldi	r24, 0x04	; 4
    1170:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    1174:	ff 91       	pop	r31
    1176:	ef 91       	pop	r30
    1178:	bf 91       	pop	r27
    117a:	af 91       	pop	r26
    117c:	9f 91       	pop	r25
    117e:	8f 91       	pop	r24
    1180:	3f 91       	pop	r19
    1182:	2f 91       	pop	r18
    1184:	0f 90       	pop	r0
    1186:	0b be       	out	0x3b, r0	; 59
    1188:	0f 90       	pop	r0
    118a:	0f be       	out	0x3f, r0	; 63
    118c:	0f 90       	pop	r0
    118e:	1f 90       	pop	r1
    1190:	18 95       	reti

00001192 <__subsf3>:
    1192:	50 58       	subi	r21, 0x80	; 128

00001194 <__addsf3>:
    1194:	bb 27       	eor	r27, r27
    1196:	aa 27       	eor	r26, r26
    1198:	0e d0       	rcall	.+28     	; 0x11b6 <__addsf3x>
    119a:	75 c1       	rjmp	.+746    	; 0x1486 <__fp_round>
    119c:	66 d1       	rcall	.+716    	; 0x146a <__fp_pscA>
    119e:	30 f0       	brcs	.+12     	; 0x11ac <__addsf3+0x18>
    11a0:	6b d1       	rcall	.+726    	; 0x1478 <__fp_pscB>
    11a2:	20 f0       	brcs	.+8      	; 0x11ac <__addsf3+0x18>
    11a4:	31 f4       	brne	.+12     	; 0x11b2 <__addsf3+0x1e>
    11a6:	9f 3f       	cpi	r25, 0xFF	; 255
    11a8:	11 f4       	brne	.+4      	; 0x11ae <__addsf3+0x1a>
    11aa:	1e f4       	brtc	.+6      	; 0x11b2 <__addsf3+0x1e>
    11ac:	5b c1       	rjmp	.+694    	; 0x1464 <__fp_nan>
    11ae:	0e f4       	brtc	.+2      	; 0x11b2 <__addsf3+0x1e>
    11b0:	e0 95       	com	r30
    11b2:	e7 fb       	bst	r30, 7
    11b4:	51 c1       	rjmp	.+674    	; 0x1458 <__fp_inf>

000011b6 <__addsf3x>:
    11b6:	e9 2f       	mov	r30, r25
    11b8:	77 d1       	rcall	.+750    	; 0x14a8 <__fp_split3>
    11ba:	80 f3       	brcs	.-32     	; 0x119c <__addsf3+0x8>
    11bc:	ba 17       	cp	r27, r26
    11be:	62 07       	cpc	r22, r18
    11c0:	73 07       	cpc	r23, r19
    11c2:	84 07       	cpc	r24, r20
    11c4:	95 07       	cpc	r25, r21
    11c6:	18 f0       	brcs	.+6      	; 0x11ce <__addsf3x+0x18>
    11c8:	71 f4       	brne	.+28     	; 0x11e6 <__addsf3x+0x30>
    11ca:	9e f5       	brtc	.+102    	; 0x1232 <__addsf3x+0x7c>
    11cc:	8f c1       	rjmp	.+798    	; 0x14ec <__fp_zero>
    11ce:	0e f4       	brtc	.+2      	; 0x11d2 <__addsf3x+0x1c>
    11d0:	e0 95       	com	r30
    11d2:	0b 2e       	mov	r0, r27
    11d4:	ba 2f       	mov	r27, r26
    11d6:	a0 2d       	mov	r26, r0
    11d8:	0b 01       	movw	r0, r22
    11da:	b9 01       	movw	r22, r18
    11dc:	90 01       	movw	r18, r0
    11de:	0c 01       	movw	r0, r24
    11e0:	ca 01       	movw	r24, r20
    11e2:	a0 01       	movw	r20, r0
    11e4:	11 24       	eor	r1, r1
    11e6:	ff 27       	eor	r31, r31
    11e8:	59 1b       	sub	r21, r25
    11ea:	99 f0       	breq	.+38     	; 0x1212 <__addsf3x+0x5c>
    11ec:	59 3f       	cpi	r21, 0xF9	; 249
    11ee:	50 f4       	brcc	.+20     	; 0x1204 <__addsf3x+0x4e>
    11f0:	50 3e       	cpi	r21, 0xE0	; 224
    11f2:	68 f1       	brcs	.+90     	; 0x124e <__addsf3x+0x98>
    11f4:	1a 16       	cp	r1, r26
    11f6:	f0 40       	sbci	r31, 0x00	; 0
    11f8:	a2 2f       	mov	r26, r18
    11fa:	23 2f       	mov	r18, r19
    11fc:	34 2f       	mov	r19, r20
    11fe:	44 27       	eor	r20, r20
    1200:	58 5f       	subi	r21, 0xF8	; 248
    1202:	f3 cf       	rjmp	.-26     	; 0x11ea <__addsf3x+0x34>
    1204:	46 95       	lsr	r20
    1206:	37 95       	ror	r19
    1208:	27 95       	ror	r18
    120a:	a7 95       	ror	r26
    120c:	f0 40       	sbci	r31, 0x00	; 0
    120e:	53 95       	inc	r21
    1210:	c9 f7       	brne	.-14     	; 0x1204 <__addsf3x+0x4e>
    1212:	7e f4       	brtc	.+30     	; 0x1232 <__addsf3x+0x7c>
    1214:	1f 16       	cp	r1, r31
    1216:	ba 0b       	sbc	r27, r26
    1218:	62 0b       	sbc	r22, r18
    121a:	73 0b       	sbc	r23, r19
    121c:	84 0b       	sbc	r24, r20
    121e:	ba f0       	brmi	.+46     	; 0x124e <__addsf3x+0x98>
    1220:	91 50       	subi	r25, 0x01	; 1
    1222:	a1 f0       	breq	.+40     	; 0x124c <__addsf3x+0x96>
    1224:	ff 0f       	add	r31, r31
    1226:	bb 1f       	adc	r27, r27
    1228:	66 1f       	adc	r22, r22
    122a:	77 1f       	adc	r23, r23
    122c:	88 1f       	adc	r24, r24
    122e:	c2 f7       	brpl	.-16     	; 0x1220 <__addsf3x+0x6a>
    1230:	0e c0       	rjmp	.+28     	; 0x124e <__addsf3x+0x98>
    1232:	ba 0f       	add	r27, r26
    1234:	62 1f       	adc	r22, r18
    1236:	73 1f       	adc	r23, r19
    1238:	84 1f       	adc	r24, r20
    123a:	48 f4       	brcc	.+18     	; 0x124e <__addsf3x+0x98>
    123c:	87 95       	ror	r24
    123e:	77 95       	ror	r23
    1240:	67 95       	ror	r22
    1242:	b7 95       	ror	r27
    1244:	f7 95       	ror	r31
    1246:	9e 3f       	cpi	r25, 0xFE	; 254
    1248:	08 f0       	brcs	.+2      	; 0x124c <__addsf3x+0x96>
    124a:	b3 cf       	rjmp	.-154    	; 0x11b2 <__addsf3+0x1e>
    124c:	93 95       	inc	r25
    124e:	88 0f       	add	r24, r24
    1250:	08 f0       	brcs	.+2      	; 0x1254 <__addsf3x+0x9e>
    1252:	99 27       	eor	r25, r25
    1254:	ee 0f       	add	r30, r30
    1256:	97 95       	ror	r25
    1258:	87 95       	ror	r24
    125a:	08 95       	ret

0000125c <__cmpsf2>:
    125c:	d9 d0       	rcall	.+434    	; 0x1410 <__fp_cmp>
    125e:	08 f4       	brcc	.+2      	; 0x1262 <__cmpsf2+0x6>
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	08 95       	ret

00001264 <__divsf3>:
    1264:	0c d0       	rcall	.+24     	; 0x127e <__divsf3x>
    1266:	0f c1       	rjmp	.+542    	; 0x1486 <__fp_round>
    1268:	07 d1       	rcall	.+526    	; 0x1478 <__fp_pscB>
    126a:	40 f0       	brcs	.+16     	; 0x127c <__divsf3+0x18>
    126c:	fe d0       	rcall	.+508    	; 0x146a <__fp_pscA>
    126e:	30 f0       	brcs	.+12     	; 0x127c <__divsf3+0x18>
    1270:	21 f4       	brne	.+8      	; 0x127a <__divsf3+0x16>
    1272:	5f 3f       	cpi	r21, 0xFF	; 255
    1274:	19 f0       	breq	.+6      	; 0x127c <__divsf3+0x18>
    1276:	f0 c0       	rjmp	.+480    	; 0x1458 <__fp_inf>
    1278:	51 11       	cpse	r21, r1
    127a:	39 c1       	rjmp	.+626    	; 0x14ee <__fp_szero>
    127c:	f3 c0       	rjmp	.+486    	; 0x1464 <__fp_nan>

0000127e <__divsf3x>:
    127e:	14 d1       	rcall	.+552    	; 0x14a8 <__fp_split3>
    1280:	98 f3       	brcs	.-26     	; 0x1268 <__divsf3+0x4>

00001282 <__divsf3_pse>:
    1282:	99 23       	and	r25, r25
    1284:	c9 f3       	breq	.-14     	; 0x1278 <__divsf3+0x14>
    1286:	55 23       	and	r21, r21
    1288:	b1 f3       	breq	.-20     	; 0x1276 <__divsf3+0x12>
    128a:	95 1b       	sub	r25, r21
    128c:	55 0b       	sbc	r21, r21
    128e:	bb 27       	eor	r27, r27
    1290:	aa 27       	eor	r26, r26
    1292:	62 17       	cp	r22, r18
    1294:	73 07       	cpc	r23, r19
    1296:	84 07       	cpc	r24, r20
    1298:	38 f0       	brcs	.+14     	; 0x12a8 <__divsf3_pse+0x26>
    129a:	9f 5f       	subi	r25, 0xFF	; 255
    129c:	5f 4f       	sbci	r21, 0xFF	; 255
    129e:	22 0f       	add	r18, r18
    12a0:	33 1f       	adc	r19, r19
    12a2:	44 1f       	adc	r20, r20
    12a4:	aa 1f       	adc	r26, r26
    12a6:	a9 f3       	breq	.-22     	; 0x1292 <__divsf3_pse+0x10>
    12a8:	33 d0       	rcall	.+102    	; 0x1310 <__divsf3_pse+0x8e>
    12aa:	0e 2e       	mov	r0, r30
    12ac:	3a f0       	brmi	.+14     	; 0x12bc <__divsf3_pse+0x3a>
    12ae:	e0 e8       	ldi	r30, 0x80	; 128
    12b0:	30 d0       	rcall	.+96     	; 0x1312 <__divsf3_pse+0x90>
    12b2:	91 50       	subi	r25, 0x01	; 1
    12b4:	50 40       	sbci	r21, 0x00	; 0
    12b6:	e6 95       	lsr	r30
    12b8:	00 1c       	adc	r0, r0
    12ba:	ca f7       	brpl	.-14     	; 0x12ae <__divsf3_pse+0x2c>
    12bc:	29 d0       	rcall	.+82     	; 0x1310 <__divsf3_pse+0x8e>
    12be:	fe 2f       	mov	r31, r30
    12c0:	27 d0       	rcall	.+78     	; 0x1310 <__divsf3_pse+0x8e>
    12c2:	66 0f       	add	r22, r22
    12c4:	77 1f       	adc	r23, r23
    12c6:	88 1f       	adc	r24, r24
    12c8:	bb 1f       	adc	r27, r27
    12ca:	26 17       	cp	r18, r22
    12cc:	37 07       	cpc	r19, r23
    12ce:	48 07       	cpc	r20, r24
    12d0:	ab 07       	cpc	r26, r27
    12d2:	b0 e8       	ldi	r27, 0x80	; 128
    12d4:	09 f0       	breq	.+2      	; 0x12d8 <__divsf3_pse+0x56>
    12d6:	bb 0b       	sbc	r27, r27
    12d8:	80 2d       	mov	r24, r0
    12da:	bf 01       	movw	r22, r30
    12dc:	ff 27       	eor	r31, r31
    12de:	93 58       	subi	r25, 0x83	; 131
    12e0:	5f 4f       	sbci	r21, 0xFF	; 255
    12e2:	2a f0       	brmi	.+10     	; 0x12ee <__divsf3_pse+0x6c>
    12e4:	9e 3f       	cpi	r25, 0xFE	; 254
    12e6:	51 05       	cpc	r21, r1
    12e8:	68 f0       	brcs	.+26     	; 0x1304 <__divsf3_pse+0x82>
    12ea:	b6 c0       	rjmp	.+364    	; 0x1458 <__fp_inf>
    12ec:	00 c1       	rjmp	.+512    	; 0x14ee <__fp_szero>
    12ee:	5f 3f       	cpi	r21, 0xFF	; 255
    12f0:	ec f3       	brlt	.-6      	; 0x12ec <__divsf3_pse+0x6a>
    12f2:	98 3e       	cpi	r25, 0xE8	; 232
    12f4:	dc f3       	brlt	.-10     	; 0x12ec <__divsf3_pse+0x6a>
    12f6:	86 95       	lsr	r24
    12f8:	77 95       	ror	r23
    12fa:	67 95       	ror	r22
    12fc:	b7 95       	ror	r27
    12fe:	f7 95       	ror	r31
    1300:	9f 5f       	subi	r25, 0xFF	; 255
    1302:	c9 f7       	brne	.-14     	; 0x12f6 <__divsf3_pse+0x74>
    1304:	88 0f       	add	r24, r24
    1306:	91 1d       	adc	r25, r1
    1308:	96 95       	lsr	r25
    130a:	87 95       	ror	r24
    130c:	97 f9       	bld	r25, 7
    130e:	08 95       	ret
    1310:	e1 e0       	ldi	r30, 0x01	; 1
    1312:	66 0f       	add	r22, r22
    1314:	77 1f       	adc	r23, r23
    1316:	88 1f       	adc	r24, r24
    1318:	bb 1f       	adc	r27, r27
    131a:	62 17       	cp	r22, r18
    131c:	73 07       	cpc	r23, r19
    131e:	84 07       	cpc	r24, r20
    1320:	ba 07       	cpc	r27, r26
    1322:	20 f0       	brcs	.+8      	; 0x132c <__divsf3_pse+0xaa>
    1324:	62 1b       	sub	r22, r18
    1326:	73 0b       	sbc	r23, r19
    1328:	84 0b       	sbc	r24, r20
    132a:	ba 0b       	sbc	r27, r26
    132c:	ee 1f       	adc	r30, r30
    132e:	88 f7       	brcc	.-30     	; 0x1312 <__divsf3_pse+0x90>
    1330:	e0 95       	com	r30
    1332:	08 95       	ret

00001334 <__fixsfsi>:
    1334:	04 d0       	rcall	.+8      	; 0x133e <__fixunssfsi>
    1336:	68 94       	set
    1338:	b1 11       	cpse	r27, r1
    133a:	d9 c0       	rjmp	.+434    	; 0x14ee <__fp_szero>
    133c:	08 95       	ret

0000133e <__fixunssfsi>:
    133e:	bc d0       	rcall	.+376    	; 0x14b8 <__fp_splitA>
    1340:	88 f0       	brcs	.+34     	; 0x1364 <__fixunssfsi+0x26>
    1342:	9f 57       	subi	r25, 0x7F	; 127
    1344:	90 f0       	brcs	.+36     	; 0x136a <__fixunssfsi+0x2c>
    1346:	b9 2f       	mov	r27, r25
    1348:	99 27       	eor	r25, r25
    134a:	b7 51       	subi	r27, 0x17	; 23
    134c:	a0 f0       	brcs	.+40     	; 0x1376 <__fixunssfsi+0x38>
    134e:	d1 f0       	breq	.+52     	; 0x1384 <__fixunssfsi+0x46>
    1350:	66 0f       	add	r22, r22
    1352:	77 1f       	adc	r23, r23
    1354:	88 1f       	adc	r24, r24
    1356:	99 1f       	adc	r25, r25
    1358:	1a f0       	brmi	.+6      	; 0x1360 <__fixunssfsi+0x22>
    135a:	ba 95       	dec	r27
    135c:	c9 f7       	brne	.-14     	; 0x1350 <__fixunssfsi+0x12>
    135e:	12 c0       	rjmp	.+36     	; 0x1384 <__fixunssfsi+0x46>
    1360:	b1 30       	cpi	r27, 0x01	; 1
    1362:	81 f0       	breq	.+32     	; 0x1384 <__fixunssfsi+0x46>
    1364:	c3 d0       	rcall	.+390    	; 0x14ec <__fp_zero>
    1366:	b1 e0       	ldi	r27, 0x01	; 1
    1368:	08 95       	ret
    136a:	c0 c0       	rjmp	.+384    	; 0x14ec <__fp_zero>
    136c:	67 2f       	mov	r22, r23
    136e:	78 2f       	mov	r23, r24
    1370:	88 27       	eor	r24, r24
    1372:	b8 5f       	subi	r27, 0xF8	; 248
    1374:	39 f0       	breq	.+14     	; 0x1384 <__fixunssfsi+0x46>
    1376:	b9 3f       	cpi	r27, 0xF9	; 249
    1378:	cc f3       	brlt	.-14     	; 0x136c <__fixunssfsi+0x2e>
    137a:	86 95       	lsr	r24
    137c:	77 95       	ror	r23
    137e:	67 95       	ror	r22
    1380:	b3 95       	inc	r27
    1382:	d9 f7       	brne	.-10     	; 0x137a <__fixunssfsi+0x3c>
    1384:	3e f4       	brtc	.+14     	; 0x1394 <__fixunssfsi+0x56>
    1386:	90 95       	com	r25
    1388:	80 95       	com	r24
    138a:	70 95       	com	r23
    138c:	61 95       	neg	r22
    138e:	7f 4f       	sbci	r23, 0xFF	; 255
    1390:	8f 4f       	sbci	r24, 0xFF	; 255
    1392:	9f 4f       	sbci	r25, 0xFF	; 255
    1394:	08 95       	ret

00001396 <__floatunsisf>:
    1396:	e8 94       	clt
    1398:	09 c0       	rjmp	.+18     	; 0x13ac <__floatsisf+0x12>

0000139a <__floatsisf>:
    139a:	97 fb       	bst	r25, 7
    139c:	3e f4       	brtc	.+14     	; 0x13ac <__floatsisf+0x12>
    139e:	90 95       	com	r25
    13a0:	80 95       	com	r24
    13a2:	70 95       	com	r23
    13a4:	61 95       	neg	r22
    13a6:	7f 4f       	sbci	r23, 0xFF	; 255
    13a8:	8f 4f       	sbci	r24, 0xFF	; 255
    13aa:	9f 4f       	sbci	r25, 0xFF	; 255
    13ac:	99 23       	and	r25, r25
    13ae:	a9 f0       	breq	.+42     	; 0x13da <__floatsisf+0x40>
    13b0:	f9 2f       	mov	r31, r25
    13b2:	96 e9       	ldi	r25, 0x96	; 150
    13b4:	bb 27       	eor	r27, r27
    13b6:	93 95       	inc	r25
    13b8:	f6 95       	lsr	r31
    13ba:	87 95       	ror	r24
    13bc:	77 95       	ror	r23
    13be:	67 95       	ror	r22
    13c0:	b7 95       	ror	r27
    13c2:	f1 11       	cpse	r31, r1
    13c4:	f8 cf       	rjmp	.-16     	; 0x13b6 <__floatsisf+0x1c>
    13c6:	fa f4       	brpl	.+62     	; 0x1406 <__floatsisf+0x6c>
    13c8:	bb 0f       	add	r27, r27
    13ca:	11 f4       	brne	.+4      	; 0x13d0 <__floatsisf+0x36>
    13cc:	60 ff       	sbrs	r22, 0
    13ce:	1b c0       	rjmp	.+54     	; 0x1406 <__floatsisf+0x6c>
    13d0:	6f 5f       	subi	r22, 0xFF	; 255
    13d2:	7f 4f       	sbci	r23, 0xFF	; 255
    13d4:	8f 4f       	sbci	r24, 0xFF	; 255
    13d6:	9f 4f       	sbci	r25, 0xFF	; 255
    13d8:	16 c0       	rjmp	.+44     	; 0x1406 <__floatsisf+0x6c>
    13da:	88 23       	and	r24, r24
    13dc:	11 f0       	breq	.+4      	; 0x13e2 <__floatsisf+0x48>
    13de:	96 e9       	ldi	r25, 0x96	; 150
    13e0:	11 c0       	rjmp	.+34     	; 0x1404 <__floatsisf+0x6a>
    13e2:	77 23       	and	r23, r23
    13e4:	21 f0       	breq	.+8      	; 0x13ee <__floatsisf+0x54>
    13e6:	9e e8       	ldi	r25, 0x8E	; 142
    13e8:	87 2f       	mov	r24, r23
    13ea:	76 2f       	mov	r23, r22
    13ec:	05 c0       	rjmp	.+10     	; 0x13f8 <__floatsisf+0x5e>
    13ee:	66 23       	and	r22, r22
    13f0:	71 f0       	breq	.+28     	; 0x140e <__floatsisf+0x74>
    13f2:	96 e8       	ldi	r25, 0x86	; 134
    13f4:	86 2f       	mov	r24, r22
    13f6:	70 e0       	ldi	r23, 0x00	; 0
    13f8:	60 e0       	ldi	r22, 0x00	; 0
    13fa:	2a f0       	brmi	.+10     	; 0x1406 <__floatsisf+0x6c>
    13fc:	9a 95       	dec	r25
    13fe:	66 0f       	add	r22, r22
    1400:	77 1f       	adc	r23, r23
    1402:	88 1f       	adc	r24, r24
    1404:	da f7       	brpl	.-10     	; 0x13fc <__floatsisf+0x62>
    1406:	88 0f       	add	r24, r24
    1408:	96 95       	lsr	r25
    140a:	87 95       	ror	r24
    140c:	97 f9       	bld	r25, 7
    140e:	08 95       	ret

00001410 <__fp_cmp>:
    1410:	99 0f       	add	r25, r25
    1412:	00 08       	sbc	r0, r0
    1414:	55 0f       	add	r21, r21
    1416:	aa 0b       	sbc	r26, r26
    1418:	e0 e8       	ldi	r30, 0x80	; 128
    141a:	fe ef       	ldi	r31, 0xFE	; 254
    141c:	16 16       	cp	r1, r22
    141e:	17 06       	cpc	r1, r23
    1420:	e8 07       	cpc	r30, r24
    1422:	f9 07       	cpc	r31, r25
    1424:	c0 f0       	brcs	.+48     	; 0x1456 <__fp_cmp+0x46>
    1426:	12 16       	cp	r1, r18
    1428:	13 06       	cpc	r1, r19
    142a:	e4 07       	cpc	r30, r20
    142c:	f5 07       	cpc	r31, r21
    142e:	98 f0       	brcs	.+38     	; 0x1456 <__fp_cmp+0x46>
    1430:	62 1b       	sub	r22, r18
    1432:	73 0b       	sbc	r23, r19
    1434:	84 0b       	sbc	r24, r20
    1436:	95 0b       	sbc	r25, r21
    1438:	39 f4       	brne	.+14     	; 0x1448 <__fp_cmp+0x38>
    143a:	0a 26       	eor	r0, r26
    143c:	61 f0       	breq	.+24     	; 0x1456 <__fp_cmp+0x46>
    143e:	23 2b       	or	r18, r19
    1440:	24 2b       	or	r18, r20
    1442:	25 2b       	or	r18, r21
    1444:	21 f4       	brne	.+8      	; 0x144e <__fp_cmp+0x3e>
    1446:	08 95       	ret
    1448:	0a 26       	eor	r0, r26
    144a:	09 f4       	brne	.+2      	; 0x144e <__fp_cmp+0x3e>
    144c:	a1 40       	sbci	r26, 0x01	; 1
    144e:	a6 95       	lsr	r26
    1450:	8f ef       	ldi	r24, 0xFF	; 255
    1452:	81 1d       	adc	r24, r1
    1454:	81 1d       	adc	r24, r1
    1456:	08 95       	ret

00001458 <__fp_inf>:
    1458:	97 f9       	bld	r25, 7
    145a:	9f 67       	ori	r25, 0x7F	; 127
    145c:	80 e8       	ldi	r24, 0x80	; 128
    145e:	70 e0       	ldi	r23, 0x00	; 0
    1460:	60 e0       	ldi	r22, 0x00	; 0
    1462:	08 95       	ret

00001464 <__fp_nan>:
    1464:	9f ef       	ldi	r25, 0xFF	; 255
    1466:	80 ec       	ldi	r24, 0xC0	; 192
    1468:	08 95       	ret

0000146a <__fp_pscA>:
    146a:	00 24       	eor	r0, r0
    146c:	0a 94       	dec	r0
    146e:	16 16       	cp	r1, r22
    1470:	17 06       	cpc	r1, r23
    1472:	18 06       	cpc	r1, r24
    1474:	09 06       	cpc	r0, r25
    1476:	08 95       	ret

00001478 <__fp_pscB>:
    1478:	00 24       	eor	r0, r0
    147a:	0a 94       	dec	r0
    147c:	12 16       	cp	r1, r18
    147e:	13 06       	cpc	r1, r19
    1480:	14 06       	cpc	r1, r20
    1482:	05 06       	cpc	r0, r21
    1484:	08 95       	ret

00001486 <__fp_round>:
    1486:	09 2e       	mov	r0, r25
    1488:	03 94       	inc	r0
    148a:	00 0c       	add	r0, r0
    148c:	11 f4       	brne	.+4      	; 0x1492 <__fp_round+0xc>
    148e:	88 23       	and	r24, r24
    1490:	52 f0       	brmi	.+20     	; 0x14a6 <__fp_round+0x20>
    1492:	bb 0f       	add	r27, r27
    1494:	40 f4       	brcc	.+16     	; 0x14a6 <__fp_round+0x20>
    1496:	bf 2b       	or	r27, r31
    1498:	11 f4       	brne	.+4      	; 0x149e <__fp_round+0x18>
    149a:	60 ff       	sbrs	r22, 0
    149c:	04 c0       	rjmp	.+8      	; 0x14a6 <__fp_round+0x20>
    149e:	6f 5f       	subi	r22, 0xFF	; 255
    14a0:	7f 4f       	sbci	r23, 0xFF	; 255
    14a2:	8f 4f       	sbci	r24, 0xFF	; 255
    14a4:	9f 4f       	sbci	r25, 0xFF	; 255
    14a6:	08 95       	ret

000014a8 <__fp_split3>:
    14a8:	57 fd       	sbrc	r21, 7
    14aa:	90 58       	subi	r25, 0x80	; 128
    14ac:	44 0f       	add	r20, r20
    14ae:	55 1f       	adc	r21, r21
    14b0:	59 f0       	breq	.+22     	; 0x14c8 <__fp_splitA+0x10>
    14b2:	5f 3f       	cpi	r21, 0xFF	; 255
    14b4:	71 f0       	breq	.+28     	; 0x14d2 <__fp_splitA+0x1a>
    14b6:	47 95       	ror	r20

000014b8 <__fp_splitA>:
    14b8:	88 0f       	add	r24, r24
    14ba:	97 fb       	bst	r25, 7
    14bc:	99 1f       	adc	r25, r25
    14be:	61 f0       	breq	.+24     	; 0x14d8 <__fp_splitA+0x20>
    14c0:	9f 3f       	cpi	r25, 0xFF	; 255
    14c2:	79 f0       	breq	.+30     	; 0x14e2 <__fp_splitA+0x2a>
    14c4:	87 95       	ror	r24
    14c6:	08 95       	ret
    14c8:	12 16       	cp	r1, r18
    14ca:	13 06       	cpc	r1, r19
    14cc:	14 06       	cpc	r1, r20
    14ce:	55 1f       	adc	r21, r21
    14d0:	f2 cf       	rjmp	.-28     	; 0x14b6 <__fp_split3+0xe>
    14d2:	46 95       	lsr	r20
    14d4:	f1 df       	rcall	.-30     	; 0x14b8 <__fp_splitA>
    14d6:	08 c0       	rjmp	.+16     	; 0x14e8 <__fp_splitA+0x30>
    14d8:	16 16       	cp	r1, r22
    14da:	17 06       	cpc	r1, r23
    14dc:	18 06       	cpc	r1, r24
    14de:	99 1f       	adc	r25, r25
    14e0:	f1 cf       	rjmp	.-30     	; 0x14c4 <__fp_splitA+0xc>
    14e2:	86 95       	lsr	r24
    14e4:	71 05       	cpc	r23, r1
    14e6:	61 05       	cpc	r22, r1
    14e8:	08 94       	sec
    14ea:	08 95       	ret

000014ec <__fp_zero>:
    14ec:	e8 94       	clt

000014ee <__fp_szero>:
    14ee:	bb 27       	eor	r27, r27
    14f0:	66 27       	eor	r22, r22
    14f2:	77 27       	eor	r23, r23
    14f4:	cb 01       	movw	r24, r22
    14f6:	97 f9       	bld	r25, 7
    14f8:	08 95       	ret

000014fa <__gesf2>:
    14fa:	8a df       	rcall	.-236    	; 0x1410 <__fp_cmp>
    14fc:	08 f4       	brcc	.+2      	; 0x1500 <__gesf2+0x6>
    14fe:	8f ef       	ldi	r24, 0xFF	; 255
    1500:	08 95       	ret

00001502 <__mulsf3>:
    1502:	0b d0       	rcall	.+22     	; 0x151a <__mulsf3x>
    1504:	c0 cf       	rjmp	.-128    	; 0x1486 <__fp_round>
    1506:	b1 df       	rcall	.-158    	; 0x146a <__fp_pscA>
    1508:	28 f0       	brcs	.+10     	; 0x1514 <__mulsf3+0x12>
    150a:	b6 df       	rcall	.-148    	; 0x1478 <__fp_pscB>
    150c:	18 f0       	brcs	.+6      	; 0x1514 <__mulsf3+0x12>
    150e:	95 23       	and	r25, r21
    1510:	09 f0       	breq	.+2      	; 0x1514 <__mulsf3+0x12>
    1512:	a2 cf       	rjmp	.-188    	; 0x1458 <__fp_inf>
    1514:	a7 cf       	rjmp	.-178    	; 0x1464 <__fp_nan>
    1516:	11 24       	eor	r1, r1
    1518:	ea cf       	rjmp	.-44     	; 0x14ee <__fp_szero>

0000151a <__mulsf3x>:
    151a:	c6 df       	rcall	.-116    	; 0x14a8 <__fp_split3>
    151c:	a0 f3       	brcs	.-24     	; 0x1506 <__mulsf3+0x4>

0000151e <__mulsf3_pse>:
    151e:	95 9f       	mul	r25, r21
    1520:	d1 f3       	breq	.-12     	; 0x1516 <__mulsf3+0x14>
    1522:	95 0f       	add	r25, r21
    1524:	50 e0       	ldi	r21, 0x00	; 0
    1526:	55 1f       	adc	r21, r21
    1528:	62 9f       	mul	r22, r18
    152a:	f0 01       	movw	r30, r0
    152c:	72 9f       	mul	r23, r18
    152e:	bb 27       	eor	r27, r27
    1530:	f0 0d       	add	r31, r0
    1532:	b1 1d       	adc	r27, r1
    1534:	63 9f       	mul	r22, r19
    1536:	aa 27       	eor	r26, r26
    1538:	f0 0d       	add	r31, r0
    153a:	b1 1d       	adc	r27, r1
    153c:	aa 1f       	adc	r26, r26
    153e:	64 9f       	mul	r22, r20
    1540:	66 27       	eor	r22, r22
    1542:	b0 0d       	add	r27, r0
    1544:	a1 1d       	adc	r26, r1
    1546:	66 1f       	adc	r22, r22
    1548:	82 9f       	mul	r24, r18
    154a:	22 27       	eor	r18, r18
    154c:	b0 0d       	add	r27, r0
    154e:	a1 1d       	adc	r26, r1
    1550:	62 1f       	adc	r22, r18
    1552:	73 9f       	mul	r23, r19
    1554:	b0 0d       	add	r27, r0
    1556:	a1 1d       	adc	r26, r1
    1558:	62 1f       	adc	r22, r18
    155a:	83 9f       	mul	r24, r19
    155c:	a0 0d       	add	r26, r0
    155e:	61 1d       	adc	r22, r1
    1560:	22 1f       	adc	r18, r18
    1562:	74 9f       	mul	r23, r20
    1564:	33 27       	eor	r19, r19
    1566:	a0 0d       	add	r26, r0
    1568:	61 1d       	adc	r22, r1
    156a:	23 1f       	adc	r18, r19
    156c:	84 9f       	mul	r24, r20
    156e:	60 0d       	add	r22, r0
    1570:	21 1d       	adc	r18, r1
    1572:	82 2f       	mov	r24, r18
    1574:	76 2f       	mov	r23, r22
    1576:	6a 2f       	mov	r22, r26
    1578:	11 24       	eor	r1, r1
    157a:	9f 57       	subi	r25, 0x7F	; 127
    157c:	50 40       	sbci	r21, 0x00	; 0
    157e:	8a f0       	brmi	.+34     	; 0x15a2 <__mulsf3_pse+0x84>
    1580:	e1 f0       	breq	.+56     	; 0x15ba <__mulsf3_pse+0x9c>
    1582:	88 23       	and	r24, r24
    1584:	4a f0       	brmi	.+18     	; 0x1598 <__mulsf3_pse+0x7a>
    1586:	ee 0f       	add	r30, r30
    1588:	ff 1f       	adc	r31, r31
    158a:	bb 1f       	adc	r27, r27
    158c:	66 1f       	adc	r22, r22
    158e:	77 1f       	adc	r23, r23
    1590:	88 1f       	adc	r24, r24
    1592:	91 50       	subi	r25, 0x01	; 1
    1594:	50 40       	sbci	r21, 0x00	; 0
    1596:	a9 f7       	brne	.-22     	; 0x1582 <__mulsf3_pse+0x64>
    1598:	9e 3f       	cpi	r25, 0xFE	; 254
    159a:	51 05       	cpc	r21, r1
    159c:	70 f0       	brcs	.+28     	; 0x15ba <__mulsf3_pse+0x9c>
    159e:	5c cf       	rjmp	.-328    	; 0x1458 <__fp_inf>
    15a0:	a6 cf       	rjmp	.-180    	; 0x14ee <__fp_szero>
    15a2:	5f 3f       	cpi	r21, 0xFF	; 255
    15a4:	ec f3       	brlt	.-6      	; 0x15a0 <__mulsf3_pse+0x82>
    15a6:	98 3e       	cpi	r25, 0xE8	; 232
    15a8:	dc f3       	brlt	.-10     	; 0x15a0 <__mulsf3_pse+0x82>
    15aa:	86 95       	lsr	r24
    15ac:	77 95       	ror	r23
    15ae:	67 95       	ror	r22
    15b0:	b7 95       	ror	r27
    15b2:	f7 95       	ror	r31
    15b4:	e7 95       	ror	r30
    15b6:	9f 5f       	subi	r25, 0xFF	; 255
    15b8:	c1 f7       	brne	.-16     	; 0x15aa <__mulsf3_pse+0x8c>
    15ba:	fe 2b       	or	r31, r30
    15bc:	88 0f       	add	r24, r24
    15be:	91 1d       	adc	r25, r1
    15c0:	96 95       	lsr	r25
    15c2:	87 95       	ror	r24
    15c4:	97 f9       	bld	r25, 7
    15c6:	08 95       	ret

000015c8 <__tablejump2__>:
    15c8:	ee 0f       	add	r30, r30
    15ca:	ff 1f       	adc	r31, r31

000015cc <__tablejump__>:
    15cc:	05 90       	lpm	r0, Z+
    15ce:	f4 91       	lpm	r31, Z
    15d0:	e0 2d       	mov	r30, r0
    15d2:	19 94       	eijmp

000015d4 <fdevopen>:
    15d4:	0f 93       	push	r16
    15d6:	1f 93       	push	r17
    15d8:	cf 93       	push	r28
    15da:	df 93       	push	r29
    15dc:	ec 01       	movw	r28, r24
    15de:	8b 01       	movw	r16, r22
    15e0:	00 97       	sbiw	r24, 0x00	; 0
    15e2:	31 f4       	brne	.+12     	; 0x15f0 <fdevopen+0x1c>
    15e4:	61 15       	cp	r22, r1
    15e6:	71 05       	cpc	r23, r1
    15e8:	19 f4       	brne	.+6      	; 0x15f0 <fdevopen+0x1c>
    15ea:	80 e0       	ldi	r24, 0x00	; 0
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	37 c0       	rjmp	.+110    	; 0x165e <fdevopen+0x8a>
    15f0:	6e e0       	ldi	r22, 0x0E	; 14
    15f2:	70 e0       	ldi	r23, 0x00	; 0
    15f4:	81 e0       	ldi	r24, 0x01	; 1
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	63 d2       	rcall	.+1222   	; 0x1ac0 <calloc>
    15fa:	fc 01       	movw	r30, r24
    15fc:	00 97       	sbiw	r24, 0x00	; 0
    15fe:	a9 f3       	breq	.-22     	; 0x15ea <fdevopen+0x16>
    1600:	80 e8       	ldi	r24, 0x80	; 128
    1602:	83 83       	std	Z+3, r24	; 0x03
    1604:	01 15       	cp	r16, r1
    1606:	11 05       	cpc	r17, r1
    1608:	71 f0       	breq	.+28     	; 0x1626 <fdevopen+0x52>
    160a:	13 87       	std	Z+11, r17	; 0x0b
    160c:	02 87       	std	Z+10, r16	; 0x0a
    160e:	81 e8       	ldi	r24, 0x81	; 129
    1610:	83 83       	std	Z+3, r24	; 0x03
    1612:	80 91 75 03 	lds	r24, 0x0375
    1616:	90 91 76 03 	lds	r25, 0x0376
    161a:	89 2b       	or	r24, r25
    161c:	21 f4       	brne	.+8      	; 0x1626 <fdevopen+0x52>
    161e:	f0 93 76 03 	sts	0x0376, r31
    1622:	e0 93 75 03 	sts	0x0375, r30
    1626:	20 97       	sbiw	r28, 0x00	; 0
    1628:	c9 f0       	breq	.+50     	; 0x165c <fdevopen+0x88>
    162a:	d1 87       	std	Z+9, r29	; 0x09
    162c:	c0 87       	std	Z+8, r28	; 0x08
    162e:	83 81       	ldd	r24, Z+3	; 0x03
    1630:	82 60       	ori	r24, 0x02	; 2
    1632:	83 83       	std	Z+3, r24	; 0x03
    1634:	80 91 77 03 	lds	r24, 0x0377
    1638:	90 91 78 03 	lds	r25, 0x0378
    163c:	89 2b       	or	r24, r25
    163e:	71 f4       	brne	.+28     	; 0x165c <fdevopen+0x88>
    1640:	f0 93 78 03 	sts	0x0378, r31
    1644:	e0 93 77 03 	sts	0x0377, r30
    1648:	80 91 79 03 	lds	r24, 0x0379
    164c:	90 91 7a 03 	lds	r25, 0x037A
    1650:	89 2b       	or	r24, r25
    1652:	21 f4       	brne	.+8      	; 0x165c <fdevopen+0x88>
    1654:	f0 93 7a 03 	sts	0x037A, r31
    1658:	e0 93 79 03 	sts	0x0379, r30
    165c:	cf 01       	movw	r24, r30
    165e:	df 91       	pop	r29
    1660:	cf 91       	pop	r28
    1662:	1f 91       	pop	r17
    1664:	0f 91       	pop	r16
    1666:	08 95       	ret

00001668 <printf>:
    1668:	cf 93       	push	r28
    166a:	df 93       	push	r29
    166c:	cd b7       	in	r28, 0x3d	; 61
    166e:	de b7       	in	r29, 0x3e	; 62
    1670:	fe 01       	movw	r30, r28
    1672:	36 96       	adiw	r30, 0x06	; 6
    1674:	61 91       	ld	r22, Z+
    1676:	71 91       	ld	r23, Z+
    1678:	af 01       	movw	r20, r30
    167a:	80 91 77 03 	lds	r24, 0x0377
    167e:	90 91 78 03 	lds	r25, 0x0378
    1682:	30 d0       	rcall	.+96     	; 0x16e4 <vfprintf>
    1684:	df 91       	pop	r29
    1686:	cf 91       	pop	r28
    1688:	08 95       	ret

0000168a <puts>:
    168a:	0f 93       	push	r16
    168c:	1f 93       	push	r17
    168e:	cf 93       	push	r28
    1690:	df 93       	push	r29
    1692:	e0 91 77 03 	lds	r30, 0x0377
    1696:	f0 91 78 03 	lds	r31, 0x0378
    169a:	23 81       	ldd	r18, Z+3	; 0x03
    169c:	21 ff       	sbrs	r18, 1
    169e:	1b c0       	rjmp	.+54     	; 0x16d6 <puts+0x4c>
    16a0:	ec 01       	movw	r28, r24
    16a2:	00 e0       	ldi	r16, 0x00	; 0
    16a4:	10 e0       	ldi	r17, 0x00	; 0
    16a6:	89 91       	ld	r24, Y+
    16a8:	60 91 77 03 	lds	r22, 0x0377
    16ac:	70 91 78 03 	lds	r23, 0x0378
    16b0:	db 01       	movw	r26, r22
    16b2:	18 96       	adiw	r26, 0x08	; 8
    16b4:	ed 91       	ld	r30, X+
    16b6:	fc 91       	ld	r31, X
    16b8:	19 97       	sbiw	r26, 0x09	; 9
    16ba:	88 23       	and	r24, r24
    16bc:	31 f0       	breq	.+12     	; 0x16ca <puts+0x40>
    16be:	19 95       	eicall
    16c0:	89 2b       	or	r24, r25
    16c2:	89 f3       	breq	.-30     	; 0x16a6 <puts+0x1c>
    16c4:	0f ef       	ldi	r16, 0xFF	; 255
    16c6:	1f ef       	ldi	r17, 0xFF	; 255
    16c8:	ee cf       	rjmp	.-36     	; 0x16a6 <puts+0x1c>
    16ca:	8a e0       	ldi	r24, 0x0A	; 10
    16cc:	19 95       	eicall
    16ce:	89 2b       	or	r24, r25
    16d0:	11 f4       	brne	.+4      	; 0x16d6 <puts+0x4c>
    16d2:	c8 01       	movw	r24, r16
    16d4:	02 c0       	rjmp	.+4      	; 0x16da <puts+0x50>
    16d6:	8f ef       	ldi	r24, 0xFF	; 255
    16d8:	9f ef       	ldi	r25, 0xFF	; 255
    16da:	df 91       	pop	r29
    16dc:	cf 91       	pop	r28
    16de:	1f 91       	pop	r17
    16e0:	0f 91       	pop	r16
    16e2:	08 95       	ret

000016e4 <vfprintf>:
    16e4:	2f 92       	push	r2
    16e6:	3f 92       	push	r3
    16e8:	4f 92       	push	r4
    16ea:	5f 92       	push	r5
    16ec:	6f 92       	push	r6
    16ee:	7f 92       	push	r7
    16f0:	8f 92       	push	r8
    16f2:	9f 92       	push	r9
    16f4:	af 92       	push	r10
    16f6:	bf 92       	push	r11
    16f8:	cf 92       	push	r12
    16fa:	df 92       	push	r13
    16fc:	ef 92       	push	r14
    16fe:	ff 92       	push	r15
    1700:	0f 93       	push	r16
    1702:	1f 93       	push	r17
    1704:	cf 93       	push	r28
    1706:	df 93       	push	r29
    1708:	cd b7       	in	r28, 0x3d	; 61
    170a:	de b7       	in	r29, 0x3e	; 62
    170c:	2c 97       	sbiw	r28, 0x0c	; 12
    170e:	0f b6       	in	r0, 0x3f	; 63
    1710:	f8 94       	cli
    1712:	de bf       	out	0x3e, r29	; 62
    1714:	0f be       	out	0x3f, r0	; 63
    1716:	cd bf       	out	0x3d, r28	; 61
    1718:	7c 01       	movw	r14, r24
    171a:	6b 01       	movw	r12, r22
    171c:	8a 01       	movw	r16, r20
    171e:	fc 01       	movw	r30, r24
    1720:	17 82       	std	Z+7, r1	; 0x07
    1722:	16 82       	std	Z+6, r1	; 0x06
    1724:	83 81       	ldd	r24, Z+3	; 0x03
    1726:	81 ff       	sbrs	r24, 1
    1728:	b0 c1       	rjmp	.+864    	; 0x1a8a <vfprintf+0x3a6>
    172a:	ce 01       	movw	r24, r28
    172c:	01 96       	adiw	r24, 0x01	; 1
    172e:	4c 01       	movw	r8, r24
    1730:	f7 01       	movw	r30, r14
    1732:	93 81       	ldd	r25, Z+3	; 0x03
    1734:	f6 01       	movw	r30, r12
    1736:	93 fd       	sbrc	r25, 3
    1738:	85 91       	lpm	r24, Z+
    173a:	93 ff       	sbrs	r25, 3
    173c:	81 91       	ld	r24, Z+
    173e:	6f 01       	movw	r12, r30
    1740:	88 23       	and	r24, r24
    1742:	09 f4       	brne	.+2      	; 0x1746 <vfprintf+0x62>
    1744:	9e c1       	rjmp	.+828    	; 0x1a82 <vfprintf+0x39e>
    1746:	85 32       	cpi	r24, 0x25	; 37
    1748:	39 f4       	brne	.+14     	; 0x1758 <vfprintf+0x74>
    174a:	93 fd       	sbrc	r25, 3
    174c:	85 91       	lpm	r24, Z+
    174e:	93 ff       	sbrs	r25, 3
    1750:	81 91       	ld	r24, Z+
    1752:	6f 01       	movw	r12, r30
    1754:	85 32       	cpi	r24, 0x25	; 37
    1756:	21 f4       	brne	.+8      	; 0x1760 <vfprintf+0x7c>
    1758:	b7 01       	movw	r22, r14
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	0f d3       	rcall	.+1566   	; 0x1d7c <fputc>
    175e:	e8 cf       	rjmp	.-48     	; 0x1730 <vfprintf+0x4c>
    1760:	51 2c       	mov	r5, r1
    1762:	31 2c       	mov	r3, r1
    1764:	20 e0       	ldi	r18, 0x00	; 0
    1766:	20 32       	cpi	r18, 0x20	; 32
    1768:	a0 f4       	brcc	.+40     	; 0x1792 <vfprintf+0xae>
    176a:	8b 32       	cpi	r24, 0x2B	; 43
    176c:	69 f0       	breq	.+26     	; 0x1788 <vfprintf+0xa4>
    176e:	30 f4       	brcc	.+12     	; 0x177c <vfprintf+0x98>
    1770:	80 32       	cpi	r24, 0x20	; 32
    1772:	59 f0       	breq	.+22     	; 0x178a <vfprintf+0xa6>
    1774:	83 32       	cpi	r24, 0x23	; 35
    1776:	69 f4       	brne	.+26     	; 0x1792 <vfprintf+0xae>
    1778:	20 61       	ori	r18, 0x10	; 16
    177a:	2c c0       	rjmp	.+88     	; 0x17d4 <vfprintf+0xf0>
    177c:	8d 32       	cpi	r24, 0x2D	; 45
    177e:	39 f0       	breq	.+14     	; 0x178e <vfprintf+0xaa>
    1780:	80 33       	cpi	r24, 0x30	; 48
    1782:	39 f4       	brne	.+14     	; 0x1792 <vfprintf+0xae>
    1784:	21 60       	ori	r18, 0x01	; 1
    1786:	26 c0       	rjmp	.+76     	; 0x17d4 <vfprintf+0xf0>
    1788:	22 60       	ori	r18, 0x02	; 2
    178a:	24 60       	ori	r18, 0x04	; 4
    178c:	23 c0       	rjmp	.+70     	; 0x17d4 <vfprintf+0xf0>
    178e:	28 60       	ori	r18, 0x08	; 8
    1790:	21 c0       	rjmp	.+66     	; 0x17d4 <vfprintf+0xf0>
    1792:	27 fd       	sbrc	r18, 7
    1794:	27 c0       	rjmp	.+78     	; 0x17e4 <vfprintf+0x100>
    1796:	30 ed       	ldi	r19, 0xD0	; 208
    1798:	38 0f       	add	r19, r24
    179a:	3a 30       	cpi	r19, 0x0A	; 10
    179c:	78 f4       	brcc	.+30     	; 0x17bc <vfprintf+0xd8>
    179e:	26 ff       	sbrs	r18, 6
    17a0:	06 c0       	rjmp	.+12     	; 0x17ae <vfprintf+0xca>
    17a2:	fa e0       	ldi	r31, 0x0A	; 10
    17a4:	5f 9e       	mul	r5, r31
    17a6:	30 0d       	add	r19, r0
    17a8:	11 24       	eor	r1, r1
    17aa:	53 2e       	mov	r5, r19
    17ac:	13 c0       	rjmp	.+38     	; 0x17d4 <vfprintf+0xf0>
    17ae:	8a e0       	ldi	r24, 0x0A	; 10
    17b0:	38 9e       	mul	r3, r24
    17b2:	30 0d       	add	r19, r0
    17b4:	11 24       	eor	r1, r1
    17b6:	33 2e       	mov	r3, r19
    17b8:	20 62       	ori	r18, 0x20	; 32
    17ba:	0c c0       	rjmp	.+24     	; 0x17d4 <vfprintf+0xf0>
    17bc:	8e 32       	cpi	r24, 0x2E	; 46
    17be:	21 f4       	brne	.+8      	; 0x17c8 <vfprintf+0xe4>
    17c0:	26 fd       	sbrc	r18, 6
    17c2:	5f c1       	rjmp	.+702    	; 0x1a82 <vfprintf+0x39e>
    17c4:	20 64       	ori	r18, 0x40	; 64
    17c6:	06 c0       	rjmp	.+12     	; 0x17d4 <vfprintf+0xf0>
    17c8:	8c 36       	cpi	r24, 0x6C	; 108
    17ca:	11 f4       	brne	.+4      	; 0x17d0 <vfprintf+0xec>
    17cc:	20 68       	ori	r18, 0x80	; 128
    17ce:	02 c0       	rjmp	.+4      	; 0x17d4 <vfprintf+0xf0>
    17d0:	88 36       	cpi	r24, 0x68	; 104
    17d2:	41 f4       	brne	.+16     	; 0x17e4 <vfprintf+0x100>
    17d4:	f6 01       	movw	r30, r12
    17d6:	93 fd       	sbrc	r25, 3
    17d8:	85 91       	lpm	r24, Z+
    17da:	93 ff       	sbrs	r25, 3
    17dc:	81 91       	ld	r24, Z+
    17de:	6f 01       	movw	r12, r30
    17e0:	81 11       	cpse	r24, r1
    17e2:	c1 cf       	rjmp	.-126    	; 0x1766 <vfprintf+0x82>
    17e4:	98 2f       	mov	r25, r24
    17e6:	9f 7d       	andi	r25, 0xDF	; 223
    17e8:	95 54       	subi	r25, 0x45	; 69
    17ea:	93 30       	cpi	r25, 0x03	; 3
    17ec:	28 f4       	brcc	.+10     	; 0x17f8 <vfprintf+0x114>
    17ee:	0c 5f       	subi	r16, 0xFC	; 252
    17f0:	1f 4f       	sbci	r17, 0xFF	; 255
    17f2:	ff e3       	ldi	r31, 0x3F	; 63
    17f4:	f9 83       	std	Y+1, r31	; 0x01
    17f6:	0d c0       	rjmp	.+26     	; 0x1812 <vfprintf+0x12e>
    17f8:	83 36       	cpi	r24, 0x63	; 99
    17fa:	31 f0       	breq	.+12     	; 0x1808 <vfprintf+0x124>
    17fc:	83 37       	cpi	r24, 0x73	; 115
    17fe:	71 f0       	breq	.+28     	; 0x181c <vfprintf+0x138>
    1800:	83 35       	cpi	r24, 0x53	; 83
    1802:	09 f0       	breq	.+2      	; 0x1806 <vfprintf+0x122>
    1804:	57 c0       	rjmp	.+174    	; 0x18b4 <vfprintf+0x1d0>
    1806:	21 c0       	rjmp	.+66     	; 0x184a <vfprintf+0x166>
    1808:	f8 01       	movw	r30, r16
    180a:	80 81       	ld	r24, Z
    180c:	89 83       	std	Y+1, r24	; 0x01
    180e:	0e 5f       	subi	r16, 0xFE	; 254
    1810:	1f 4f       	sbci	r17, 0xFF	; 255
    1812:	44 24       	eor	r4, r4
    1814:	43 94       	inc	r4
    1816:	51 2c       	mov	r5, r1
    1818:	54 01       	movw	r10, r8
    181a:	14 c0       	rjmp	.+40     	; 0x1844 <vfprintf+0x160>
    181c:	38 01       	movw	r6, r16
    181e:	f2 e0       	ldi	r31, 0x02	; 2
    1820:	6f 0e       	add	r6, r31
    1822:	71 1c       	adc	r7, r1
    1824:	f8 01       	movw	r30, r16
    1826:	a0 80       	ld	r10, Z
    1828:	b1 80       	ldd	r11, Z+1	; 0x01
    182a:	26 ff       	sbrs	r18, 6
    182c:	03 c0       	rjmp	.+6      	; 0x1834 <vfprintf+0x150>
    182e:	65 2d       	mov	r22, r5
    1830:	70 e0       	ldi	r23, 0x00	; 0
    1832:	02 c0       	rjmp	.+4      	; 0x1838 <vfprintf+0x154>
    1834:	6f ef       	ldi	r22, 0xFF	; 255
    1836:	7f ef       	ldi	r23, 0xFF	; 255
    1838:	c5 01       	movw	r24, r10
    183a:	2c 87       	std	Y+12, r18	; 0x0c
    183c:	94 d2       	rcall	.+1320   	; 0x1d66 <strnlen>
    183e:	2c 01       	movw	r4, r24
    1840:	83 01       	movw	r16, r6
    1842:	2c 85       	ldd	r18, Y+12	; 0x0c
    1844:	2f 77       	andi	r18, 0x7F	; 127
    1846:	22 2e       	mov	r2, r18
    1848:	16 c0       	rjmp	.+44     	; 0x1876 <vfprintf+0x192>
    184a:	38 01       	movw	r6, r16
    184c:	f2 e0       	ldi	r31, 0x02	; 2
    184e:	6f 0e       	add	r6, r31
    1850:	71 1c       	adc	r7, r1
    1852:	f8 01       	movw	r30, r16
    1854:	a0 80       	ld	r10, Z
    1856:	b1 80       	ldd	r11, Z+1	; 0x01
    1858:	26 ff       	sbrs	r18, 6
    185a:	03 c0       	rjmp	.+6      	; 0x1862 <vfprintf+0x17e>
    185c:	65 2d       	mov	r22, r5
    185e:	70 e0       	ldi	r23, 0x00	; 0
    1860:	02 c0       	rjmp	.+4      	; 0x1866 <vfprintf+0x182>
    1862:	6f ef       	ldi	r22, 0xFF	; 255
    1864:	7f ef       	ldi	r23, 0xFF	; 255
    1866:	c5 01       	movw	r24, r10
    1868:	2c 87       	std	Y+12, r18	; 0x0c
    186a:	6b d2       	rcall	.+1238   	; 0x1d42 <strnlen_P>
    186c:	2c 01       	movw	r4, r24
    186e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1870:	20 68       	ori	r18, 0x80	; 128
    1872:	22 2e       	mov	r2, r18
    1874:	83 01       	movw	r16, r6
    1876:	23 fc       	sbrc	r2, 3
    1878:	19 c0       	rjmp	.+50     	; 0x18ac <vfprintf+0x1c8>
    187a:	83 2d       	mov	r24, r3
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	48 16       	cp	r4, r24
    1880:	59 06       	cpc	r5, r25
    1882:	a0 f4       	brcc	.+40     	; 0x18ac <vfprintf+0x1c8>
    1884:	b7 01       	movw	r22, r14
    1886:	80 e2       	ldi	r24, 0x20	; 32
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	78 d2       	rcall	.+1264   	; 0x1d7c <fputc>
    188c:	3a 94       	dec	r3
    188e:	f5 cf       	rjmp	.-22     	; 0x187a <vfprintf+0x196>
    1890:	f5 01       	movw	r30, r10
    1892:	27 fc       	sbrc	r2, 7
    1894:	85 91       	lpm	r24, Z+
    1896:	27 fe       	sbrs	r2, 7
    1898:	81 91       	ld	r24, Z+
    189a:	5f 01       	movw	r10, r30
    189c:	b7 01       	movw	r22, r14
    189e:	90 e0       	ldi	r25, 0x00	; 0
    18a0:	6d d2       	rcall	.+1242   	; 0x1d7c <fputc>
    18a2:	31 10       	cpse	r3, r1
    18a4:	3a 94       	dec	r3
    18a6:	f1 e0       	ldi	r31, 0x01	; 1
    18a8:	4f 1a       	sub	r4, r31
    18aa:	51 08       	sbc	r5, r1
    18ac:	41 14       	cp	r4, r1
    18ae:	51 04       	cpc	r5, r1
    18b0:	79 f7       	brne	.-34     	; 0x1890 <vfprintf+0x1ac>
    18b2:	de c0       	rjmp	.+444    	; 0x1a70 <vfprintf+0x38c>
    18b4:	84 36       	cpi	r24, 0x64	; 100
    18b6:	11 f0       	breq	.+4      	; 0x18bc <vfprintf+0x1d8>
    18b8:	89 36       	cpi	r24, 0x69	; 105
    18ba:	31 f5       	brne	.+76     	; 0x1908 <vfprintf+0x224>
    18bc:	f8 01       	movw	r30, r16
    18be:	27 ff       	sbrs	r18, 7
    18c0:	07 c0       	rjmp	.+14     	; 0x18d0 <vfprintf+0x1ec>
    18c2:	60 81       	ld	r22, Z
    18c4:	71 81       	ldd	r23, Z+1	; 0x01
    18c6:	82 81       	ldd	r24, Z+2	; 0x02
    18c8:	93 81       	ldd	r25, Z+3	; 0x03
    18ca:	0c 5f       	subi	r16, 0xFC	; 252
    18cc:	1f 4f       	sbci	r17, 0xFF	; 255
    18ce:	08 c0       	rjmp	.+16     	; 0x18e0 <vfprintf+0x1fc>
    18d0:	60 81       	ld	r22, Z
    18d2:	71 81       	ldd	r23, Z+1	; 0x01
    18d4:	88 27       	eor	r24, r24
    18d6:	77 fd       	sbrc	r23, 7
    18d8:	80 95       	com	r24
    18da:	98 2f       	mov	r25, r24
    18dc:	0e 5f       	subi	r16, 0xFE	; 254
    18de:	1f 4f       	sbci	r17, 0xFF	; 255
    18e0:	2f 76       	andi	r18, 0x6F	; 111
    18e2:	b2 2e       	mov	r11, r18
    18e4:	97 ff       	sbrs	r25, 7
    18e6:	09 c0       	rjmp	.+18     	; 0x18fa <vfprintf+0x216>
    18e8:	90 95       	com	r25
    18ea:	80 95       	com	r24
    18ec:	70 95       	com	r23
    18ee:	61 95       	neg	r22
    18f0:	7f 4f       	sbci	r23, 0xFF	; 255
    18f2:	8f 4f       	sbci	r24, 0xFF	; 255
    18f4:	9f 4f       	sbci	r25, 0xFF	; 255
    18f6:	20 68       	ori	r18, 0x80	; 128
    18f8:	b2 2e       	mov	r11, r18
    18fa:	2a e0       	ldi	r18, 0x0A	; 10
    18fc:	30 e0       	ldi	r19, 0x00	; 0
    18fe:	a4 01       	movw	r20, r8
    1900:	6f d2       	rcall	.+1246   	; 0x1de0 <__ultoa_invert>
    1902:	a8 2e       	mov	r10, r24
    1904:	a8 18       	sub	r10, r8
    1906:	43 c0       	rjmp	.+134    	; 0x198e <vfprintf+0x2aa>
    1908:	85 37       	cpi	r24, 0x75	; 117
    190a:	29 f4       	brne	.+10     	; 0x1916 <vfprintf+0x232>
    190c:	2f 7e       	andi	r18, 0xEF	; 239
    190e:	b2 2e       	mov	r11, r18
    1910:	2a e0       	ldi	r18, 0x0A	; 10
    1912:	30 e0       	ldi	r19, 0x00	; 0
    1914:	25 c0       	rjmp	.+74     	; 0x1960 <vfprintf+0x27c>
    1916:	f2 2f       	mov	r31, r18
    1918:	f9 7f       	andi	r31, 0xF9	; 249
    191a:	bf 2e       	mov	r11, r31
    191c:	8f 36       	cpi	r24, 0x6F	; 111
    191e:	c1 f0       	breq	.+48     	; 0x1950 <vfprintf+0x26c>
    1920:	18 f4       	brcc	.+6      	; 0x1928 <vfprintf+0x244>
    1922:	88 35       	cpi	r24, 0x58	; 88
    1924:	79 f0       	breq	.+30     	; 0x1944 <vfprintf+0x260>
    1926:	ad c0       	rjmp	.+346    	; 0x1a82 <vfprintf+0x39e>
    1928:	80 37       	cpi	r24, 0x70	; 112
    192a:	19 f0       	breq	.+6      	; 0x1932 <vfprintf+0x24e>
    192c:	88 37       	cpi	r24, 0x78	; 120
    192e:	21 f0       	breq	.+8      	; 0x1938 <vfprintf+0x254>
    1930:	a8 c0       	rjmp	.+336    	; 0x1a82 <vfprintf+0x39e>
    1932:	2f 2f       	mov	r18, r31
    1934:	20 61       	ori	r18, 0x10	; 16
    1936:	b2 2e       	mov	r11, r18
    1938:	b4 fe       	sbrs	r11, 4
    193a:	0d c0       	rjmp	.+26     	; 0x1956 <vfprintf+0x272>
    193c:	8b 2d       	mov	r24, r11
    193e:	84 60       	ori	r24, 0x04	; 4
    1940:	b8 2e       	mov	r11, r24
    1942:	09 c0       	rjmp	.+18     	; 0x1956 <vfprintf+0x272>
    1944:	24 ff       	sbrs	r18, 4
    1946:	0a c0       	rjmp	.+20     	; 0x195c <vfprintf+0x278>
    1948:	9f 2f       	mov	r25, r31
    194a:	96 60       	ori	r25, 0x06	; 6
    194c:	b9 2e       	mov	r11, r25
    194e:	06 c0       	rjmp	.+12     	; 0x195c <vfprintf+0x278>
    1950:	28 e0       	ldi	r18, 0x08	; 8
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	05 c0       	rjmp	.+10     	; 0x1960 <vfprintf+0x27c>
    1956:	20 e1       	ldi	r18, 0x10	; 16
    1958:	30 e0       	ldi	r19, 0x00	; 0
    195a:	02 c0       	rjmp	.+4      	; 0x1960 <vfprintf+0x27c>
    195c:	20 e1       	ldi	r18, 0x10	; 16
    195e:	32 e0       	ldi	r19, 0x02	; 2
    1960:	f8 01       	movw	r30, r16
    1962:	b7 fe       	sbrs	r11, 7
    1964:	07 c0       	rjmp	.+14     	; 0x1974 <vfprintf+0x290>
    1966:	60 81       	ld	r22, Z
    1968:	71 81       	ldd	r23, Z+1	; 0x01
    196a:	82 81       	ldd	r24, Z+2	; 0x02
    196c:	93 81       	ldd	r25, Z+3	; 0x03
    196e:	0c 5f       	subi	r16, 0xFC	; 252
    1970:	1f 4f       	sbci	r17, 0xFF	; 255
    1972:	06 c0       	rjmp	.+12     	; 0x1980 <vfprintf+0x29c>
    1974:	60 81       	ld	r22, Z
    1976:	71 81       	ldd	r23, Z+1	; 0x01
    1978:	80 e0       	ldi	r24, 0x00	; 0
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	0e 5f       	subi	r16, 0xFE	; 254
    197e:	1f 4f       	sbci	r17, 0xFF	; 255
    1980:	a4 01       	movw	r20, r8
    1982:	2e d2       	rcall	.+1116   	; 0x1de0 <__ultoa_invert>
    1984:	a8 2e       	mov	r10, r24
    1986:	a8 18       	sub	r10, r8
    1988:	fb 2d       	mov	r31, r11
    198a:	ff 77       	andi	r31, 0x7F	; 127
    198c:	bf 2e       	mov	r11, r31
    198e:	b6 fe       	sbrs	r11, 6
    1990:	0b c0       	rjmp	.+22     	; 0x19a8 <vfprintf+0x2c4>
    1992:	2b 2d       	mov	r18, r11
    1994:	2e 7f       	andi	r18, 0xFE	; 254
    1996:	a5 14       	cp	r10, r5
    1998:	50 f4       	brcc	.+20     	; 0x19ae <vfprintf+0x2ca>
    199a:	b4 fe       	sbrs	r11, 4
    199c:	0a c0       	rjmp	.+20     	; 0x19b2 <vfprintf+0x2ce>
    199e:	b2 fc       	sbrc	r11, 2
    19a0:	08 c0       	rjmp	.+16     	; 0x19b2 <vfprintf+0x2ce>
    19a2:	2b 2d       	mov	r18, r11
    19a4:	2e 7e       	andi	r18, 0xEE	; 238
    19a6:	05 c0       	rjmp	.+10     	; 0x19b2 <vfprintf+0x2ce>
    19a8:	7a 2c       	mov	r7, r10
    19aa:	2b 2d       	mov	r18, r11
    19ac:	03 c0       	rjmp	.+6      	; 0x19b4 <vfprintf+0x2d0>
    19ae:	7a 2c       	mov	r7, r10
    19b0:	01 c0       	rjmp	.+2      	; 0x19b4 <vfprintf+0x2d0>
    19b2:	75 2c       	mov	r7, r5
    19b4:	24 ff       	sbrs	r18, 4
    19b6:	0d c0       	rjmp	.+26     	; 0x19d2 <vfprintf+0x2ee>
    19b8:	fe 01       	movw	r30, r28
    19ba:	ea 0d       	add	r30, r10
    19bc:	f1 1d       	adc	r31, r1
    19be:	80 81       	ld	r24, Z
    19c0:	80 33       	cpi	r24, 0x30	; 48
    19c2:	11 f4       	brne	.+4      	; 0x19c8 <vfprintf+0x2e4>
    19c4:	29 7e       	andi	r18, 0xE9	; 233
    19c6:	09 c0       	rjmp	.+18     	; 0x19da <vfprintf+0x2f6>
    19c8:	22 ff       	sbrs	r18, 2
    19ca:	06 c0       	rjmp	.+12     	; 0x19d8 <vfprintf+0x2f4>
    19cc:	73 94       	inc	r7
    19ce:	73 94       	inc	r7
    19d0:	04 c0       	rjmp	.+8      	; 0x19da <vfprintf+0x2f6>
    19d2:	82 2f       	mov	r24, r18
    19d4:	86 78       	andi	r24, 0x86	; 134
    19d6:	09 f0       	breq	.+2      	; 0x19da <vfprintf+0x2f6>
    19d8:	73 94       	inc	r7
    19da:	23 fd       	sbrc	r18, 3
    19dc:	12 c0       	rjmp	.+36     	; 0x1a02 <vfprintf+0x31e>
    19de:	20 ff       	sbrs	r18, 0
    19e0:	06 c0       	rjmp	.+12     	; 0x19ee <vfprintf+0x30a>
    19e2:	5a 2c       	mov	r5, r10
    19e4:	73 14       	cp	r7, r3
    19e6:	18 f4       	brcc	.+6      	; 0x19ee <vfprintf+0x30a>
    19e8:	53 0c       	add	r5, r3
    19ea:	57 18       	sub	r5, r7
    19ec:	73 2c       	mov	r7, r3
    19ee:	73 14       	cp	r7, r3
    19f0:	60 f4       	brcc	.+24     	; 0x1a0a <vfprintf+0x326>
    19f2:	b7 01       	movw	r22, r14
    19f4:	80 e2       	ldi	r24, 0x20	; 32
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	2c 87       	std	Y+12, r18	; 0x0c
    19fa:	c0 d1       	rcall	.+896    	; 0x1d7c <fputc>
    19fc:	73 94       	inc	r7
    19fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a00:	f6 cf       	rjmp	.-20     	; 0x19ee <vfprintf+0x30a>
    1a02:	73 14       	cp	r7, r3
    1a04:	10 f4       	brcc	.+4      	; 0x1a0a <vfprintf+0x326>
    1a06:	37 18       	sub	r3, r7
    1a08:	01 c0       	rjmp	.+2      	; 0x1a0c <vfprintf+0x328>
    1a0a:	31 2c       	mov	r3, r1
    1a0c:	24 ff       	sbrs	r18, 4
    1a0e:	11 c0       	rjmp	.+34     	; 0x1a32 <vfprintf+0x34e>
    1a10:	b7 01       	movw	r22, r14
    1a12:	80 e3       	ldi	r24, 0x30	; 48
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	2c 87       	std	Y+12, r18	; 0x0c
    1a18:	b1 d1       	rcall	.+866    	; 0x1d7c <fputc>
    1a1a:	2c 85       	ldd	r18, Y+12	; 0x0c
    1a1c:	22 ff       	sbrs	r18, 2
    1a1e:	16 c0       	rjmp	.+44     	; 0x1a4c <vfprintf+0x368>
    1a20:	21 ff       	sbrs	r18, 1
    1a22:	03 c0       	rjmp	.+6      	; 0x1a2a <vfprintf+0x346>
    1a24:	88 e5       	ldi	r24, 0x58	; 88
    1a26:	90 e0       	ldi	r25, 0x00	; 0
    1a28:	02 c0       	rjmp	.+4      	; 0x1a2e <vfprintf+0x34a>
    1a2a:	88 e7       	ldi	r24, 0x78	; 120
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	b7 01       	movw	r22, r14
    1a30:	0c c0       	rjmp	.+24     	; 0x1a4a <vfprintf+0x366>
    1a32:	82 2f       	mov	r24, r18
    1a34:	86 78       	andi	r24, 0x86	; 134
    1a36:	51 f0       	breq	.+20     	; 0x1a4c <vfprintf+0x368>
    1a38:	21 fd       	sbrc	r18, 1
    1a3a:	02 c0       	rjmp	.+4      	; 0x1a40 <vfprintf+0x35c>
    1a3c:	80 e2       	ldi	r24, 0x20	; 32
    1a3e:	01 c0       	rjmp	.+2      	; 0x1a42 <vfprintf+0x35e>
    1a40:	8b e2       	ldi	r24, 0x2B	; 43
    1a42:	27 fd       	sbrc	r18, 7
    1a44:	8d e2       	ldi	r24, 0x2D	; 45
    1a46:	b7 01       	movw	r22, r14
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	98 d1       	rcall	.+816    	; 0x1d7c <fputc>
    1a4c:	a5 14       	cp	r10, r5
    1a4e:	30 f4       	brcc	.+12     	; 0x1a5c <vfprintf+0x378>
    1a50:	b7 01       	movw	r22, r14
    1a52:	80 e3       	ldi	r24, 0x30	; 48
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	92 d1       	rcall	.+804    	; 0x1d7c <fputc>
    1a58:	5a 94       	dec	r5
    1a5a:	f8 cf       	rjmp	.-16     	; 0x1a4c <vfprintf+0x368>
    1a5c:	aa 94       	dec	r10
    1a5e:	f4 01       	movw	r30, r8
    1a60:	ea 0d       	add	r30, r10
    1a62:	f1 1d       	adc	r31, r1
    1a64:	80 81       	ld	r24, Z
    1a66:	b7 01       	movw	r22, r14
    1a68:	90 e0       	ldi	r25, 0x00	; 0
    1a6a:	88 d1       	rcall	.+784    	; 0x1d7c <fputc>
    1a6c:	a1 10       	cpse	r10, r1
    1a6e:	f6 cf       	rjmp	.-20     	; 0x1a5c <vfprintf+0x378>
    1a70:	33 20       	and	r3, r3
    1a72:	09 f4       	brne	.+2      	; 0x1a76 <vfprintf+0x392>
    1a74:	5d ce       	rjmp	.-838    	; 0x1730 <vfprintf+0x4c>
    1a76:	b7 01       	movw	r22, r14
    1a78:	80 e2       	ldi	r24, 0x20	; 32
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	7f d1       	rcall	.+766    	; 0x1d7c <fputc>
    1a7e:	3a 94       	dec	r3
    1a80:	f7 cf       	rjmp	.-18     	; 0x1a70 <vfprintf+0x38c>
    1a82:	f7 01       	movw	r30, r14
    1a84:	86 81       	ldd	r24, Z+6	; 0x06
    1a86:	97 81       	ldd	r25, Z+7	; 0x07
    1a88:	02 c0       	rjmp	.+4      	; 0x1a8e <vfprintf+0x3aa>
    1a8a:	8f ef       	ldi	r24, 0xFF	; 255
    1a8c:	9f ef       	ldi	r25, 0xFF	; 255
    1a8e:	2c 96       	adiw	r28, 0x0c	; 12
    1a90:	0f b6       	in	r0, 0x3f	; 63
    1a92:	f8 94       	cli
    1a94:	de bf       	out	0x3e, r29	; 62
    1a96:	0f be       	out	0x3f, r0	; 63
    1a98:	cd bf       	out	0x3d, r28	; 61
    1a9a:	df 91       	pop	r29
    1a9c:	cf 91       	pop	r28
    1a9e:	1f 91       	pop	r17
    1aa0:	0f 91       	pop	r16
    1aa2:	ff 90       	pop	r15
    1aa4:	ef 90       	pop	r14
    1aa6:	df 90       	pop	r13
    1aa8:	cf 90       	pop	r12
    1aaa:	bf 90       	pop	r11
    1aac:	af 90       	pop	r10
    1aae:	9f 90       	pop	r9
    1ab0:	8f 90       	pop	r8
    1ab2:	7f 90       	pop	r7
    1ab4:	6f 90       	pop	r6
    1ab6:	5f 90       	pop	r5
    1ab8:	4f 90       	pop	r4
    1aba:	3f 90       	pop	r3
    1abc:	2f 90       	pop	r2
    1abe:	08 95       	ret

00001ac0 <calloc>:
    1ac0:	0f 93       	push	r16
    1ac2:	1f 93       	push	r17
    1ac4:	cf 93       	push	r28
    1ac6:	df 93       	push	r29
    1ac8:	86 9f       	mul	r24, r22
    1aca:	80 01       	movw	r16, r0
    1acc:	87 9f       	mul	r24, r23
    1ace:	10 0d       	add	r17, r0
    1ad0:	96 9f       	mul	r25, r22
    1ad2:	10 0d       	add	r17, r0
    1ad4:	11 24       	eor	r1, r1
    1ad6:	c8 01       	movw	r24, r16
    1ad8:	0d d0       	rcall	.+26     	; 0x1af4 <malloc>
    1ada:	ec 01       	movw	r28, r24
    1adc:	00 97       	sbiw	r24, 0x00	; 0
    1ade:	21 f0       	breq	.+8      	; 0x1ae8 <calloc+0x28>
    1ae0:	a8 01       	movw	r20, r16
    1ae2:	60 e0       	ldi	r22, 0x00	; 0
    1ae4:	70 e0       	ldi	r23, 0x00	; 0
    1ae6:	38 d1       	rcall	.+624    	; 0x1d58 <memset>
    1ae8:	ce 01       	movw	r24, r28
    1aea:	df 91       	pop	r29
    1aec:	cf 91       	pop	r28
    1aee:	1f 91       	pop	r17
    1af0:	0f 91       	pop	r16
    1af2:	08 95       	ret

00001af4 <malloc>:
    1af4:	cf 93       	push	r28
    1af6:	df 93       	push	r29
    1af8:	82 30       	cpi	r24, 0x02	; 2
    1afa:	91 05       	cpc	r25, r1
    1afc:	10 f4       	brcc	.+4      	; 0x1b02 <malloc+0xe>
    1afe:	82 e0       	ldi	r24, 0x02	; 2
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	e0 91 7d 03 	lds	r30, 0x037D
    1b06:	f0 91 7e 03 	lds	r31, 0x037E
    1b0a:	20 e0       	ldi	r18, 0x00	; 0
    1b0c:	30 e0       	ldi	r19, 0x00	; 0
    1b0e:	a0 e0       	ldi	r26, 0x00	; 0
    1b10:	b0 e0       	ldi	r27, 0x00	; 0
    1b12:	30 97       	sbiw	r30, 0x00	; 0
    1b14:	39 f1       	breq	.+78     	; 0x1b64 <malloc+0x70>
    1b16:	40 81       	ld	r20, Z
    1b18:	51 81       	ldd	r21, Z+1	; 0x01
    1b1a:	48 17       	cp	r20, r24
    1b1c:	59 07       	cpc	r21, r25
    1b1e:	b8 f0       	brcs	.+46     	; 0x1b4e <malloc+0x5a>
    1b20:	48 17       	cp	r20, r24
    1b22:	59 07       	cpc	r21, r25
    1b24:	71 f4       	brne	.+28     	; 0x1b42 <malloc+0x4e>
    1b26:	82 81       	ldd	r24, Z+2	; 0x02
    1b28:	93 81       	ldd	r25, Z+3	; 0x03
    1b2a:	10 97       	sbiw	r26, 0x00	; 0
    1b2c:	29 f0       	breq	.+10     	; 0x1b38 <malloc+0x44>
    1b2e:	13 96       	adiw	r26, 0x03	; 3
    1b30:	9c 93       	st	X, r25
    1b32:	8e 93       	st	-X, r24
    1b34:	12 97       	sbiw	r26, 0x02	; 2
    1b36:	2c c0       	rjmp	.+88     	; 0x1b90 <malloc+0x9c>
    1b38:	90 93 7e 03 	sts	0x037E, r25
    1b3c:	80 93 7d 03 	sts	0x037D, r24
    1b40:	27 c0       	rjmp	.+78     	; 0x1b90 <malloc+0x9c>
    1b42:	21 15       	cp	r18, r1
    1b44:	31 05       	cpc	r19, r1
    1b46:	31 f0       	breq	.+12     	; 0x1b54 <malloc+0x60>
    1b48:	42 17       	cp	r20, r18
    1b4a:	53 07       	cpc	r21, r19
    1b4c:	18 f0       	brcs	.+6      	; 0x1b54 <malloc+0x60>
    1b4e:	a9 01       	movw	r20, r18
    1b50:	db 01       	movw	r26, r22
    1b52:	01 c0       	rjmp	.+2      	; 0x1b56 <malloc+0x62>
    1b54:	ef 01       	movw	r28, r30
    1b56:	9a 01       	movw	r18, r20
    1b58:	bd 01       	movw	r22, r26
    1b5a:	df 01       	movw	r26, r30
    1b5c:	02 80       	ldd	r0, Z+2	; 0x02
    1b5e:	f3 81       	ldd	r31, Z+3	; 0x03
    1b60:	e0 2d       	mov	r30, r0
    1b62:	d7 cf       	rjmp	.-82     	; 0x1b12 <malloc+0x1e>
    1b64:	21 15       	cp	r18, r1
    1b66:	31 05       	cpc	r19, r1
    1b68:	f9 f0       	breq	.+62     	; 0x1ba8 <malloc+0xb4>
    1b6a:	28 1b       	sub	r18, r24
    1b6c:	39 0b       	sbc	r19, r25
    1b6e:	24 30       	cpi	r18, 0x04	; 4
    1b70:	31 05       	cpc	r19, r1
    1b72:	80 f4       	brcc	.+32     	; 0x1b94 <malloc+0xa0>
    1b74:	8a 81       	ldd	r24, Y+2	; 0x02
    1b76:	9b 81       	ldd	r25, Y+3	; 0x03
    1b78:	61 15       	cp	r22, r1
    1b7a:	71 05       	cpc	r23, r1
    1b7c:	21 f0       	breq	.+8      	; 0x1b86 <malloc+0x92>
    1b7e:	fb 01       	movw	r30, r22
    1b80:	93 83       	std	Z+3, r25	; 0x03
    1b82:	82 83       	std	Z+2, r24	; 0x02
    1b84:	04 c0       	rjmp	.+8      	; 0x1b8e <malloc+0x9a>
    1b86:	90 93 7e 03 	sts	0x037E, r25
    1b8a:	80 93 7d 03 	sts	0x037D, r24
    1b8e:	fe 01       	movw	r30, r28
    1b90:	32 96       	adiw	r30, 0x02	; 2
    1b92:	44 c0       	rjmp	.+136    	; 0x1c1c <malloc+0x128>
    1b94:	fe 01       	movw	r30, r28
    1b96:	e2 0f       	add	r30, r18
    1b98:	f3 1f       	adc	r31, r19
    1b9a:	81 93       	st	Z+, r24
    1b9c:	91 93       	st	Z+, r25
    1b9e:	22 50       	subi	r18, 0x02	; 2
    1ba0:	31 09       	sbc	r19, r1
    1ba2:	39 83       	std	Y+1, r19	; 0x01
    1ba4:	28 83       	st	Y, r18
    1ba6:	3a c0       	rjmp	.+116    	; 0x1c1c <malloc+0x128>
    1ba8:	20 91 7b 03 	lds	r18, 0x037B
    1bac:	30 91 7c 03 	lds	r19, 0x037C
    1bb0:	23 2b       	or	r18, r19
    1bb2:	41 f4       	brne	.+16     	; 0x1bc4 <malloc+0xd0>
    1bb4:	20 91 02 02 	lds	r18, 0x0202
    1bb8:	30 91 03 02 	lds	r19, 0x0203
    1bbc:	30 93 7c 03 	sts	0x037C, r19
    1bc0:	20 93 7b 03 	sts	0x037B, r18
    1bc4:	20 91 00 02 	lds	r18, 0x0200
    1bc8:	30 91 01 02 	lds	r19, 0x0201
    1bcc:	21 15       	cp	r18, r1
    1bce:	31 05       	cpc	r19, r1
    1bd0:	41 f4       	brne	.+16     	; 0x1be2 <malloc+0xee>
    1bd2:	2d b7       	in	r18, 0x3d	; 61
    1bd4:	3e b7       	in	r19, 0x3e	; 62
    1bd6:	40 91 04 02 	lds	r20, 0x0204
    1bda:	50 91 05 02 	lds	r21, 0x0205
    1bde:	24 1b       	sub	r18, r20
    1be0:	35 0b       	sbc	r19, r21
    1be2:	e0 91 7b 03 	lds	r30, 0x037B
    1be6:	f0 91 7c 03 	lds	r31, 0x037C
    1bea:	e2 17       	cp	r30, r18
    1bec:	f3 07       	cpc	r31, r19
    1bee:	a0 f4       	brcc	.+40     	; 0x1c18 <malloc+0x124>
    1bf0:	2e 1b       	sub	r18, r30
    1bf2:	3f 0b       	sbc	r19, r31
    1bf4:	28 17       	cp	r18, r24
    1bf6:	39 07       	cpc	r19, r25
    1bf8:	78 f0       	brcs	.+30     	; 0x1c18 <malloc+0x124>
    1bfa:	ac 01       	movw	r20, r24
    1bfc:	4e 5f       	subi	r20, 0xFE	; 254
    1bfe:	5f 4f       	sbci	r21, 0xFF	; 255
    1c00:	24 17       	cp	r18, r20
    1c02:	35 07       	cpc	r19, r21
    1c04:	48 f0       	brcs	.+18     	; 0x1c18 <malloc+0x124>
    1c06:	4e 0f       	add	r20, r30
    1c08:	5f 1f       	adc	r21, r31
    1c0a:	50 93 7c 03 	sts	0x037C, r21
    1c0e:	40 93 7b 03 	sts	0x037B, r20
    1c12:	81 93       	st	Z+, r24
    1c14:	91 93       	st	Z+, r25
    1c16:	02 c0       	rjmp	.+4      	; 0x1c1c <malloc+0x128>
    1c18:	e0 e0       	ldi	r30, 0x00	; 0
    1c1a:	f0 e0       	ldi	r31, 0x00	; 0
    1c1c:	cf 01       	movw	r24, r30
    1c1e:	df 91       	pop	r29
    1c20:	cf 91       	pop	r28
    1c22:	08 95       	ret

00001c24 <free>:
    1c24:	cf 93       	push	r28
    1c26:	df 93       	push	r29
    1c28:	00 97       	sbiw	r24, 0x00	; 0
    1c2a:	09 f4       	brne	.+2      	; 0x1c2e <free+0xa>
    1c2c:	87 c0       	rjmp	.+270    	; 0x1d3c <free+0x118>
    1c2e:	fc 01       	movw	r30, r24
    1c30:	32 97       	sbiw	r30, 0x02	; 2
    1c32:	13 82       	std	Z+3, r1	; 0x03
    1c34:	12 82       	std	Z+2, r1	; 0x02
    1c36:	c0 91 7d 03 	lds	r28, 0x037D
    1c3a:	d0 91 7e 03 	lds	r29, 0x037E
    1c3e:	20 97       	sbiw	r28, 0x00	; 0
    1c40:	81 f4       	brne	.+32     	; 0x1c62 <free+0x3e>
    1c42:	20 81       	ld	r18, Z
    1c44:	31 81       	ldd	r19, Z+1	; 0x01
    1c46:	28 0f       	add	r18, r24
    1c48:	39 1f       	adc	r19, r25
    1c4a:	80 91 7b 03 	lds	r24, 0x037B
    1c4e:	90 91 7c 03 	lds	r25, 0x037C
    1c52:	82 17       	cp	r24, r18
    1c54:	93 07       	cpc	r25, r19
    1c56:	79 f5       	brne	.+94     	; 0x1cb6 <free+0x92>
    1c58:	f0 93 7c 03 	sts	0x037C, r31
    1c5c:	e0 93 7b 03 	sts	0x037B, r30
    1c60:	6d c0       	rjmp	.+218    	; 0x1d3c <free+0x118>
    1c62:	de 01       	movw	r26, r28
    1c64:	20 e0       	ldi	r18, 0x00	; 0
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	ae 17       	cp	r26, r30
    1c6a:	bf 07       	cpc	r27, r31
    1c6c:	50 f4       	brcc	.+20     	; 0x1c82 <free+0x5e>
    1c6e:	12 96       	adiw	r26, 0x02	; 2
    1c70:	4d 91       	ld	r20, X+
    1c72:	5c 91       	ld	r21, X
    1c74:	13 97       	sbiw	r26, 0x03	; 3
    1c76:	9d 01       	movw	r18, r26
    1c78:	41 15       	cp	r20, r1
    1c7a:	51 05       	cpc	r21, r1
    1c7c:	09 f1       	breq	.+66     	; 0x1cc0 <free+0x9c>
    1c7e:	da 01       	movw	r26, r20
    1c80:	f3 cf       	rjmp	.-26     	; 0x1c68 <free+0x44>
    1c82:	b3 83       	std	Z+3, r27	; 0x03
    1c84:	a2 83       	std	Z+2, r26	; 0x02
    1c86:	40 81       	ld	r20, Z
    1c88:	51 81       	ldd	r21, Z+1	; 0x01
    1c8a:	84 0f       	add	r24, r20
    1c8c:	95 1f       	adc	r25, r21
    1c8e:	8a 17       	cp	r24, r26
    1c90:	9b 07       	cpc	r25, r27
    1c92:	71 f4       	brne	.+28     	; 0x1cb0 <free+0x8c>
    1c94:	8d 91       	ld	r24, X+
    1c96:	9c 91       	ld	r25, X
    1c98:	11 97       	sbiw	r26, 0x01	; 1
    1c9a:	84 0f       	add	r24, r20
    1c9c:	95 1f       	adc	r25, r21
    1c9e:	02 96       	adiw	r24, 0x02	; 2
    1ca0:	91 83       	std	Z+1, r25	; 0x01
    1ca2:	80 83       	st	Z, r24
    1ca4:	12 96       	adiw	r26, 0x02	; 2
    1ca6:	8d 91       	ld	r24, X+
    1ca8:	9c 91       	ld	r25, X
    1caa:	13 97       	sbiw	r26, 0x03	; 3
    1cac:	93 83       	std	Z+3, r25	; 0x03
    1cae:	82 83       	std	Z+2, r24	; 0x02
    1cb0:	21 15       	cp	r18, r1
    1cb2:	31 05       	cpc	r19, r1
    1cb4:	29 f4       	brne	.+10     	; 0x1cc0 <free+0x9c>
    1cb6:	f0 93 7e 03 	sts	0x037E, r31
    1cba:	e0 93 7d 03 	sts	0x037D, r30
    1cbe:	3e c0       	rjmp	.+124    	; 0x1d3c <free+0x118>
    1cc0:	d9 01       	movw	r26, r18
    1cc2:	13 96       	adiw	r26, 0x03	; 3
    1cc4:	fc 93       	st	X, r31
    1cc6:	ee 93       	st	-X, r30
    1cc8:	12 97       	sbiw	r26, 0x02	; 2
    1cca:	4d 91       	ld	r20, X+
    1ccc:	5d 91       	ld	r21, X+
    1cce:	a4 0f       	add	r26, r20
    1cd0:	b5 1f       	adc	r27, r21
    1cd2:	ea 17       	cp	r30, r26
    1cd4:	fb 07       	cpc	r31, r27
    1cd6:	79 f4       	brne	.+30     	; 0x1cf6 <free+0xd2>
    1cd8:	80 81       	ld	r24, Z
    1cda:	91 81       	ldd	r25, Z+1	; 0x01
    1cdc:	84 0f       	add	r24, r20
    1cde:	95 1f       	adc	r25, r21
    1ce0:	02 96       	adiw	r24, 0x02	; 2
    1ce2:	d9 01       	movw	r26, r18
    1ce4:	11 96       	adiw	r26, 0x01	; 1
    1ce6:	9c 93       	st	X, r25
    1ce8:	8e 93       	st	-X, r24
    1cea:	82 81       	ldd	r24, Z+2	; 0x02
    1cec:	93 81       	ldd	r25, Z+3	; 0x03
    1cee:	13 96       	adiw	r26, 0x03	; 3
    1cf0:	9c 93       	st	X, r25
    1cf2:	8e 93       	st	-X, r24
    1cf4:	12 97       	sbiw	r26, 0x02	; 2
    1cf6:	e0 e0       	ldi	r30, 0x00	; 0
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfc:	9b 81       	ldd	r25, Y+3	; 0x03
    1cfe:	00 97       	sbiw	r24, 0x00	; 0
    1d00:	19 f0       	breq	.+6      	; 0x1d08 <free+0xe4>
    1d02:	fe 01       	movw	r30, r28
    1d04:	ec 01       	movw	r28, r24
    1d06:	f9 cf       	rjmp	.-14     	; 0x1cfa <free+0xd6>
    1d08:	ce 01       	movw	r24, r28
    1d0a:	02 96       	adiw	r24, 0x02	; 2
    1d0c:	28 81       	ld	r18, Y
    1d0e:	39 81       	ldd	r19, Y+1	; 0x01
    1d10:	82 0f       	add	r24, r18
    1d12:	93 1f       	adc	r25, r19
    1d14:	20 91 7b 03 	lds	r18, 0x037B
    1d18:	30 91 7c 03 	lds	r19, 0x037C
    1d1c:	28 17       	cp	r18, r24
    1d1e:	39 07       	cpc	r19, r25
    1d20:	69 f4       	brne	.+26     	; 0x1d3c <free+0x118>
    1d22:	30 97       	sbiw	r30, 0x00	; 0
    1d24:	29 f4       	brne	.+10     	; 0x1d30 <free+0x10c>
    1d26:	10 92 7e 03 	sts	0x037E, r1
    1d2a:	10 92 7d 03 	sts	0x037D, r1
    1d2e:	02 c0       	rjmp	.+4      	; 0x1d34 <free+0x110>
    1d30:	13 82       	std	Z+3, r1	; 0x03
    1d32:	12 82       	std	Z+2, r1	; 0x02
    1d34:	d0 93 7c 03 	sts	0x037C, r29
    1d38:	c0 93 7b 03 	sts	0x037B, r28
    1d3c:	df 91       	pop	r29
    1d3e:	cf 91       	pop	r28
    1d40:	08 95       	ret

00001d42 <strnlen_P>:
    1d42:	fc 01       	movw	r30, r24
    1d44:	05 90       	lpm	r0, Z+
    1d46:	61 50       	subi	r22, 0x01	; 1
    1d48:	70 40       	sbci	r23, 0x00	; 0
    1d4a:	01 10       	cpse	r0, r1
    1d4c:	d8 f7       	brcc	.-10     	; 0x1d44 <strnlen_P+0x2>
    1d4e:	80 95       	com	r24
    1d50:	90 95       	com	r25
    1d52:	8e 0f       	add	r24, r30
    1d54:	9f 1f       	adc	r25, r31
    1d56:	08 95       	ret

00001d58 <memset>:
    1d58:	dc 01       	movw	r26, r24
    1d5a:	01 c0       	rjmp	.+2      	; 0x1d5e <memset+0x6>
    1d5c:	6d 93       	st	X+, r22
    1d5e:	41 50       	subi	r20, 0x01	; 1
    1d60:	50 40       	sbci	r21, 0x00	; 0
    1d62:	e0 f7       	brcc	.-8      	; 0x1d5c <memset+0x4>
    1d64:	08 95       	ret

00001d66 <strnlen>:
    1d66:	fc 01       	movw	r30, r24
    1d68:	61 50       	subi	r22, 0x01	; 1
    1d6a:	70 40       	sbci	r23, 0x00	; 0
    1d6c:	01 90       	ld	r0, Z+
    1d6e:	01 10       	cpse	r0, r1
    1d70:	d8 f7       	brcc	.-10     	; 0x1d68 <strnlen+0x2>
    1d72:	80 95       	com	r24
    1d74:	90 95       	com	r25
    1d76:	8e 0f       	add	r24, r30
    1d78:	9f 1f       	adc	r25, r31
    1d7a:	08 95       	ret

00001d7c <fputc>:
    1d7c:	0f 93       	push	r16
    1d7e:	1f 93       	push	r17
    1d80:	cf 93       	push	r28
    1d82:	df 93       	push	r29
    1d84:	18 2f       	mov	r17, r24
    1d86:	09 2f       	mov	r16, r25
    1d88:	eb 01       	movw	r28, r22
    1d8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d8c:	81 fd       	sbrc	r24, 1
    1d8e:	03 c0       	rjmp	.+6      	; 0x1d96 <fputc+0x1a>
    1d90:	8f ef       	ldi	r24, 0xFF	; 255
    1d92:	9f ef       	ldi	r25, 0xFF	; 255
    1d94:	20 c0       	rjmp	.+64     	; 0x1dd6 <fputc+0x5a>
    1d96:	82 ff       	sbrs	r24, 2
    1d98:	10 c0       	rjmp	.+32     	; 0x1dba <fputc+0x3e>
    1d9a:	4e 81       	ldd	r20, Y+6	; 0x06
    1d9c:	5f 81       	ldd	r21, Y+7	; 0x07
    1d9e:	2c 81       	ldd	r18, Y+4	; 0x04
    1da0:	3d 81       	ldd	r19, Y+5	; 0x05
    1da2:	42 17       	cp	r20, r18
    1da4:	53 07       	cpc	r21, r19
    1da6:	7c f4       	brge	.+30     	; 0x1dc6 <fputc+0x4a>
    1da8:	e8 81       	ld	r30, Y
    1daa:	f9 81       	ldd	r31, Y+1	; 0x01
    1dac:	9f 01       	movw	r18, r30
    1dae:	2f 5f       	subi	r18, 0xFF	; 255
    1db0:	3f 4f       	sbci	r19, 0xFF	; 255
    1db2:	39 83       	std	Y+1, r19	; 0x01
    1db4:	28 83       	st	Y, r18
    1db6:	10 83       	st	Z, r17
    1db8:	06 c0       	rjmp	.+12     	; 0x1dc6 <fputc+0x4a>
    1dba:	e8 85       	ldd	r30, Y+8	; 0x08
    1dbc:	f9 85       	ldd	r31, Y+9	; 0x09
    1dbe:	81 2f       	mov	r24, r17
    1dc0:	19 95       	eicall
    1dc2:	89 2b       	or	r24, r25
    1dc4:	29 f7       	brne	.-54     	; 0x1d90 <fputc+0x14>
    1dc6:	2e 81       	ldd	r18, Y+6	; 0x06
    1dc8:	3f 81       	ldd	r19, Y+7	; 0x07
    1dca:	2f 5f       	subi	r18, 0xFF	; 255
    1dcc:	3f 4f       	sbci	r19, 0xFF	; 255
    1dce:	3f 83       	std	Y+7, r19	; 0x07
    1dd0:	2e 83       	std	Y+6, r18	; 0x06
    1dd2:	81 2f       	mov	r24, r17
    1dd4:	90 2f       	mov	r25, r16
    1dd6:	df 91       	pop	r29
    1dd8:	cf 91       	pop	r28
    1dda:	1f 91       	pop	r17
    1ddc:	0f 91       	pop	r16
    1dde:	08 95       	ret

00001de0 <__ultoa_invert>:
    1de0:	fa 01       	movw	r30, r20
    1de2:	aa 27       	eor	r26, r26
    1de4:	28 30       	cpi	r18, 0x08	; 8
    1de6:	51 f1       	breq	.+84     	; 0x1e3c <__ultoa_invert+0x5c>
    1de8:	20 31       	cpi	r18, 0x10	; 16
    1dea:	81 f1       	breq	.+96     	; 0x1e4c <__ultoa_invert+0x6c>
    1dec:	e8 94       	clt
    1dee:	6f 93       	push	r22
    1df0:	6e 7f       	andi	r22, 0xFE	; 254
    1df2:	6e 5f       	subi	r22, 0xFE	; 254
    1df4:	7f 4f       	sbci	r23, 0xFF	; 255
    1df6:	8f 4f       	sbci	r24, 0xFF	; 255
    1df8:	9f 4f       	sbci	r25, 0xFF	; 255
    1dfa:	af 4f       	sbci	r26, 0xFF	; 255
    1dfc:	b1 e0       	ldi	r27, 0x01	; 1
    1dfe:	3e d0       	rcall	.+124    	; 0x1e7c <__ultoa_invert+0x9c>
    1e00:	b4 e0       	ldi	r27, 0x04	; 4
    1e02:	3c d0       	rcall	.+120    	; 0x1e7c <__ultoa_invert+0x9c>
    1e04:	67 0f       	add	r22, r23
    1e06:	78 1f       	adc	r23, r24
    1e08:	89 1f       	adc	r24, r25
    1e0a:	9a 1f       	adc	r25, r26
    1e0c:	a1 1d       	adc	r26, r1
    1e0e:	68 0f       	add	r22, r24
    1e10:	79 1f       	adc	r23, r25
    1e12:	8a 1f       	adc	r24, r26
    1e14:	91 1d       	adc	r25, r1
    1e16:	a1 1d       	adc	r26, r1
    1e18:	6a 0f       	add	r22, r26
    1e1a:	71 1d       	adc	r23, r1
    1e1c:	81 1d       	adc	r24, r1
    1e1e:	91 1d       	adc	r25, r1
    1e20:	a1 1d       	adc	r26, r1
    1e22:	20 d0       	rcall	.+64     	; 0x1e64 <__ultoa_invert+0x84>
    1e24:	09 f4       	brne	.+2      	; 0x1e28 <__ultoa_invert+0x48>
    1e26:	68 94       	set
    1e28:	3f 91       	pop	r19
    1e2a:	2a e0       	ldi	r18, 0x0A	; 10
    1e2c:	26 9f       	mul	r18, r22
    1e2e:	11 24       	eor	r1, r1
    1e30:	30 19       	sub	r19, r0
    1e32:	30 5d       	subi	r19, 0xD0	; 208
    1e34:	31 93       	st	Z+, r19
    1e36:	de f6       	brtc	.-74     	; 0x1dee <__ultoa_invert+0xe>
    1e38:	cf 01       	movw	r24, r30
    1e3a:	08 95       	ret
    1e3c:	46 2f       	mov	r20, r22
    1e3e:	47 70       	andi	r20, 0x07	; 7
    1e40:	40 5d       	subi	r20, 0xD0	; 208
    1e42:	41 93       	st	Z+, r20
    1e44:	b3 e0       	ldi	r27, 0x03	; 3
    1e46:	0f d0       	rcall	.+30     	; 0x1e66 <__ultoa_invert+0x86>
    1e48:	c9 f7       	brne	.-14     	; 0x1e3c <__ultoa_invert+0x5c>
    1e4a:	f6 cf       	rjmp	.-20     	; 0x1e38 <__ultoa_invert+0x58>
    1e4c:	46 2f       	mov	r20, r22
    1e4e:	4f 70       	andi	r20, 0x0F	; 15
    1e50:	40 5d       	subi	r20, 0xD0	; 208
    1e52:	4a 33       	cpi	r20, 0x3A	; 58
    1e54:	18 f0       	brcs	.+6      	; 0x1e5c <__ultoa_invert+0x7c>
    1e56:	49 5d       	subi	r20, 0xD9	; 217
    1e58:	31 fd       	sbrc	r19, 1
    1e5a:	40 52       	subi	r20, 0x20	; 32
    1e5c:	41 93       	st	Z+, r20
    1e5e:	02 d0       	rcall	.+4      	; 0x1e64 <__ultoa_invert+0x84>
    1e60:	a9 f7       	brne	.-22     	; 0x1e4c <__ultoa_invert+0x6c>
    1e62:	ea cf       	rjmp	.-44     	; 0x1e38 <__ultoa_invert+0x58>
    1e64:	b4 e0       	ldi	r27, 0x04	; 4
    1e66:	a6 95       	lsr	r26
    1e68:	97 95       	ror	r25
    1e6a:	87 95       	ror	r24
    1e6c:	77 95       	ror	r23
    1e6e:	67 95       	ror	r22
    1e70:	ba 95       	dec	r27
    1e72:	c9 f7       	brne	.-14     	; 0x1e66 <__ultoa_invert+0x86>
    1e74:	00 97       	sbiw	r24, 0x00	; 0
    1e76:	61 05       	cpc	r22, r1
    1e78:	71 05       	cpc	r23, r1
    1e7a:	08 95       	ret
    1e7c:	9b 01       	movw	r18, r22
    1e7e:	ac 01       	movw	r20, r24
    1e80:	0a 2e       	mov	r0, r26
    1e82:	06 94       	lsr	r0
    1e84:	57 95       	ror	r21
    1e86:	47 95       	ror	r20
    1e88:	37 95       	ror	r19
    1e8a:	27 95       	ror	r18
    1e8c:	ba 95       	dec	r27
    1e8e:	c9 f7       	brne	.-14     	; 0x1e82 <__ultoa_invert+0xa2>
    1e90:	62 0f       	add	r22, r18
    1e92:	73 1f       	adc	r23, r19
    1e94:	84 1f       	adc	r24, r20
    1e96:	95 1f       	adc	r25, r21
    1e98:	a0 1d       	adc	r26, r0
    1e9a:	08 95       	ret

00001e9c <_exit>:
    1e9c:	f8 94       	cli

00001e9e <__stop_program>:
    1e9e:	ff cf       	rjmp	.-2      	; 0x1e9e <__stop_program>
