

================================================================
== Vitis HLS Report for 'inner_layer_1_Pipeline_WEIGHTS_LOOP_1'
================================================================
* Date:           Tue Nov 26 16:00:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   262142|  20.000 ns|  2.621 ms|    2|  262142|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_1  |        0|   262140|         5|          4|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 8 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln87_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln87_1"   --->   Operation 10 'read' 'zext_ln87_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln82_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln82"   --->   Operation 11 'read' 'zext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln87_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln87"   --->   Operation 12 'read' 'zext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln87_1_cast = zext i14 %zext_ln87_1_read"   --->   Operation 13 'zext' 'zext_ln87_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln82_cast = zext i8 %zext_ln82_read"   --->   Operation 14 'zext' 'zext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln87_cast = zext i14 %zext_ln87_read"   --->   Operation 15 'zext' 'zext_ln87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln87_cast, i64 %weight_index"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body18"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%weight_index_4 = load i64 %weight_index" [src/RNI.cpp:89]   --->   Operation 18 'load' 'weight_index_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln82_cast" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 19 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.52ns)   --->   "%icmp_ln87 = icmp_ult  i64 %weight_index_4, i64 %zext_ln87_1_cast" [src/RNI.cpp:87]   --->   Operation 21 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc36.loopexit.exitStub, void %for.body18.split" [src/RNI.cpp:87]   --->   Operation 22 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %weight_index_4" [src/RNI.cpp:89]   --->   Operation 23 'trunc' 'trunc_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%sub_ln89 = sub i8 %trunc_ln89, i8 %trunc_ln_read" [src/RNI.cpp:89]   --->   Operation 24 'sub' 'sub_ln89' <Predicate = (icmp_ln87)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i8 %sub_ln89" [src/RNI.cpp:89]   --->   Operation 25 'zext' 'zext_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln89" [src/RNI.cpp:89]   --->   Operation 26 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:89]   --->   Operation 27 'load' 'neuron_state' <Predicate = (icmp_ln87)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:87]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/RNI.cpp:87]   --->   Operation 29 'specloopname' 'specloopname_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:89]   --->   Operation 30 'load' 'neuron_state' <Predicate = (icmp_ln87)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %neuron_state, void %for.inc, void %if.then" [src/RNI.cpp:90]   --->   Operation 31 'br' 'br_ln90' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 32 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_4" [src/RNI.cpp:92]   --->   Operation 33 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:92]   --->   Operation 34 'load' 'WEIGHTS_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc" [src/RNI.cpp:93]   --->   Operation 35 'br' 'br_ln93' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln87 = add i64 %weight_index_4, i64 1" [src/RNI.cpp:87]   --->   Operation 36 'add' 'add_ln87' <Predicate = (icmp_ln87)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %add_ln87, i64 %weight_index" [src/RNI.cpp:87]   --->   Operation 37 'store' 'store_ln87' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.body18" [src/RNI.cpp:87]   --->   Operation 38 'br' 'br_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 39 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:92]   --->   Operation 40 'sext' 'sext_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:92]   --->   Operation 41 'load' 'WEIGHTS_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i8 %WEIGHTS_load" [src/RNI.cpp:92]   --->   Operation 42 'sext' 'sext_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln92_2 = sext i8 %WEIGHTS_load" [src/RNI.cpp:92]   --->   Operation 43 'sext' 'sext_ln92_2' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.07ns)   --->   "%add_ln92 = add i17 %sext_ln92, i17 %sext_ln92_1" [src/RNI.cpp:92]   --->   Operation 44 'add' 'add_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln92, i32 16" [src/RNI.cpp:92]   --->   Operation 45 'bitselect' 'tmp' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln92_1 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln92_2" [src/RNI.cpp:92]   --->   Operation 46 'add' 'add_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln92_1, i32 15" [src/RNI.cpp:92]   --->   Operation 47 'bitselect' 'tmp_25' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%xor_ln92 = xor i1 %tmp, i1 1" [src/RNI.cpp:92]   --->   Operation 48 'xor' 'xor_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %tmp_25, i1 %xor_ln92" [src/RNI.cpp:92]   --->   Operation 49 'and' 'and_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_1)   --->   "%xor_ln92_1 = xor i1 %tmp_25, i1 1" [src/RNI.cpp:92]   --->   Operation 50 'xor' 'xor_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln92_1 = and i1 %tmp, i1 %xor_ln92_1" [src/RNI.cpp:92]   --->   Operation 51 'and' 'and_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln92_2 = xor i1 %tmp, i1 %tmp_25" [src/RNI.cpp:92]   --->   Operation 52 'xor' 'xor_ln92_2' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %xor_ln92_2, void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %if.end.i.i.i" [src/RNI.cpp:92]   --->   Operation 53 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %if.else.i.i.i, void %if.then2.i.i.i" [src/RNI.cpp:92]   --->   Operation 54 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state & xor_ln92_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92_1, void %if.end15.i.i.i, void %if.then9.i.i.i" [src/RNI.cpp:92]   --->   Operation 55 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state & xor_ln92_2 & !and_ln92)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/RNI.cpp:92]   --->   Operation 56 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state & xor_ln92_2 & !and_ln92)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 %add_ln92_1, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 57 'store' 'store_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 32768, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 58 'store' 'store_ln92' <Predicate = (neuron_state & xor_ln92_2 & !and_ln92 & and_ln92_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln92 = br void %if.end15.i.i.i" [src/RNI.cpp:92]   --->   Operation 59 'br' 'br_ln92' <Predicate = (neuron_state & xor_ln92_2 & !and_ln92 & and_ln92_1)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 32767, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 60 'store' 'store_ln92' <Predicate = (neuron_state & xor_ln92_2 & and_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/RNI.cpp:92]   --->   Operation 61 'br' 'br_ln92' <Predicate = (neuron_state & xor_ln92_2 & and_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln87]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln87_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_index           (alloca           ) [ 0111000]
trunc_ln_read          (read             ) [ 0010000]
zext_ln87_1_read       (read             ) [ 0000000]
zext_ln82_read         (read             ) [ 0000000]
zext_ln87_read         (read             ) [ 0000000]
zext_ln87_1_cast       (zext             ) [ 0010000]
zext_ln82_cast         (zext             ) [ 0010000]
zext_ln87_cast         (zext             ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
weight_index_4         (load             ) [ 0001000]
NEURONS_MEMBRANE_addr  (getelementptr    ) [ 0111111]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln87              (icmp             ) [ 0111110]
br_ln87                (br               ) [ 0000000]
trunc_ln89             (trunc            ) [ 0000000]
sub_ln89               (sub              ) [ 0000000]
zext_ln89              (zext             ) [ 0000000]
NEURONS_STATE_addr     (getelementptr    ) [ 0001000]
speclooptripcount_ln87 (speclooptripcount) [ 0000000]
specloopname_ln87      (specloopname     ) [ 0000000]
neuron_state           (load             ) [ 0111111]
br_ln90                (br               ) [ 0000000]
WEIGHTS_addr           (getelementptr    ) [ 0000100]
br_ln93                (br               ) [ 0000000]
add_ln87               (add              ) [ 0000000]
store_ln87             (store            ) [ 0000000]
br_ln87                (br               ) [ 0000000]
NEURONS_MEMBRANE_load  (load             ) [ 0000000]
sext_ln92              (sext             ) [ 0000000]
WEIGHTS_load           (load             ) [ 0000000]
sext_ln92_1            (sext             ) [ 0000000]
sext_ln92_2            (sext             ) [ 0000000]
add_ln92               (add              ) [ 0000000]
tmp                    (bitselect        ) [ 0000000]
add_ln92_1             (add              ) [ 0100010]
tmp_25                 (bitselect        ) [ 0000000]
xor_ln92               (xor              ) [ 0000000]
and_ln92               (and              ) [ 0110111]
xor_ln92_1             (xor              ) [ 0000000]
and_ln92_1             (and              ) [ 0110011]
xor_ln92_2             (xor              ) [ 0110111]
br_ln92                (br               ) [ 0000000]
br_ln92                (br               ) [ 0000000]
br_ln92                (br               ) [ 0000000]
br_ln92                (br               ) [ 0000000]
store_ln92             (store            ) [ 0000000]
store_ln92             (store            ) [ 0000000]
br_ln92                (br               ) [ 0000000]
store_ln92             (store            ) [ 0000000]
br_ln92                (br               ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln87">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln82">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln87_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="weight_index_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln87_1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="14" slack="0"/>
<pin id="69" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln87_1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln82_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln82_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln87_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="14" slack="0"/>
<pin id="81" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln87_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="1"/>
<pin id="88" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="NEURONS_STATE_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="1"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln92/5 store_ln92/6 store_ln92/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="WEIGHTS_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="64" slack="1"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln87_1_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln82_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln87_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="weight_index_4_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_4/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln87_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="14" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln89_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sub_ln89_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="1"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln89_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln87_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln87_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="2"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln92_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln92_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln92_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92_2/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln92_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="17" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln92_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_25_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln92_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln92_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xor_ln92_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln92_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92_1/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln92_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92_2/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="weight_index_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="250" class="1005" name="trunc_ln_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="zext_ln87_1_cast_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln87_1_cast "/>
</bind>
</comp>

<comp id="260" class="1005" name="zext_ln82_cast_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82_cast "/>
</bind>
</comp>

<comp id="265" class="1005" name="weight_index_4_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index_4 "/>
</bind>
</comp>

<comp id="271" class="1005" name="NEURONS_MEMBRANE_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln87_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="280" class="1005" name="NEURONS_STATE_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="neuron_state_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state "/>
</bind>
</comp>

<comp id="289" class="1005" name="WEIGHTS_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="1"/>
<pin id="291" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln92_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="and_ln92_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="2"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln92 "/>
</bind>
</comp>

<comp id="303" class="1005" name="and_ln92_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln92_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="xor_ln92_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="2"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln92_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="127"><net_src comp="66" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="72" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="78" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="141" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="104" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="116" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="116" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="173" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="104" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="181" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="191" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="205" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="205" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="191" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="191" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="205" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="56" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="253"><net_src comp="60" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="258"><net_src comp="124" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="263"><net_src comp="128" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="268"><net_src comp="141" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="274"><net_src comp="84" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="279"><net_src comp="144" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="91" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="288"><net_src comp="98" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="109" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="297"><net_src comp="199" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="302"><net_src comp="219" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="231" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="237" pin="2"/><net_sink comp="307" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {5 6 }
 - Input state : 
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : zext_ln87 | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : zext_ln82 | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : zext_ln87_1 | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : trunc_ln | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : NEURONS_STATE | {2 3 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : NEURONS_MEMBRANE | {3 4 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : WEIGHTS | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln87 : 1
		br_ln87 : 2
		trunc_ln89 : 1
		sub_ln89 : 2
		zext_ln89 : 3
		NEURONS_STATE_addr : 4
		neuron_state : 5
	State 3
		br_ln90 : 1
		WEIGHTS_load : 1
		store_ln87 : 1
	State 4
		sext_ln92 : 1
		sext_ln92_1 : 1
		sext_ln92_2 : 1
		add_ln92 : 2
		tmp : 3
		add_ln92_1 : 2
		tmp_25 : 3
		xor_ln92 : 4
		and_ln92 : 4
		xor_ln92_1 : 4
		and_ln92_1 : 4
		xor_ln92_2 : 4
		br_ln92 : 4
		br_ln92 : 4
		br_ln92 : 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln87_fu_163       |    0    |    71   |
|    add   |       add_ln92_fu_185       |    0    |    23   |
|          |      add_ln92_1_fu_199      |    0    |    23   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln87_fu_144      |    0    |    71   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln89_fu_153       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |       xor_ln92_fu_213       |    0    |    2    |
|    xor   |      xor_ln92_1_fu_225      |    0    |    2    |
|          |      xor_ln92_2_fu_237      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln92_fu_219       |    0    |    2    |
|          |      and_ln92_1_fu_231      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |   trunc_ln_read_read_fu_60  |    0    |    0    |
|   read   | zext_ln87_1_read_read_fu_66 |    0    |    0    |
|          |  zext_ln82_read_read_fu_72  |    0    |    0    |
|          |  zext_ln87_read_read_fu_78  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   zext_ln87_1_cast_fu_124   |    0    |    0    |
|   zext   |    zext_ln82_cast_fu_128    |    0    |    0    |
|          |    zext_ln87_cast_fu_132    |    0    |    0    |
|          |       zext_ln89_fu_158      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln89_fu_149      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       sext_ln92_fu_173      |    0    |    0    |
|   sext   |      sext_ln92_1_fu_177     |    0    |    0    |
|          |      sext_ln92_2_fu_181     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_191         |    0    |    0    |
|          |        tmp_25_fu_205        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   213   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_271|    8   |
|  NEURONS_STATE_addr_reg_280 |    8   |
|     WEIGHTS_addr_reg_289    |   14   |
|      add_ln92_1_reg_294     |   16   |
|      and_ln92_1_reg_303     |    1   |
|       and_ln92_reg_299      |    1   |
|      icmp_ln87_reg_276      |    1   |
|     neuron_state_reg_285    |    1   |
|    trunc_ln_read_reg_250    |    8   |
|    weight_index_4_reg_265   |   64   |
|     weight_index_reg_243    |   64   |
|      xor_ln92_2_reg_307     |    1   |
|    zext_ln82_cast_reg_260   |   64   |
|   zext_ln87_1_cast_reg_255  |   64   |
+-----------------------------+--------+
|            Total            |   315  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_104 |  p1  |   3  |  16  |   48   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   ||  4.8833 ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   213  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   315  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   315  |   240  |
+-----------+--------+--------+--------+
