/* Or gate with 2 1 bit inputs
Sum = a or b*/   /* */  //is used for multiline commmenting

module And_nand(a3,b3,y3);

input a3 ,b3;

output y3;

mynand temp(.a(a3),.b(b3),.y(y3));

endmodule
//things in red mean preassigned things!!!