From 1153ecbeebb52e5a18e26160bee67143ede652c9 Mon Sep 17 00:00:00 2001
From: Ian Dannapel <ian.dannapel@iris-sensing.com>
Date: Mon, 4 Jul 2022 17:17:49 +0200
Subject: [PATCH] imx8mp-irma6r2.dts: Adjust EPC660 & TC358746 reset pins

Signed-off-by: Ian Dannapel <ian.dannapel@iris-sensing.com>
Signed-off-by: Jasper Orschulko <jasper@fancydomain.eu>
---
 .../boot/dts/freescale/imx8mp-irma6r2.dts      | 18 +++++++++++++-----
 1 file changed, 13 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts b/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts
index 93c582b2cf62..238e5ba72238 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-irma6r2.dts
@@ -168,8 +168,8 @@ epc660_mipi: epc660_mipi@22 {
 		reg = <0x22>;
 		status = "okay";
 		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi0_rst>;
-		reset-gpios = <&gpio4 17 GPIO_ACTIVE_LOW>;
+		pinctrl-0 = <&pinctrl_csi0_rst_epc>, <&pinctrl_csi_mclk>;
+		reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
 
 		#address-cells = <1>;
 		#size-cells = <0>;
@@ -178,7 +178,7 @@ port@0 {
 			reg = <0>;
 			epc660_parallel_out: endpoint {
 				bus-type = <5>;
-				bus-width = <14>;
+				bus-width = <12>;
 				hsync-active = <0>;
 				vsync-active = <0>;
 				field-even-active = <0>;
@@ -195,6 +195,8 @@ tc358748_adapter: csi-bridge@e {
 
 		clocks = <&clk_serializer>;
 		default-input = <0>;
+		pinctrl-0 = <&pinctrl_csi0_rst_bridge>;
+		reset-gpios = <&gpio4 17 GPIO_ACTIVE_LOW>;
 
 		#address-cells = <1>;
 		#size-cells = <0>;
@@ -203,7 +205,7 @@ port@0 {
 			reg = <0>;
 			tc358748_parallel_in: endpoint {
 				bus-type = <5>;
-				bus-width = <14>;
+				bus-width = <12>;
 				hsync-active = <0>;
 				vsync-active = <0>;
 				field-even-active = <0>;
@@ -724,12 +726,18 @@ MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x10
 		>;
 	};
 
-	pinctrl_csi0_rst: csi0_rst_grp {
+	pinctrl_csi0_rst_bridge: csi0_rst_grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI1_TXD5__GPIO4_IO17		0x10
 		>;
 	};
 
+	pinctrl_csi0_rst_epc: csi0_rst_grp2 {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24		0x10
+		>;
+	};
+
 	pinctrl_pca9554: pca9554_grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20		0x10
-- 
2.46.0

