  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/DataTypes.h' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/DataTypes.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=auto_parkcalc_two_streams' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.37 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.45 seconds; current allocated memory: 212.020 MB.
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/ZeroCross.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/StreamConverters.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.43 seconds. CPU system time: 5.07 seconds. Elapsed time: 68.11 seconds; current allocated memory: 225.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/admin/Desktop/SOCExtraFeatures/PYNQZ2/MotorFatigue/pack_stream_to_blk/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_67_1> at /home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:67:20 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:70:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_3' is marked as complete unroll implied by the pipeline pragma (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:75:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_4' is marked as complete unroll implied by the pipeline pragma (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:79:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_5' is marked as complete unroll implied by the pipeline pragma (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:80:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:70:22) in function 'auto_parkcalc_two_streams' completely with a factor of 3 (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:75:22) in function 'auto_parkcalc_two_streams' completely with a factor of 3 (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_4' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:79:24) in function 'auto_parkcalc_two_streams' completely with a factor of 3 (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_5' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:80:26) in function 'auto_parkcalc_two_streams' completely with a factor of 3 (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:49:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.13 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.29 seconds; current allocated memory: 226.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.156 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.738 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 248.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'auto_parkcalc_two_streams' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
WARNING: [HLS 200-880] The II Violation in module 'auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1' (loop 'VITIS_LOOP_67_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('A_ROW_read_1', /home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76) on port 'A_ROW' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76) and axis read operation ('A_ROW_read', /home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76) on port 'A_ROW' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1' (loop 'VITIS_LOOP_67_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('A_ROW_read_2', /home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76) on port 'A_ROW' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76) and axis read operation ('A_ROW_read', /home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76) on port 'A_ROW' (/home/admin/Desktop/SOCExtraFeatures/src/MatrixComplex.cpp:76).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 21, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 249.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'auto_parkcalc_two_streams' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 249.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1' pipeline 'VITIS_LOOP_67_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 249.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'auto_parkcalc_two_streams' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'auto_parkcalc_two_streams/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'auto_parkcalc_two_streams/A_ROW' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'auto_parkcalc_two_streams/ID' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'auto_parkcalc_two_streams/IQ' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'auto_parkcalc_two_streams/IQ2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'auto_parkcalc_two_streams' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port AXICTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'auto_parkcalc_two_streams'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 251.461 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 254.496 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 262.781 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for auto_parkcalc_two_streams.
INFO: [VLOG 209-307] Generating Verilog RTL for auto_parkcalc_two_streams.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-112] Total CPU user time: 67.68 seconds. Total CPU system time: 5.7 seconds. Total elapsed time: 78.71 seconds; peak allocated memory: 262.781 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 22s
