
*** Running vivado
    with args -log uart_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_ram.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uart_ram.tcl -notrace
Command: synth_design -top uart_ram -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 821.207 ; gain = 178.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_ram' [C:/Users/67551/Desktop/uart_ram/verilog/uart_ram.v:2]
	Parameter NULL bound to: 3'b000 
	Parameter COMD bound to: 3'b001 
	Parameter R_ADDR bound to: 3'b010 
	Parameter W_ADDR bound to: 3'b011 
	Parameter W_DATA bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/67551/Desktop/uart_ram/verilog/uart_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [C:/Users/67551/Desktop/uart_ram/verilog/uart_baud.v:3]
	Parameter cnt_max bound to: 868 - type: integer 
	Parameter cnt_half bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (1#1) [C:/Users/67551/Desktop/uart_ram/verilog/uart_baud.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/67551/Desktop/uart_ram/verilog/uart_rx.v:3]
	Parameter NULL bound to: 4'b0000 
	Parameter IDLE bound to: 4'b0001 
	Parameter START bound to: 4'b0010 
	Parameter BIT0 bound to: 4'b0011 
	Parameter BIT1 bound to: 4'b0100 
	Parameter BIT2 bound to: 4'b0101 
	Parameter BIT3 bound to: 4'b0110 
	Parameter BIT4 bound to: 4'b0111 
	Parameter BIT5 bound to: 4'b1000 
	Parameter BIT6 bound to: 4'b1001 
	Parameter BIT7 bound to: 4'b1010 
	Parameter STOP bound to: 4'b1100 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register rx_start_reg in module uart_rx. This is not a recommended register style for Xilinx devices  [C:/Users/67551/Desktop/uart_ram/verilog/uart_rx.v:56]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/67551/Desktop/uart_ram/verilog/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/67551/Desktop/uart_ram/verilog/uart_tx.v:3]
	Parameter NULL bound to: 4'b0000 
	Parameter IDLE bound to: 4'b0001 
	Parameter START bound to: 4'b0010 
	Parameter BIT0 bound to: 4'b0011 
	Parameter BIT1 bound to: 4'b0100 
	Parameter BIT2 bound to: 4'b0101 
	Parameter BIT3 bound to: 4'b0110 
	Parameter BIT4 bound to: 4'b0111 
	Parameter BIT5 bound to: 4'b1000 
	Parameter BIT6 bound to: 4'b1001 
	Parameter BIT7 bound to: 4'b1010 
	Parameter STOP bound to: 4'b1100 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register tx_start_reg in module uart_tx. This is not a recommended register style for Xilinx devices  [C:/Users/67551/Desktop/uart_ram/verilog/uart_tx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Users/67551/Desktop/uart_ram/verilog/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [C:/Users/67551/Desktop/uart_ram/verilog/uart_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'dmg_ram' [C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/synth_1/.Xil/Vivado-11776-LAPTOP-E1JQUC07/realtime/dmg_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmg_ram' (5#1) [C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/synth_1/.Xil/Vivado-11776-LAPTOP-E1JQUC07/realtime/dmg_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_ram' (6#1) [C:/Users/67551/Desktop/uart_ram/verilog/uart_ram.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 884.473 ; gain = 241.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 884.473 ; gain = 241.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 884.473 ; gain = 241.984
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/sources_1/ip/dmg_ram/dmg_ram/dmg_ram_in_context.xdc] for cell 'sram_t'
Finished Parsing XDC File [c:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/sources_1/ip/dmg_ram/dmg_ram/dmg_ram_in_context.xdc] for cell 'sram_t'
Parsing XDC File [C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/constrs_1/new/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/constrs_1/new/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_ram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_ram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1001.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sram_t. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_ram'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    NULL |                            00001 |                              000
                    COMD |                            00010 |                              001
                  W_ADDR |                            00100 |                              011
                  W_DATA |                            01000 |                              100
                  R_ADDR |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_ram'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module uart_baud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
Module uart_tx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'top_to_ram/top_rx/rx_start_reg_C' (FDCE) to 'top_to_ram/top_tx/tx_start_reg_C'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_to_ram/top_tx/tx_start_reg_C )
WARNING: [Synth 8-3332] Sequential element (top_to_ram/top_tx/tx_start_reg_C) is unused and will be removed from module uart_ram.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.191 ; gain = 358.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.477 ; gain = 360.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.477 ; gain = 360.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.477 ; gain = 360.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.477 ; gain = 360.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.477 ; gain = 360.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.477 ; gain = 360.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dmg_ram       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |dmg_ram |     1|
|2     |BUFG    |     2|
|3     |LUT1    |     1|
|4     |LUT2    |    14|
|5     |LUT3    |    15|
|6     |LUT4    |    19|
|7     |LUT5    |    15|
|8     |LUT6    |    42|
|9     |FDCE    |    78|
|10    |FDPE    |     5|
|11    |LDC     |     2|
|12    |IBUF    |     3|
|13    |OBUF    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   205|
|2     |  top_to_ram |uart_top  |   146|
|3     |    top_baud |uart_baud |    32|
|4     |    top_rx   |uart_rx   |    75|
|5     |    top_tx   |uart_tx   |    39|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.477 ; gain = 360.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.477 ; gain = 244.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.477 ; gain = 360.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1024.496 ; gain = 637.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/synth_1/uart_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_ram_utilization_synth.rpt -pb uart_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  3 08:53:56 2020...
