#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 30 13:31:12 2025
# Process ID: 5552
# Current directory: C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2484 C:\Users\parkj\Desktop\Verilog_Project_3\250325_Uart_Sensor\project_3\project_3.xpr
# Log file: C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/vivado.log
# Journal file: C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/parkj/Desktop/TESTTEST/250325_Uart_Sensor/project_3' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/parkj/Desktop/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.gen/sources_1', nor could it be found using path 'C:/Users/parkj/Desktop/TESTTEST/250325_Uart_Sensor/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/migtell/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.695 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_stopwatch
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-2292] literal value truncated to fit in 26 bits [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:87]
WARNING: [Synth 8-2292] literal value truncated to fit in 26 bits [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:175]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.609 ; gain = 239.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_start_debounce' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/btn_start.v:1]
	Parameter DEBOUNCE_DELAY bound to: 20'b00000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'btn_start_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/btn_start.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
	Parameter CMD_ULTRASONIC bound to: 8'b01010101 
	Parameter CMD_ULTRASONIC_LOWER bound to: 8'b01110101 
	Parameter CMD_TEMP_HUMID bound to: 8'b01010100 
	Parameter CMD_TEMP_HUMID_LOWER bound to: 8'b01110100 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:202]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (3#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:41]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (4#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:41]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (5#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (6#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:159]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:159]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:899]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (8#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:899]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:702]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (9#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:702]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (10#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
	Parameter STATE_3 bound to: 3'b011 
	Parameter STATE_4 bound to: 3'b100 
	Parameter STATE_5 bound to: 3'b101 
	Parameter STATE_6 bound to: 3'b110 
	Parameter STATE_7 bound to: 3'b111 
	Parameter SW_DEBOUNCE_DELAY bound to: 20'b00001100001101010000 
	Parameter MODE_TRANSITION_DELAY bound to: 26'b00100110001001011010000000 
	Parameter DONE_PULSE_DURATION bound to: 26'b00100110001001011010000000 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:234]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (11#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (12#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:56]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:114]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (14#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:114]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (15#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:3]
WARNING: [Synth 8-689] width (6) of port connection 'sec' does not match port width (7) of module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:277]
WARNING: [Synth 8-689] width (6) of port connection 'min' does not match port width (7) of module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:278]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (16#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_calculator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter TRIGGER bound to: 2'b01 
	Parameter WAIT_ECHO bound to: 2'b10 
	Parameter COUNT_ECHO bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:79]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:126]
INFO: [Synth 8-6155] done synthesizing module 'dist_calculator' (17#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:1]
ERROR: [Synth 8-448] named port connection 'btn_start' does not exist for instance 'U_ULTRASONIC' of module 'dist_calculator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:302]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:467]
ERROR: [Synth 8-6156] failed synthesizing module 'tick_generator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:467]
ERROR: [Synth 8-6156] failed synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.176 ; gain = 304.051
---------------------------------------------------------------------------------
RTL Elaboration failed
45 Infos, 12 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_stopwatch
WARNING: [Synth 8-2292] literal value truncated to fit in 26 bits [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:125]
WARNING: [Synth 8-6901] identifier 'dnt_io' is used before its declaration [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1565.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_start_debounce' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/btn_start.v:1]
	Parameter DEBOUNCE_DELAY bound to: 20'b00000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'btn_start_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/btn_start.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
	Parameter CMD_ULTRASONIC bound to: 8'b01010101 
	Parameter CMD_ULTRASONIC_LOWER bound to: 8'b01110101 
	Parameter CMD_TEMP_HUMID bound to: 8'b01010100 
	Parameter CMD_TEMP_HUMID_LOWER bound to: 8'b01110100 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:202]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (3#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:41]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (4#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:41]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (5#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (6#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:159]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:159]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:899]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (8#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:899]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:702]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (9#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:702]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (10#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
	Parameter STATE_3 bound to: 3'b011 
	Parameter STATE_4 bound to: 3'b100 
	Parameter STATE_5 bound to: 3'b101 
	Parameter STATE_6 bound to: 3'b110 
	Parameter STATE_7 bound to: 3'b111 
	Parameter SW_DEBOUNCE_DELAY bound to: 20'b00001100001101010000 
	Parameter MODE_TRANSITION_DELAY bound to: 26'b00100110001001011010000000 
	Parameter DONE_PULSE_DURATION bound to: 26'b00100110001001011010000000 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:234]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (11#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (12#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:56]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:114]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (14#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:114]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (15#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:3]
WARNING: [Synth 8-689] width (6) of port connection 'sec' does not match port width (7) of module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:256]
WARNING: [Synth 8-689] width (6) of port connection 'min' does not match port width (7) of module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:257]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (16#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_calculator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter TRIGGER bound to: 2'b01 
	Parameter WAIT_ECHO bound to: 2'b10 
	Parameter COUNT_ECHO bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:79]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:126]
INFO: [Synth 8-6155] done synthesizing module 'dist_calculator' (17#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:1]
ERROR: [Synth 8-448] named port connection 'dist_start' does not exist for instance 'U_ULTRASONIC' of module 'dist_calculator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:285]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:467]
ERROR: [Synth 8-6156] failed synthesizing module 'tick_generator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:467]
ERROR: [Synth 8-6156] failed synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1588.809 ; gain = 23.633
---------------------------------------------------------------------------------
RTL Elaboration failed
44 Infos, 12 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_stopwatch
WARNING: [Synth 8-2292] literal value truncated to fit in 26 bits [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:125]
WARNING: [Synth 8-6901] identifier 'dnt_io' is used before its declaration [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1588.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_start_debounce' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/btn_start.v:1]
	Parameter DEBOUNCE_DELAY bound to: 20'b00000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'btn_start_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/btn_start.v:1]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
	Parameter CMD_ULTRASONIC bound to: 8'b01010101 
	Parameter CMD_ULTRASONIC_LOWER bound to: 8'b01110101 
	Parameter CMD_TEMP_HUMID bound to: 8'b01010100 
	Parameter CMD_TEMP_HUMID_LOWER bound to: 8'b01110100 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:202]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (3#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:41]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (4#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:41]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (5#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (6#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:159]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:159]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:899]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (8#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:899]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:702]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (9#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:702]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (10#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/uart.top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
	Parameter STATE_3 bound to: 3'b011 
	Parameter STATE_4 bound to: 3'b100 
	Parameter STATE_5 bound to: 3'b101 
	Parameter STATE_6 bound to: 3'b110 
	Parameter STATE_7 bound to: 3'b111 
	Parameter SW_DEBOUNCE_DELAY bound to: 20'b00001100001101010000 
	Parameter MODE_TRANSITION_DELAY bound to: 26'b00100110001001011010000000 
	Parameter DONE_PULSE_DURATION bound to: 26'b00100110001001011010000000 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:234]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (11#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (12#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (13#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:73]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:56]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:114]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (14#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:114]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (15#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dp.v:3]
WARNING: [Synth 8-689] width (6) of port connection 'sec' does not match port width (7) of module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:256]
WARNING: [Synth 8-689] width (6) of port connection 'min' does not match port width (7) of module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:257]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (16#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'dist_calculator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter TRIGGER bound to: 2'b01 
	Parameter WAIT_ECHO bound to: 2'b10 
	Parameter COUNT_ECHO bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:79]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:126]
INFO: [Synth 8-6155] done synthesizing module 'dist_calculator' (17#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dist_calculator.v:1]
INFO: [Synth 8-6157] synthesizing module 'tick_generator' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:467]
INFO: [Synth 8-6155] done synthesizing module 'tick_generator' (18#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:467]
INFO: [Synth 8-6157] synthesizing module 'dut_ctr' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dut_ctr_2.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter WAIT bound to: 4'b0010 
	Parameter SYNC_LOW bound to: 4'b0011 
	Parameter SYNC_HIGH bound to: 4'b0100 
	Parameter DATA_SYNC bound to: 4'b0101 
	Parameter DATA_BIT bound to: 4'b0110 
	Parameter STOP bound to: 4'b0111 
	Parameter READ bound to: 4'b1000 
	Parameter MAX_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dut_ctr' (19#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/dut_ctr_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/display.v:1]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
	Parameter STATE_3 bound to: 3'b011 
	Parameter STATE_4 bound to: 3'b100 
	Parameter STATE_5 bound to: 3'b101 
	Parameter STATE_6 bound to: 3'b110 
	Parameter STATE_7 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/display.v:36]
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (20#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:242]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (21#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:242]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:275]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (22#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:275]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:296]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:302]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (23#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:296]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:323]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (24#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:323]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:323]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (24#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:323]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:323]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (24#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:323]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:396]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:401]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (25#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:396]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (26#1) [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/fnd.v:1]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 'U_ULTRASONIC' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:354]
ERROR: [Synth 8-6156] failed synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1591.945 ; gain = 3.137
---------------------------------------------------------------------------------
RTL Elaboration failed
68 Infos, 12 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 13:43:17 2025...
