Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : top
Version: Q-2019.12-SP5-2
Date   : Sun Jun 27 20:27:40 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.93 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.93 f
  data arrival time                                                 26.93

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.93 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.93 f
  data arrival time                                                 26.93

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.93 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.93 f
  data arrival time                                                 26.93

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.93 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.93 f
  data arrival time                                                 26.93

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.92 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.92 f
  data arrival time                                                 26.92

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.92 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.92 f
  data arrival time                                                 26.92

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.92 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.92 f
  data arrival time                                                 26.92

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.92 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.92 f
  data arrival time                                                 26.92

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.90 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.90 f
  data arrival time                                                 26.90

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.90 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.90 f
  data arrival time                                                 26.90

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.90 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.90 f
  data arrival time                                                 26.90

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.90 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.90 f
  data arrival time                                                 26.90

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.89 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.89 f
  data arrival time                                                 26.89

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.89 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.89 f
  data arrival time                                                 26.89

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.89 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.89 f
  data arrival time                                                 26.89

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.89 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.89 f
  data arrival time                                                 26.89

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.35 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.87 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.87 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.87 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.87 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.35 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.87 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.87 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.87 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.87 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.87 f
  data arrival time                                                 26.87

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U633/Y (XOR2XL)                                0.34      27.01 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      27.01 r
  data arrival time                                                 27.01

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -27.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U632/Y (XOR2XL)                                0.34      27.01 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      27.01 r
  data arrival time                                                 27.01

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -27.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U631/Y (XOR2XL)                                0.34      27.01 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      27.01 r
  data arrival time                                                 27.01

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -27.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      21.04 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.10 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.41 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.88 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.34 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.81 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.27 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.74 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.21 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.67 f
  UFIRROOT/U630/Y (XOR2XL)                                0.34      27.01 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      27.01 r
  data arrival time                                                 27.01

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -27.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.80 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.80 f
  data arrival time                                                 26.80

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.80 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.80 f
  data arrival time                                                 26.80

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.80 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.80 f
  data arrival time                                                 26.80

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.80 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.80 f
  data arrival time                                                 26.80

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U497/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U487/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U476/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U463/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.79 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.79 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.79 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.79 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.05      19.68 f
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.23      20.92 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.97 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.75 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.68 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.15 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.08 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.54 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.79 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.79 f
  data arrival time                                                 26.79

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U497/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U487/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U476/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.07      18.47 f
  UFIRROOT/U463/S (ADDFXL)                                1.23      19.70 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.91 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.96 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.07      21.96 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.28 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.74 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.21 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.67 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.14 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.61 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.07 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.53 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.78 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.78 f
  data arrival time                                                 26.78

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U633/Y (XOR2XL)                                0.34      26.98 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.98 r
  data arrival time                                                 26.98

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U632/Y (XOR2XL)                                0.34      26.98 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.98 r
  data arrival time                                                 26.98

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U631/Y (XOR2XL)                                0.34      26.98 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.98 r
  data arrival time                                                 26.98

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      21.02 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.07 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.39 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.85 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.32 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.78 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.25 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.71 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.18 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.64 f
  UFIRROOT/U630/Y (XOR2XL)                                0.34      26.98 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.98 r
  data arrival time                                                 26.98

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U497/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U487/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U476/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U463/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U497/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U487/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U476/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U463/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.77 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.77 f
  data arrival time                                                 26.77

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U497/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U487/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U476/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U463/S (ADDFXL)                                1.05      19.66 f
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.23      20.89 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.94 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.26 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.19 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.12 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.59 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U497/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U487/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U476/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.07      18.45 f
  UFIRROOT/U463/S (ADDFXL)                                1.23      19.68 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.88 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.93 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.05 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.38 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_2[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.53      16.53 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.53 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.33 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.38 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.61 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.81 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.05      20.86 f
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.07      21.93 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.25 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.72 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.18 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.65 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.11 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.58 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.51 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.03      18.44 f
  UFIRROOT/U497/S (ADDFXL)                                1.23      19.67 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.03      18.44 f
  UFIRROOT/U487/S (ADDFXL)                                1.23      19.67 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.03      18.44 f
  UFIRROOT/U476/S (ADDFXL)                                1.23      19.67 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.03      18.44 f
  UFIRROOT/U463/S (ADDFXL)                                1.23      19.67 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U207/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U621/Y (INVX2)                                 0.55      17.02 f
  UFIRROOT/U71/Y (NOR2X1)                                 0.22      17.25 r
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.22      18.46 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.67 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U633/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U207/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U621/Y (INVX2)                                 0.55      17.02 f
  UFIRROOT/U236/Y (NOR2X1)                                0.22      17.25 r
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.22      18.46 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.67 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U632/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U207/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U621/Y (INVX2)                                 0.55      17.02 f
  UFIRROOT/U285/Y (NOR2X1)                                0.22      17.25 r
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.22      18.46 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.67 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U631/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.00      16.00 r
  U207/Y (AND3XL)                                         0.47      16.47 r
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.47 r
  UFIRROOT/U621/Y (INVX2)                                 0.55      17.02 f
  UFIRROOT/U421/Y (NOR2X1)                                0.22      17.25 r
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.22      18.46 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.67 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.87 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      21.92 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.03 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U630/Y (XOR2XL)                                0.26      26.76 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.76 f
  data arrival time                                                 26.76

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.35 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U633/Y (XOR2XL)                                0.34      26.95 r
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.95 r
  data arrival time                                                 26.95

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U632/Y (XOR2XL)                                0.34      26.95 r
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.95 r
  data arrival time                                                 26.95

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U631/Y (XOR2XL)                                0.34      26.95 r
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.95 r
  data arrival time                                                 26.95

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  PEbar (in)                                              0.00      16.00 f
  U207/Y (AND3XL)                                         0.51      16.51 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.51 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.31 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.35 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.58 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.79 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.21      20.99 r
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.05      22.04 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.36 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.83 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.29 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.76 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.22 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.69 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.15 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.62 f
  UFIRROOT/U630/Y (XOR2XL)                                0.34      26.95 r
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.95 r
  data arrival time                                                 26.95

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.20      27.80
  data required time                                                27.80
  --------------------------------------------------------------------------
  data required time                                                27.80
  data arrival time                                                -26.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U71/Y (NOR2X1)                                 0.05      17.41 f
  UFIRROOT/intadd_19/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U497/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_21/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_22/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_3/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_3/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_3/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_3/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_3/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_3/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_3/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_3/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U633/Y (XOR2XL)                                0.25      26.75 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      26.75 f
  data arrival time                                                 26.75

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U236/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_23/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U487/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_25/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_26/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_2/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_2/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_2/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_2/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_2/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_2/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_2/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_2/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U632/Y (XOR2XL)                                0.25      26.75 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      26.75 f
  data arrival time                                                 26.75

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U285/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_27/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U476/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_29/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_30/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_1/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_1/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_1/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_1/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_1/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_1/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_1/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_1/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U631/Y (XOR2XL)                                0.25      26.75 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      26.75 f
  data arrival time                                                 26.75

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U207/Y (AND3XL)                                         0.56      16.56 f
  UFIRROOT/Data_i[1] (FIRROOT)                            0.00      16.56 f
  UFIRROOT/U621/Y (INVX2)                                 0.80      17.36 r
  UFIRROOT/U421/Y (NOR2X1)                                0.05      17.41 f
  UFIRROOT/intadd_31/U5/S (ADDFXL)                        1.23      18.63 r
  UFIRROOT/U463/S (ADDFXL)                                1.21      19.84 r
  UFIRROOT/intadd_33/U3/S (ADDFXL)                        1.05      20.89 f
  UFIRROOT/intadd_34/U2/S (ADDFXL)                        1.03      21.92 f
  UFIRROOT/intadd_0/U9/CO (ADDFXL)                        1.32      23.24 f
  UFIRROOT/intadd_0/U8/CO (ADDFXL)                        0.47      23.71 f
  UFIRROOT/intadd_0/U7/CO (ADDFXL)                        0.47      24.17 f
  UFIRROOT/intadd_0/U6/CO (ADDFXL)                        0.47      24.64 f
  UFIRROOT/intadd_0/U5/CO (ADDFXL)                        0.47      25.10 f
  UFIRROOT/intadd_0/U4/CO (ADDFXL)                        0.47      25.57 f
  UFIRROOT/intadd_0/U3/CO (ADDFXL)                        0.47      26.04 f
  UFIRROOT/intadd_0/U2/CO (ADDFXL)                        0.46      26.50 f
  UFIRROOT/U630/Y (XOR2XL)                                0.25      26.75 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX1)                  0.00      26.75 f
  data arrival time                                                 26.75

  clock clk (rise edge)                                  30.00      30.00
  clock network delay (ideal)                             0.00      30.00
  clock uncertainty                                      -2.00      28.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX1)                 0.00      28.00 r
  library setup time                                     -0.40      27.60
  data required time                                                27.60
  --------------------------------------------------------------------------
  data required time                                                27.60
  data arrival time                                                -26.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


1
