Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb  4 01:41:59 2022
| Host         : timeMachine running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.818        0.000                      0                24381        0.014        0.000                      0                24381        4.020        0.000                       0                  9473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.818        0.000                      0                24381        0.014        0.000                      0                24381        4.020        0.000                       0                  9473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 2.421ns (27.281%)  route 6.453ns (72.719%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.483    11.819    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y104        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 2.421ns (27.281%)  route 6.453ns (72.719%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.483    11.819    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y104        FDSE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y104        FDSE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[2]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y104        FDSE (Setup_fdse_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[2]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 2.421ns (27.281%)  route 6.453ns (72.719%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.483    11.819    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y104        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.421ns (28.173%)  route 6.172ns (71.827%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.202    11.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[0]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y105        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.421ns (28.173%)  route 6.172ns (71.827%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.202    11.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[1]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y105        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.421ns (28.173%)  route 6.172ns (71.827%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.202    11.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y105        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.421ns (28.173%)  route 6.172ns (71.827%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.202    11.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y105        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.421ns (28.173%)  route 6.172ns (71.827%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.574     7.009    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X54Y94         LUT6 (Prop_lut6_I1_O)        0.326     7.335 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_AWVALID_INST_0_i_1/O
                         net (fo=1, routed)           0.742     8.077    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_0
    SLICE_X53Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.201 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/m_axi_gmem_AWVALID_INST_0/O
                         net (fo=14, routed)          0.764     8.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[2]
    SLICE_X51Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.089 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_6/O
                         net (fo=3, routed)           0.724     9.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in17_in
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_2/O
                         net (fo=10, routed)          0.551    10.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[1]
    SLICE_X46Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.612 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4/O
                         net (fo=2, routed)           0.601    11.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_4_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.337 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1/O
                         net (fo=8, routed)           0.202    11.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X46Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y105        FDRE (Setup_fdre_C_CE)      -0.169    12.637    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.075ns (26.548%)  route 5.741ns (73.452%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]/Q
                         net (fo=42, routed)          0.685     4.086    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_1
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.150     4.236 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.777     5.013    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_1
    SLICE_X51Y97         LUT6 (Prop_lut6_I4_O)        0.332     5.345 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_0
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     5.590 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.554     6.144    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X53Y95         LUT3 (Prop_lut3_I0_O)        0.292     6.436 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[2]_INST_0/O
                         net (fo=4, routed)           0.737     7.173    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WREADY
    SLICE_X49Y85         LUT6 (Prop_lut6_I1_O)        0.326     7.499 f  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/bus_equal_gen.data_buf[31]_i_2/O
                         net (fo=4, routed)           1.722     9.221    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_reg
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.124     9.345 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=50, routed)          0.508     9.853    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.150    10.003 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg_i_5/O
                         net (fo=2, routed)           0.758    10.761    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.539    12.718    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y18         RAMB18E1                                     r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    11.911    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/control_s_axi_U/int_xdimension_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.710ns (21.170%)  route 6.367ns (78.829%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.713     3.007    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/ap_clk
    SLICE_X61Y92         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt_reg[5]/Q
                         net (fo=4, routed)           0.845     4.308    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt_reg[5]
    SLICE_X60Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.432 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           0.759     5.191    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WVALID_INST_0_i_1_n_4
    SLICE_X54Y94         LUT5 (Prop_lut5_I1_O)        0.116     5.307 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/m_axi_gmem_WVALID_INST_0/O
                         net (fo=5, routed)           0.866     6.173    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X51Y100        LUT5 (Prop_lut5_I2_O)        0.322     6.495 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.436     6.931    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/tmp_wm_wvalid[2]
    SLICE_X51Y100        LUT6 (Prop_lut6_I5_O)        0.326     7.257 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     7.548    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid_2_sn_1
    SLICE_X51Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.672 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.733     8.405    design_1_i/backward_fcc_0/inst/control_s_axi_U/s_axi_control_WVALID
    SLICE_X59Y102        LUT6 (Prop_lut6_I2_O)        0.124     8.529 r  design_1_i/backward_fcc_0/inst/control_s_axi_U/int_x[31]_i_3/O
                         net (fo=7, routed)           1.238     9.767    design_1_i/backward_fcc_0/inst/control_s_axi_U/int_x[31]_i_3_n_4
    SLICE_X59Y82         LUT4 (Prop_lut4_I1_O)        0.118     9.885 r  design_1_i/backward_fcc_0/inst/control_s_axi_U/int_xdimension[31]_i_1/O
                         net (fo=32, routed)          1.199    11.084    design_1_i/backward_fcc_0/inst/control_s_axi_U/int_xdimension[31]_i_1_n_4
    SLICE_X46Y66         FDRE                                         r  design_1_i/backward_fcc_0/inst/control_s_axi_U/int_xdimension_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        1.471    12.650    design_1_i/backward_fcc_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y66         FDRE                                         r  design_1_i/backward_fcc_0/inst/control_s_axi_U/int_xdimension_reg[2]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X46Y66         FDRE (Setup_fdre_C_CE)      -0.371    12.254    design_1_i/backward_fcc_0/inst/control_s_axi_U/int_xdimension_reg[2]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  1.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.565%)  route 0.157ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.548     0.884    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[7]/Q
                         net (fo=1, routed)           0.157     1.188    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_63
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.818     1.184    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[9]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.025     1.174    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.601%)  route 0.157ns (51.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.548     0.884    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[6]/Q
                         net (fo=1, routed)           0.157     1.188    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_64
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.818     1.184    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[8]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.023     1.172    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.688%)  route 0.156ns (51.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.544     0.880    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[15]/Q
                         net (fo=1, routed)           0.156     1.184    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_55
    SLICE_X49Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.814     1.180    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[17]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.022     1.167    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.542     0.878    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[28]/Q
                         net (fo=1, routed)           0.157     1.183    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_42
    SLICE_X49Y71         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.812     1.178    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[30]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.022     1.165    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.548     0.884    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[4]/Q
                         net (fo=1, routed)           0.157     1.189    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_66
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.818     1.184    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.022     1.171    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.544     0.880    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[14]/Q
                         net (fo=1, routed)           0.156     1.184    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_56
    SLICE_X49Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.814     1.180    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[16]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.019     1.164    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.542     0.878    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y71         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[29]/Q
                         net (fo=1, routed)           0.158     1.183    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_41
    SLICE_X49Y71         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.812     1.178    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y71         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[31]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.017     1.160    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.548     0.884    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[5]/Q
                         net (fo=1, routed)           0.158     1.189    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_65
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.818     1.184    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y65         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[7]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.017     1.166    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.317%)  route 0.158ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.544     0.880    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[13]/Q
                         net (fo=1, routed)           0.158     1.186    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq_n_57
    SLICE_X49Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.814     1.180    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X49Y69         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[15]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.016     1.161    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.059%)  route 0.235ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.550     0.886    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X50Y60         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[46]/Q
                         net (fo=1, routed)           0.235     1.285    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[63]_0[44]
    SLICE_X46Y63         SRL16E                                       r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9483, routed)        0.819     1.185    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y63         SRL16E                                       r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.259    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y22   design_1_i/backward_fcc_0/inst/mul_32s_32s_32_2_1_U3/backward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y28   design_1_i/backward_fcc_0/inst/mul_31ns_32ns_63_2_1_U4/backward_fcc_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y24   design_1_i/backward_fcc_0/inst/mul_32s_32s_32_2_1_U3/backward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y35   design_1_i/forward_fcc_0/inst/mul_32s_32s_32_2_1_U3/forward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y36   design_1_i/forward_fcc_0/inst/mul_32s_32s_32_2_1_U3/forward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y26   design_1_i/backward_fcc_0/inst/mul_31ns_32ns_63_2_1_U4/backward_fcc_mul_31ns_32ns_63_2_1_Multiplier_1_U/p_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y23  design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y23  design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y69  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y69  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y76  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y87  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y69  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y69  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5/CLK



