 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Fri Mar  1 01:28:37 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U850/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U849/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U828/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[11] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U11/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[11] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[11] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U467/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U612/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2223/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2224/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U228/X (SAEDRVT14_INV_S_1)                   0.02       4.22 r
  id_stage_i/U492/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U491/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1356/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U822/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U821/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U799/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U10/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U466/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U616/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2225/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2226/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1522/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U494/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U493/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1358/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U793/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U792/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U769/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U9/X (SAEDRVT14_AO222_1)                     0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U465/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U615/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2227/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2228/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1523/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U496/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U495/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1360/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U763/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U762/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U740/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U8/X (SAEDRVT14_AO222_1)                     0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U464/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U614/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2229/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2230/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1524/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U498/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U497/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1362/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U903/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U902/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U856/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U12/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U468/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U611/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2221/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2222/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1521/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U490/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U489/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1354/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U850/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U849/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U828/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[11] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U11/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[11] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[11] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U467/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U612/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2223/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2224/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U228/X (SAEDRVT14_INV_S_1)                   0.02       4.22 r
  id_stage_i/U492/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U491/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1150/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U763/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U762/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U740/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U8/X (SAEDRVT14_AO222_1)                     0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U464/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U614/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2229/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2230/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1524/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U498/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U497/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1162/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U793/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U792/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U769/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U9/X (SAEDRVT14_AO222_1)                     0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U465/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U615/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2227/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2228/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1523/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U496/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U495/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1158/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U822/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U821/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U799/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U10/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U466/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U616/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2225/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2226/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1522/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U494/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U493/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1154/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U903/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U902/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U856/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U12/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U468/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U611/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2221/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2222/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1521/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U490/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U489/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1146/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U850/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U849/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U828/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[11] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U11/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[11] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[11] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U467/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U612/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2223/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2224/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U228/X (SAEDRVT14_INV_S_1)                   0.02       4.22 r
  id_stage_i/U492/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U491/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1152/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U763/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U762/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U740/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[14] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U8/X (SAEDRVT14_AO222_1)                     0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[14] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[14] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U464/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U614/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2229/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2230/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1524/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U498/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U497/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1164/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U793/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U792/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U769/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[13] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U9/X (SAEDRVT14_AO222_1)                     0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[13] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[13] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U465/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U615/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2227/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2228/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1523/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U496/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U495/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1160/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U822/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U821/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U799/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U10/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U466/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U616/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2225/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2226/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1522/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U494/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U493/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1156/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U903/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U902/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U856/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[10] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U12/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[10] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[10] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U468/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U611/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2221/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2222/X (SAEDRVT14_AO221_0P5)                0.04       4.21 f
  id_stage_i/U1521/X (SAEDRVT14_INV_S_1)                  0.02       4.22 r
  id_stage_i/U490/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U489/X (SAEDRVT14_AOI21_0P5)                 0.03       4.29 r
  id_stage_i/U1148/X (SAEDRVT14_OAI22_1)                  0.04       4.32 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U585/X (SAEDRVT14_MUXI2_U_0P5)         0.04       3.87 f
  ex_stage_i/alu_i/U583/X (SAEDRVT14_OR4_1)               0.06       3.93 f
  ex_stage_i/alu_i/U582/X (SAEDRVT14_OR4_1)               0.05       3.98 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       3.98 f
  ex_stage_i/U32/X (SAEDRVT14_AO222_1)                    0.06       4.04 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/U221/X (SAEDRVT14_INV_S_1)                   0.02       4.06 r
  id_stage_i/U553/X (SAEDRVT14_OAI21_0P5)                 0.03       4.09 f
  id_stage_i/U2202/X (SAEDRVT14_AO22_0P5)                 0.05       4.13 f
  id_stage_i/U2203/X (SAEDRVT14_AO221_0P5)                0.04       4.18 f
  id_stage_i/U527/X (SAEDRVT14_INV_S_1)                   0.02       4.20 r
  id_stage_i/U488/X (SAEDRVT14_OAI22_1)                   0.03       4.23 f
  id_stage_i/U487/X (SAEDRVT14_AOI21_0P5)                 0.03       4.27 r
  id_stage_i/U1352/X (SAEDRVT14_OAI21_0P5)                0.04       4.30 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.31 f
  data arrival time                                                  4.31

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U585/X (SAEDRVT14_MUXI2_U_0P5)         0.04       3.87 f
  ex_stage_i/alu_i/U583/X (SAEDRVT14_OR4_1)               0.06       3.93 f
  ex_stage_i/alu_i/U582/X (SAEDRVT14_OR4_1)               0.05       3.98 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       3.98 f
  ex_stage_i/U32/X (SAEDRVT14_AO222_1)                    0.06       4.04 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.04 f
  id_stage_i/U221/X (SAEDRVT14_INV_S_1)                   0.02       4.06 r
  id_stage_i/U553/X (SAEDRVT14_OAI21_0P5)                 0.03       4.09 f
  id_stage_i/U2202/X (SAEDRVT14_AO22_0P5)                 0.05       4.13 f
  id_stage_i/U2203/X (SAEDRVT14_AO221_0P5)                0.04       4.18 f
  id_stage_i/U527/X (SAEDRVT14_INV_S_1)                   0.02       4.20 r
  id_stage_i/U488/X (SAEDRVT14_OAI22_1)                   0.03       4.23 f
  id_stage_i/U487/X (SAEDRVT14_AOI21_0P5)                 0.03       4.27 r
  id_stage_i/U1142/X (SAEDRVT14_OAI22_1)                  0.04       4.30 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.31 f
  data arrival time                                                  4.31

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_2__26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U443/X (SAEDRVT14_MUXI2_U_0P5)         0.07       3.96 r
  ex_stage_i/alu_i/U442/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.98 f
  ex_stage_i/alu_i/U432/X (SAEDRVT14_OR4_1)               0.05       4.03 f
  ex_stage_i/alu_i/result_o[26] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.03 f
  ex_stage_i/U15/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[26] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[26] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U471/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U1506/X (SAEDRVT14_OAI21_0P5)                0.03       4.13 f
  id_stage_i/registers_i/wdata_b_i[26] (riscv_register_file_ADDR_WIDTH6_FPU0)
                                                          0.00       4.13 f
  id_stage_i/registers_i/U941/X (SAEDRVT14_INV_S_1)       0.03       4.16 r
  id_stage_i/registers_i/U856/X (SAEDRVT14_BUF_S_1)       0.06       4.22 r
  id_stage_i/registers_i/U1257/X (SAEDRVT14_OAI22_1)      0.04       4.26 f
  id_stage_i/registers_i/U1256/X (SAEDRVT14_AO21_1)       0.03       4.30 f
  id_stage_i/registers_i/mem_reg_2__26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/registers_i/mem_reg_2__26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_3__26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U443/X (SAEDRVT14_MUXI2_U_0P5)         0.07       3.96 r
  ex_stage_i/alu_i/U442/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.98 f
  ex_stage_i/alu_i/U432/X (SAEDRVT14_OR4_1)               0.05       4.03 f
  ex_stage_i/alu_i/result_o[26] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.03 f
  ex_stage_i/U15/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[26] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[26] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U471/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U1506/X (SAEDRVT14_OAI21_0P5)                0.03       4.13 f
  id_stage_i/registers_i/wdata_b_i[26] (riscv_register_file_ADDR_WIDTH6_FPU0)
                                                          0.00       4.13 f
  id_stage_i/registers_i/U941/X (SAEDRVT14_INV_S_1)       0.03       4.16 r
  id_stage_i/registers_i/U856/X (SAEDRVT14_BUF_S_1)       0.06       4.22 r
  id_stage_i/registers_i/U1193/X (SAEDRVT14_OAI22_1)      0.04       4.26 f
  id_stage_i/registers_i/U1192/X (SAEDRVT14_AO21_1)       0.03       4.30 f
  id_stage_i/registers_i/mem_reg_3__26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/registers_i/mem_reg_3__26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: id_stage_i/alu_operator_ex_o_reg_5_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_1__26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_5_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_5_/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2006/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U6/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U16/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U121/X (SAEDRVT14_ND2_CDC_1)           0.13       0.52 f
  ex_stage_i/alu_i/U1945/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1944/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.05 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.21 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.79 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.41 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1396/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_OAI222_0P5)         0.09       2.92 f
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U44/X (SAEDRVT14_NR2_MM_1)             0.07       3.03 f
  ex_stage_i/alu_i/U4/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U9/X (SAEDRVT14_BUF_S_1)               0.05       3.14 r
  ex_stage_i/alu_i/U172/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U69/X (SAEDRVT14_INV_S_1)      0.02       3.21 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.24 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.29 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.31 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.44 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.44 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.53 f
  ex_stage_i/alu_i/U286/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U285/X (SAEDRVT14_INV_0P5)             0.02       3.59 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U87/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U88/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U94/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U106/X (SAEDRVT14_OAI22_0P5)           0.03       3.78 f
  ex_stage_i/alu_i/U67/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U443/X (SAEDRVT14_MUXI2_U_0P5)         0.07       3.96 r
  ex_stage_i/alu_i/U442/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.98 f
  ex_stage_i/alu_i/U432/X (SAEDRVT14_OR4_1)               0.05       4.03 f
  ex_stage_i/alu_i/result_o[26] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.03 f
  ex_stage_i/U15/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[26] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[26] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U471/X (SAEDRVT14_INV_S_1)                   0.02       4.10 r
  id_stage_i/U1506/X (SAEDRVT14_OAI21_0P5)                0.03       4.13 f
  id_stage_i/registers_i/wdata_b_i[26] (riscv_register_file_ADDR_WIDTH6_FPU0)
                                                          0.00       4.13 f
  id_stage_i/registers_i/U941/X (SAEDRVT14_INV_S_1)       0.03       4.16 r
  id_stage_i/registers_i/U856/X (SAEDRVT14_BUF_S_1)       0.06       4.22 r
  id_stage_i/registers_i/U1321/X (SAEDRVT14_OAI22_1)      0.04       4.26 f
  id_stage_i/registers_i/U1320/X (SAEDRVT14_AO21_1)       0.03       4.30 f
  id_stage_i/registers_i/mem_reg_1__26_/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/registers_i/mem_reg_1__26_/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


1
