/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        fields_u.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_UCQDBMEMDEBUGr_fields[] = {
    { TMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_UCQ_CONFIGr_fields[] = {
    { WAMU_QUEUE_BASEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_UCQ_COS_EMPTY_REGr_fields[] = {
    { UCQ_COS_QEMPTYf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_UCQ_EXTCOS1_EMPTY_REGr_fields[] = {
    { UCQ_EXTCOS1_QEMPTYf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_UCQ_FREE_MEMDEBUGr_fields[] = {
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_UCQ_FREE_MEMECC_ERRPTRr_fields[] = {
    { RDPTRf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_UCQ_UCQE_MEMECC_ERRPTRr_fields[] = {
    { RDPTRf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_0_CONFIGr_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_SIG },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_SIG },
    { CFGEEf, 1, 1, SOCF_SIG },
    { CFGIEf, 1, 2, SOCF_SIG },
    { CFGNMFIf, 1, 4, SOCF_SIG },
    { CFG_WDOGINT_MASKf, 1, 27, SOCF_SIG },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_SIG },
    { INITRAMAf, 1, 15, SOCF_SIG },
    { INITRAMBf, 1, 16, SOCF_SIG },
    { OVERWRITE_OTP_CONFIGf, 1, 31, SOCF_SIG },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PARLVRAMf, 1, 21, SOCF_SIG },
    { RESERVED_0f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 0, SOCF_SIG|SOCF_RES },
    { RESERVED_2f, 1, 13, SOCF_SIG|SOCF_RES },
    { RESERVED_3f, 1, 17, SOCF_SIG|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_SIG },
    { SLBTCMSBf, 1, 14, SOCF_SIG },
    { SW_AUTOLOADf, 1, 28, SOCF_SIG },
    { TEINITf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_0_CONFIG_BCM56440_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE },
    { CFGBTCMSZf, 4, 9, SOCF_LE },
    { CFGEEf, 1, 1, 0 },
    { CFGIEf, 1, 2, 0 },
    { CFGNMFIf, 1, 4, 0 },
    { CFG_WDOGINT_MASKf, 1, 27, 0 },
    { ERRENRAMf, 3, 22, SOCF_LE },
    { INITRAMAf, 1, 15, 0 },
    { INITRAMBf, 1, 16, 0 },
    { OVERWRITE_OTP_CONFIGf, 1, 31, 0 },
    { PARECCENRAMf, 3, 18, SOCF_LE },
    { PARLVRAMf, 1, 21, 0 },
    { RESERVED_0f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 0, SOCF_RES },
    { RESERVED_2f, 1, 13, SOCF_RES },
    { RESERVED_3f, 1, 17, SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE },
    { SLBTCMSBf, 1, 14, 0 },
    { SW_AUTOLOADf, 1, 28, 0 },
    { TEINITf, 1, 3, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_0_CONFIG_BCM88030_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE },
    { CFGBTCMSZf, 4, 9, SOCF_LE },
    { CFGEEf, 1, 1, 0 },
    { CFGIEf, 1, 2, 0 },
    { CFGNMFIf, 1, 4, 0 },
    { CFG_WDOGINT_MASKf, 1, 27, 0 },
    { ERRENRAMf, 3, 22, SOCF_LE },
    { INITRAMAf, 1, 15, 0 },
    { INITRAMBf, 1, 16, 0 },
    { OVERWRITE_OTP_CONFIGf, 1, 31, 0 },
    { PARECCENRAMf, 3, 18, SOCF_LE },
    { PARLVRAMf, 1, 21, 0 },
    { RESERVED_0f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 0, SOCF_RES },
    { RESERVED_2f, 1, 13, SOCF_RES },
    { RESERVED_3f, 1, 17, SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE },
    { SLBTCMSBf, 1, 14, 0 },
    { SW_AUTOLOADf, 1, 28, 0 },
    { TEINITf, 1, 3, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_0_CONFIG_BCM88202_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_SIG },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_SIG },
    { CFGEEf, 1, 1, SOCF_SIG },
    { CFGIEf, 1, 2, SOCF_SIG },
    { CFGNMFIf, 1, 4, SOCF_SIG },
    { CFG_WDOGINT_MASKf, 1, 27, SOCF_SIG },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_SIG },
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_13_13f, 1, 13, SOCF_SIG },
    { FIELD_17_17f, 1, 17, SOCF_SIG },
    { FIELD_29_30f, 2, 29, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_SIG },
    { INITRAMBf, 1, 16, SOCF_SIG },
    { OVERWRITE_OTP_CONFIGf, 1, 31, SOCF_SIG },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PARLVRAMf, 1, 21, SOCF_SIG },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_SIG },
    { SLBTCMSBf, 1, 14, SOCF_SIG },
    { SW_AUTOLOADf, 1, 28, SOCF_SIG },
    { TEINITf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_0_DEBUG_CONFIGr_fields[] = {
    { DBGENf, 1, 0, SOCF_SIG },
    { DBGRESTARTf, 1, 4, SOCF_SIG },
    { DBG_UNLOCKf, 1, 5, SOCF_SIG },
    { EDBGRQf, 1, 2, SOCF_SIG },
    { NIDENf, 1, 1, SOCF_SIG },
    { PCLKENDBGf, 1, 3, SOCF_SIG },
    { RESERVED_0f, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_0_DEBUG_CONFIG_BCM56440_A0r_fields[] = {
    { DBGENf, 1, 0, 0 },
    { DBGRESTARTf, 1, 4, 0 },
    { DBG_UNLOCKf, 1, 5, 0 },
    { EDBGRQf, 1, 2, 0 },
    { NIDENf, 1, 1, 0 },
    { PCLKENDBGf, 1, 3, 0 },
    { RESERVED_0f, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_0_DEBUG_CONFIG_BCM88030_A0r_fields[] = {
    { DBGENf, 1, 0, 0 },
    { DBGRESTARTf, 1, 4, 0 },
    { DBG_UNLOCKf, 1, 5, 0 },
    { EDBGRQf, 1, 2, 0 },
    { NIDENf, 1, 1, 0 },
    { PCLKENDBGf, 1, 3, 0 },
    { RESERVED_0f, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_0_DEBUG_CONFIG_BCM88202_A0r_fields[] = {
    { DBGENf, 1, 0, SOCF_SIG },
    { DBGRESTARTf, 1, 4, SOCF_SIG },
    { DBG_UNLOCKf, 1, 5, SOCF_SIG },
    { EDBGRQf, 1, 2, SOCF_SIG },
    { FIELD_6_31f, 26, 6, SOCF_LE|SOCF_RO },
    { NIDENf, 1, 1, SOCF_SIG },
    { PCLKENDBGf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_0_DEBUG_STATUSr_fields[] = {
    { CPUHALT_Nf, 1, 4, SOCF_RO },
    { DBGACKf, 1, 0, SOCF_RO },
    { DBGRESTARTEDf, 1, 6, SOCF_RO },
    { DBGRSTREQf, 1, 1, SOCF_RO },
    { RESERVED_0f, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESET_Nf, 1, 2, SOCF_RO },
    { STANDBYWFIf, 1, 5, SOCF_RO },
    { SYSPORESET_Nf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_0_DEBUG_STATUS_BCM56440_A0r_fields[] = {
    { CPUHALT_Nf, 1, 4, SOCF_RO },
    { DBGACKf, 1, 0, SOCF_RO },
    { DBGRESTARTEDf, 1, 6, SOCF_RO },
    { DBGRSTREQf, 1, 1, SOCF_RO },
    { RESERVED_0f, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESET_Nf, 1, 2, SOCF_RO },
    { STANDBYWFIf, 1, 5, SOCF_RO },
    { SYSPORESET_Nf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_0_DEBUG_STATUS_BCM88030_A0r_fields[] = {
    { CPUHALT_Nf, 1, 4, SOCF_RO },
    { DBGACKf, 1, 0, SOCF_RO },
    { DBGRESTARTEDf, 1, 6, SOCF_RO },
    { DBGRSTREQf, 1, 1, SOCF_RO },
    { RESERVED_0f, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESET_Nf, 1, 2, SOCF_RO },
    { STANDBYWFIf, 1, 5, SOCF_RO },
    { SYSPORESET_Nf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_0_DEBUG_STATUS_BCM88202_A0r_fields[] = {
    { CPUHALT_Nf, 1, 4, SOCF_RO },
    { DBGACKf, 1, 0, SOCF_RO },
    { DBGRESTARTEDf, 1, 6, SOCF_RO },
    { DBGRSTREQf, 1, 1, SOCF_RO },
    { FIELD_7_31f, 25, 7, SOCF_LE|SOCF_RO },
    { RESET_Nf, 1, 2, SOCF_RO },
    { STANDBYWFIf, 1, 5, SOCF_RO },
    { SYSPORESET_Nf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_0_RST_CONTROLr_fields[] = {
    { BYPASS_RSTFSM_CTRLf, 1, 31, SOCF_SIG },
    { CORE_RESET_Nf, 1, 0, SOCF_SIG },
    { CPUHALT_Nf, 1, 2, SOCF_SIG },
    { DEBUG_RESET_Nf, 1, 3, SOCF_SIG },
    { RESERVED_0f, 27, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SYS_PORESET_Nf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_0_RST_CONTROL_BCM56440_A0r_fields[] = {
    { BYPASS_RSTFSM_CTRLf, 1, 31, 0 },
    { CORE_RESET_Nf, 1, 0, 0 },
    { CPUHALT_Nf, 1, 2, 0 },
    { DEBUG_RESET_Nf, 1, 3, 0 },
    { RESERVED_0f, 27, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SYS_PORESET_Nf, 1, 1, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_0_RST_CONTROL_BCM88030_A0r_fields[] = {
    { BYPASS_RSTFSM_CTRLf, 1, 31, 0 },
    { CORE_RESET_Nf, 1, 0, 0 },
    { CPUHALT_Nf, 1, 2, 0 },
    { DEBUG_RESET_Nf, 1, 3, 0 },
    { RESERVED_0f, 27, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SYS_PORESET_Nf, 1, 1, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_0_RST_CONTROL_BCM88202_A0r_fields[] = {
    { BYPASS_RSTFSM_CTRLf, 1, 31, SOCF_SIG },
    { CORE_RESET_Nf, 1, 0, SOCF_SIG },
    { CPUHALT_Nf, 1, 2, SOCF_SIG },
    { DEBUG_RESET_Nf, 1, 3, SOCF_SIG },
    { FIELD_4_30f, 27, 4, SOCF_LE|SOCF_RO },
    { SYS_PORESET_Nf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_0_STATUSr_fields[] = {
    { AUTOLOAD_DONEf, 1, 27, SOCF_RO },
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RESERVED_0f, 3, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_0_STATUS_BCM56440_A0r_fields[] = {
    { AUTOLOAD_DONEf, 1, 27, SOCF_RO },
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RESERVED_0f, 3, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_0_STATUS_BCM88030_A0r_fields[] = {
    { AUTOLOAD_DONEf, 1, 27, SOCF_RO },
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RESERVED_0f, 3, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_0_STATUS_BCM88202_A0r_fields[] = {
    { AUTOLOAD_DONEf, 1, 27, SOCF_RO },
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { FIELD_28_30f, 3, 28, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_0_TIMER_INTR_MASKr_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_0_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { UC_0_MASK_FOR_TIM0_INTR1f, 1, 0, SOCF_SIG },
    { UC_0_MASK_FOR_TIM0_INTR2f, 1, 1, SOCF_SIG },
    { UC_0_MASK_FOR_TIM1_INTR1f, 1, 2, SOCF_SIG },
    { UC_0_MASK_FOR_TIM1_INTR2f, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_UC_0_TIMER_INTR_MASK_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_0_MASK_FOR_TIM0_INTR1f, 1, 0, 0 },
    { UC_0_MASK_FOR_TIM0_INTR2f, 1, 1, 0 },
    { UC_0_MASK_FOR_TIM1_INTR1f, 1, 2, 0 },
    { UC_0_MASK_FOR_TIM1_INTR2f, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_UC_0_TIMER_INTR_MASK_BCM56440_B0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_0_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { UC_0_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { UC_0_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { UC_0_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { UC_0_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { UC_0_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { UC_0_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { UC_0_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { UC_0_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { UC_0_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { UC_0_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { UC_0_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { UC_0_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { UC_0_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { UC_0_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { UC_0_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { UC_0_MASK_FOR_TIM0_INTR1f, 1, 0, 0 },
    { UC_0_MASK_FOR_TIM0_INTR2f, 1, 1, 0 },
    { UC_0_MASK_FOR_TIM1_INTR1f, 1, 2, 0 },
    { UC_0_MASK_FOR_TIM1_INTR2f, 1, 3, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_0_TIMER_INTR_MASK_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_0_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { UC_0_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { UC_0_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { UC_0_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { UC_0_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { UC_0_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { UC_0_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { UC_0_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { UC_0_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { UC_0_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { UC_0_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { UC_0_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { UC_0_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { UC_0_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { UC_0_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { UC_0_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { UC_0_MASK_FOR_TIM0_INTR1f, 1, 0, 0 },
    { UC_0_MASK_FOR_TIM0_INTR2f, 1, 1, 0 },
    { UC_0_MASK_FOR_TIM1_INTR1f, 1, 2, 0 },
    { UC_0_MASK_FOR_TIM1_INTR2f, 1, 3, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_0_TIMER_INTR_MASK_BCM88202_A0r_fields[] = {
    { FIELD_20_31f, 12, 20, SOCF_LE|SOCF_RO },
    { UC_0_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { UC_0_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { UC_0_MASK_FOR_TIM0_INTR1f, 1, 0, SOCF_SIG },
    { UC_0_MASK_FOR_TIM0_INTR2f, 1, 1, SOCF_SIG },
    { UC_0_MASK_FOR_TIM1_INTR1f, 1, 2, SOCF_SIG },
    { UC_0_MASK_FOR_TIM1_INTR2f, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_1_CONFIGr_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_SIG },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_SIG },
    { CFGEEf, 1, 1, SOCF_SIG },
    { CFGIEf, 1, 2, SOCF_SIG },
    { CFGNMFIf, 1, 4, SOCF_SIG },
    { CFG_WDOGINT_MASKf, 1, 27, SOCF_SIG },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_SIG },
    { INITRAMAf, 1, 15, SOCF_SIG },
    { INITRAMBf, 1, 16, SOCF_SIG },
    { OVERWRITE_OTP_CONFIGf, 1, 31, SOCF_SIG },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PARLVRAMf, 1, 21, SOCF_SIG },
    { RESERVED_0f, 3, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 0, SOCF_SIG|SOCF_RES },
    { RESERVED_2f, 1, 13, SOCF_SIG|SOCF_RES },
    { RESERVED_3f, 1, 17, SOCF_SIG|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_SIG },
    { SLBTCMSBf, 1, 14, SOCF_SIG },
    { TEINITf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_1_CONFIG_BCM56440_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE },
    { CFGBTCMSZf, 4, 9, SOCF_LE },
    { CFGEEf, 1, 1, 0 },
    { CFGIEf, 1, 2, 0 },
    { CFGNMFIf, 1, 4, 0 },
    { CFG_WDOGINT_MASKf, 1, 27, 0 },
    { ERRENRAMf, 3, 22, SOCF_LE },
    { INITRAMAf, 1, 15, 0 },
    { INITRAMBf, 1, 16, 0 },
    { OVERWRITE_OTP_CONFIGf, 1, 31, 0 },
    { PARECCENRAMf, 3, 18, SOCF_LE },
    { PARLVRAMf, 1, 21, 0 },
    { RESERVED_0f, 3, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 0, SOCF_RES },
    { RESERVED_2f, 1, 13, SOCF_RES },
    { RESERVED_3f, 1, 17, SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE },
    { SLBTCMSBf, 1, 14, 0 },
    { TEINITf, 1, 3, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_1_CONFIG_BCM88030_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE },
    { CFGBTCMSZf, 4, 9, SOCF_LE },
    { CFGEEf, 1, 1, 0 },
    { CFGIEf, 1, 2, 0 },
    { CFGNMFIf, 1, 4, 0 },
    { CFG_WDOGINT_MASKf, 1, 27, 0 },
    { ERRENRAMf, 3, 22, SOCF_LE },
    { INITRAMAf, 1, 15, 0 },
    { INITRAMBf, 1, 16, 0 },
    { OVERWRITE_OTP_CONFIGf, 1, 31, 0 },
    { PARECCENRAMf, 3, 18, SOCF_LE },
    { PARLVRAMf, 1, 21, 0 },
    { RESERVED_0f, 3, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 0, SOCF_RES },
    { RESERVED_2f, 1, 13, SOCF_RES },
    { RESERVED_3f, 1, 17, SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE },
    { SLBTCMSBf, 1, 14, 0 },
    { TEINITf, 1, 3, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_1_CONFIG_BCM88202_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_SIG },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_SIG },
    { CFGEEf, 1, 1, SOCF_SIG },
    { CFGIEf, 1, 2, SOCF_SIG },
    { CFGNMFIf, 1, 4, SOCF_SIG },
    { CFG_WDOGINT_MASKf, 1, 27, SOCF_SIG },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_SIG },
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_13_13f, 1, 13, SOCF_SIG },
    { FIELD_17_17f, 1, 17, SOCF_SIG },
    { FIELD_28_30f, 3, 28, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_SIG },
    { INITRAMBf, 1, 16, SOCF_SIG },
    { OVERWRITE_OTP_CONFIGf, 1, 31, SOCF_SIG },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PARLVRAMf, 1, 21, SOCF_SIG },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_SIG },
    { SLBTCMSBf, 1, 14, SOCF_SIG },
    { TEINITf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_1_RST_CONTROLr_fields[] = {
    { CORE_RESET_Nf, 1, 0, SOCF_SIG },
    { CPUHALT_Nf, 1, 2, SOCF_SIG },
    { DEBUG_RESET_Nf, 1, 3, SOCF_SIG },
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SYS_PORESET_Nf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_1_RST_CONTROL_BCM56440_A0r_fields[] = {
    { CORE_RESET_Nf, 1, 0, 0 },
    { CPUHALT_Nf, 1, 2, 0 },
    { DEBUG_RESET_Nf, 1, 3, 0 },
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SYS_PORESET_Nf, 1, 1, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_1_RST_CONTROL_BCM88030_A0r_fields[] = {
    { CORE_RESET_Nf, 1, 0, 0 },
    { CPUHALT_Nf, 1, 2, 0 },
    { DEBUG_RESET_Nf, 1, 3, 0 },
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SYS_PORESET_Nf, 1, 1, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_1_RST_CONTROL_BCM88202_A0r_fields[] = {
    { CORE_RESET_Nf, 1, 0, SOCF_SIG },
    { CPUHALT_Nf, 1, 2, SOCF_SIG },
    { DEBUG_RESET_Nf, 1, 3, SOCF_SIG },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO },
    { SYS_PORESET_Nf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_1_STATUSr_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RESERVED_0f, 4, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UC_1_STATUS_BCM56440_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RESERVED_0f, 4, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_1_STATUS_BCM88030_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RESERVED_0f, 4, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_1_STATUS_BCM88202_A0r_fields[] = {
    { CFGATCMSZf, 4, 5, SOCF_LE|SOCF_RO },
    { CFGBTCMSZf, 4, 9, SOCF_LE|SOCF_RO },
    { CFGEEf, 1, 1, SOCF_RO },
    { CFGIEf, 1, 2, SOCF_RO },
    { CFGNMFIf, 1, 4, SOCF_RO },
    { ENTCM1IFf, 1, 13, SOCF_RO },
    { ERRENRAMf, 3, 22, SOCF_LE|SOCF_RO },
    { FIELD_27_30f, 4, 27, SOCF_LE|SOCF_RO },
    { INITRAMAf, 1, 15, SOCF_RO },
    { INITRAMBf, 1, 16, SOCF_RO },
    { LOCZRAMAf, 1, 17, SOCF_RO },
    { OVERWRITE_OTP_STATUSf, 1, 31, SOCF_RO },
    { PARECCENRAMf, 3, 18, SOCF_LE|SOCF_RO },
    { PARLVRAMf, 1, 21, SOCF_RO },
    { RMWENRAMf, 2, 25, SOCF_LE|SOCF_RO },
    { SLBTCMSBf, 1, 14, SOCF_RO },
    { TEINITf, 1, 3, SOCF_RO },
    { VINITHIf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_UC_1_TIMER_INTR_MASKr_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_1_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { UC_1_MASK_FOR_TIM0_INTR1f, 1, 0, SOCF_SIG },
    { UC_1_MASK_FOR_TIM0_INTR2f, 1, 1, SOCF_SIG },
    { UC_1_MASK_FOR_TIM1_INTR1f, 1, 2, SOCF_SIG },
    { UC_1_MASK_FOR_TIM1_INTR2f, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_UC_1_TIMER_INTR_MASK_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_1_MASK_FOR_TIM0_INTR1f, 1, 0, 0 },
    { UC_1_MASK_FOR_TIM0_INTR2f, 1, 1, 0 },
    { UC_1_MASK_FOR_TIM1_INTR1f, 1, 2, 0 },
    { UC_1_MASK_FOR_TIM1_INTR2f, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_UC_1_TIMER_INTR_MASK_BCM56440_B0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_1_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { UC_1_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { UC_1_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { UC_1_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { UC_1_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { UC_1_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { UC_1_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { UC_1_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { UC_1_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { UC_1_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { UC_1_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { UC_1_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { UC_1_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { UC_1_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { UC_1_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { UC_1_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { UC_1_MASK_FOR_TIM0_INTR1f, 1, 0, 0 },
    { UC_1_MASK_FOR_TIM0_INTR2f, 1, 1, 0 },
    { UC_1_MASK_FOR_TIM1_INTR1f, 1, 2, 0 },
    { UC_1_MASK_FOR_TIM1_INTR2f, 1, 3, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_UC_1_TIMER_INTR_MASK_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 12, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { UC_1_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, 0 },
    { UC_1_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, 0 },
    { UC_1_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, 0 },
    { UC_1_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, 0 },
    { UC_1_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, 0 },
    { UC_1_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, 0 },
    { UC_1_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, 0 },
    { UC_1_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, 0 },
    { UC_1_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, 0 },
    { UC_1_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, 0 },
    { UC_1_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, 0 },
    { UC_1_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, 0 },
    { UC_1_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, 0 },
    { UC_1_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, 0 },
    { UC_1_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, 0 },
    { UC_1_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, 0 },
    { UC_1_MASK_FOR_TIM0_INTR1f, 1, 0, 0 },
    { UC_1_MASK_FOR_TIM0_INTR2f, 1, 1, 0 },
    { UC_1_MASK_FOR_TIM1_INTR1f, 1, 2, 0 },
    { UC_1_MASK_FOR_TIM1_INTR2f, 1, 3, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_UC_1_TIMER_INTR_MASK_BCM88202_A0r_fields[] = {
    { FIELD_20_31f, 12, 20, SOCF_LE|SOCF_RO },
    { UC_1_MASK_FOR_SRAM_0_ECC_COR_1B_INTRf, 1, 4, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_0_ECC_DET_2B_INTRf, 1, 5, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_1_ECC_COR_1B_INTRf, 1, 6, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_1_ECC_DET_2B_INTRf, 1, 7, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_2_ECC_COR_1B_INTRf, 1, 8, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_2_ECC_DET_2B_INTRf, 1, 9, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_3_ECC_COR_1B_INTRf, 1, 10, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_3_ECC_DET_2B_INTRf, 1, 11, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_4_ECC_COR_1B_INTRf, 1, 12, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_4_ECC_DET_2B_INTRf, 1, 13, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_5_ECC_COR_1B_INTRf, 1, 14, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_5_ECC_DET_2B_INTRf, 1, 15, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_6_ECC_COR_1B_INTRf, 1, 16, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_6_ECC_DET_2B_INTRf, 1, 17, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_7_ECC_COR_1B_INTRf, 1, 18, SOCF_SIG },
    { UC_1_MASK_FOR_SRAM_7_ECC_DET_2B_INTRf, 1, 19, SOCF_SIG },
    { UC_1_MASK_FOR_TIM0_INTR1f, 1, 0, SOCF_SIG },
    { UC_1_MASK_FOR_TIM0_INTR2f, 1, 1, SOCF_SIG },
    { UC_1_MASK_FOR_TIM1_INTR1f, 1, 2, SOCF_SIG },
    { UC_1_MASK_FOR_TIM1_INTR2f, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_UDF_CAM_DBGCTRLr_fields[] = {
    { BIST_ENf, 1, 0, SOCF_RES },
    { DEBUG_ENf, 1, 1, SOCF_RES },
    { TMf, 11, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_UDF_ETHERTYPE_MATCHr_fields[] = {
    { ENABLEf, 1, 19, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { L2_PACKET_FORMATf, 2, 17, SOCF_LE },
    { RESERVED0f, 1, 16, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_UDF_ETHERTYPE_MATCH_BCM53400_A0r_fields[] = {
    { ENABLEf, 1, 19, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { L2_PACKET_FORMATf, 2, 17, SOCF_LE },
    { RESERVED0f, 1, 16, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_UDF_ETHERTYPE_MATCH_BCM56142_A0r_fields[] = {
    { ENABLEf, 1, 19, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { L2_PACKET_FORMATf, 2, 17, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_UDF_ETHERTYPE_MATCH_BCM56150_A0r_fields[] = {
    { ENABLEf, 1, 19, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { L2_PACKET_FORMATf, 2, 17, SOCF_LE },
    { RESERVED0f, 1, 16, SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UDF_ETHERTYPE_MATCH_BCM88732_A0r_fields[] = {
    { ENABLEf, 1, 18, 0 },
    { ETHERTYPEf, 16, 0, SOCF_LE },
    { L2_PACKET_FORMATf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56112_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_UDF_IPPROTO_MATCHr_fields[] = {
    { IPV4ENABLEf, 1, 9, 0 },
    { IPV6ENABLEf, 1, 8, 0 },
    { PROTOCOLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_UDF_IPPROTO_MATCH_BCM53400_A0r_fields[] = {
    { IPV4ENABLEf, 1, 9, 0 },
    { IPV6ENABLEf, 1, 8, 0 },
    { PROTOCOLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_UDF_IPPROTO_MATCH_BCM56150_A0r_fields[] = {
    { IPV4ENABLEf, 1, 9, 0 },
    { IPV6ENABLEf, 1, 8, 0 },
    { PROTOCOLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UDPACTIONPROFILESr_fields[] = {
    { ACTIONPROFILEUDPEQUALPORTSFWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILEUDPEQUALPORTSSNPf, 2, 3, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UDRREG0r_fields[] = {
    { UDRREG0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UDRREG1r_fields[] = {
    { UDRREG1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_DEBUG_RANGEr_fields[] = {
    { MAX_IDXf, 16, 16, SOCF_LE },
    { MIN_IDXf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_HASH_CONTROL_RTAG7r_fields[] = {
    { IPV4_DST_HASH_ENABLEf, 1, 21, 0 },
    { IPV4_SRC_HASH_ENABLEf, 1, 22, 0 },
    { IPV4_TCP_UDP_HASH_ENABLEf, 1, 20, 0 },
    { IPV4_VLAN_HASH_ENABLEf, 1, 19, 0 },
    { IPV6_DST_HASH_ENABLEf, 1, 17, 0 },
    { IPV6_SRC_HASH_ENABLEf, 1, 18, 0 },
    { IPV6_TCP_UDP_HASH_ENABLEf, 1, 16, 0 },
    { IPV6_VLAN_HASH_ENABLEf, 1, 14, 0 },
    { L2_DST_HASH_ENABLEf, 1, 1, 0 },
    { L2_SRC_HASH_ENABLEf, 1, 2, 0 },
    { L2_VLAN_HASH_ENABLEf, 1, 0, 0 },
    { L3_HASH_ENABLEf, 1, 23, 0 },
    { MPLS_HASH_ENABLEf, 1, 13, 0 },
    { MPLS_LABEL_HASH_ENABLEf, 2, 9, SOCF_LE },
    { MPLS_VLAN_HASH_ENABLEf, 1, 8, 0 },
    { POLY_SELECTf, 1, 24, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_LFSR_CONTROLr_fields[] = {
    { ENABLEf, 1, 32, 0 },
    { LFSRf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_PORT_CONTROLr_fields[] = {
    { DEST_PORTf, 5, 0, SOCF_LE },
    { HASH_MODEf, 1, 6, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_TABLE_CONTROLr_fields[] = {
    { MODEf, 2, 18, SOCF_LE },
    { PHASEf, 1, 17, 0 },
    { PORT_ALLOW_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_TABLE_SIZEr_fields[] = {
    { SIZE_Af, 4, 0, SOCF_LE },
    { SIZE_Bf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_TIMER_CONTROLr_fields[] = {
    { CYCLES_PER_TICKf, 16, 0, SOCF_LE },
    { INACTIVITY_DURATION_Af, 9, 16, SOCF_LE },
    { INACTIVITY_DURATION_Bf, 9, 32, SOCF_LE },
    { TIMER_ENABLEf, 2, 41, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_TIMER_STATUSr_fields[] = {
    { CURRENT_TIME_Af, 10, 0, SOCF_LE|SOCF_RO },
    { CURRENT_TIME_Bf, 10, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53324_A0)
soc_field_info_t soc_UMAC_EEE_CTRLr_fields[] = {
    { DIS_EEE_10Mf, 1, 6, 0 },
    { ECO_EEE_LINKUP_CONFIG_ENf, 1, 2, 0 },
    { EEE_ENf, 1, 3, 0 },
    { EEE_TXCLK_DISf, 1, 5, 0 },
    { LP_IDLE_PREDICTION_MODEf, 1, 7, 0 },
    { RX_FIFO_CHECKf, 1, 4, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UMAC_EEE_CTRL_BCM56440_A0r_fields[] = {
    { DIS_EEE_10Mf, 1, 6, 0 },
    { EEE_ENf, 1, 3, 0 },
    { EEE_TXCLK_DISf, 1, 5, 0 },
    { LP_IDLE_PREDICTION_MODEf, 1, 7, 0 },
    { RX_FIFO_CHECKf, 1, 4, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_UMAC_EEE_CTRL_BCM56840_A0r_fields[] = {
    { DIS_EEE_10Mf, 1, 6, 0 },
    { EEE_DISABLE_RX_PAUSE_ACTIVEf, 1, 0, SOCF_SC },
    { EEE_DISABLE_TX_PAUSE_XOFFf, 1, 2, SOCF_SC },
    { EEE_DISABLE_TX_PFC_XOFFf, 1, 1, SOCF_SC },
    { EEE_ENf, 1, 3, 0 },
    { EEE_TXCLK_DISf, 1, 5, 0 },
    { RX_FIFO_CHECKf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_UMAC_EEE_CTRL_BCM88670_A0r_fields[] = {
    { DIS_EEE_10Mf, 1, 6, 0 },
    { EEE_ENf, 1, 3, 0 },
    { EEE_TXCLK_DISf, 1, 5, 0 },
    { LP_IDLE_PREDICTION_MODEf, 1, 7, 0 },
    { RX_FIFO_CHECKf, 1, 4, 0 }
};

#endif
#if defined(BCM_53324_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_UMAC_EEE_REF_COUNTr_fields[] = {
    { EEE_REF_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_UMAC_EEE_REF_COUNT_BCM88670_A0r_fields[] = {
    { EEE_REF_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_UMAC_REV_IDr_fields[] = {
    { PATCHf, 8, 0, SOCF_LE|SOCF_RO },
    { REVISION_ID_MAJORf, 8, 16, SOCF_LE|SOCF_RO },
    { REVISION_ID_MINORf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_UMAC_REV_ID_BCM56150_A0r_fields[] = {
    { PATCHf, 8, 0, SOCF_LE|SOCF_RO },
    { REVISION_ID_MAJORf, 8, 16, SOCF_LE|SOCF_RO },
    { REVISION_ID_MINORf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_UMAC_RX_PKT_DROP_STATUSr_fields[] = {
    { RX_IPG_INVALf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UMAC_RX_PKT_DROP_STATUS_BCM56440_A0r_fields[] = {
    { RX_IPG_INVALf, 1, 0, 0 }
};

#endif
#if defined(BCM_53324_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
soc_field_info_t soc_UMAC_SYMMETRIC_IDLE_THRESHOLDr_fields[] = {
    { THRESHOLD_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM88670_A0r_fields[] = {
    { THRESHOLD_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_UMAC_TIMESTAMP_ADJUSTr_fields[] = {
    { ADJUSTf, 9, 0, SOCF_LE },
    { AUTO_ADJUSTf, 1, 10, 0 },
    { EN_1588f, 1, 9, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_UMAC_TIMESTAMP_ADJUST_BCM56150_A0r_fields[] = {
    { ADJUSTf, 9, 0, SOCF_LE },
    { AUTO_ADJUSTf, 1, 10, 0 },
    { EN_1588f, 1, 9, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_UMAC_TIMESTAMP_ADJUST_BCM56440_A0r_fields[] = {
    { ADJUSTf, 9, 0, SOCF_LE },
    { AUTO_ADJUSTf, 1, 10, 0 },
    { EN_1588f, 1, 9, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_UMAN_EP_FLSH_WAIT_CNTRr_fields[] = {
    { UMAN_EP_FLSH_WAIT_CNTRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_UMAN_IP_FLSH_WAIT_CNTRr_fields[] = {
    { UMAN_IP_FLSH_WAIT_CNTRf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_UMAN_LINKUP_DLY_CNTRr_fields[] = {
    { UMAN_LINKUP_DLY_CNTRf, 18, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNDEFPROGRAMDATAr_fields[] = {
    { UNDEFPROGRAMDATAf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNICASTDBUFFPOINTERSENDr_fields[] = {
    { UCDBPTRENDf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNICASTDBUFFPOINTERSSTARTr_fields[] = {
    { UCDBPTRSTARTf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEAr_fields[] = {
    { HDRADJUSTUCCPUTYPEAf, 8, 8, SOCF_LE },
    { HDRADJUSTUCETHTYPEAf, 8, 16, SOCF_LE },
    { HDRADJUSTUCRAWTYPEAf, 8, 0, SOCF_LE },
    { HDRADJUSTUCTMTYPEAf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNICASTEGRESSPACKETHEADERCOMPENSATIONFORTYPEBr_fields[] = {
    { HDRADJUSTUCCPUTYPEBf, 8, 8, SOCF_LE },
    { HDRADJUSTUCETHTYPEBf, 8, 16, SOCF_LE },
    { HDRADJUSTUCRAWTYPEBf, 8, 0, SOCF_LE },
    { HDRADJUSTUCTMTYPEBf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNICASTPACKETHEADERSHIMLAYERTRANSLATIONr_fields[] = {
    { UCDPf, 2, 3, SOCF_LE },
    { UCEPPHPRESENTf, 1, 0, 0 },
    { UCINGQSIGf, 2, 1, SOCF_LE },
    { UCOUTMIRRORDISABLEf, 1, 5, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_UNIMAC0_COMMAND_CONFIGr_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { EN_INTERNAL_TX_CRSf, 1, 21, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OOB_EFC_ENf, 1, 29, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { RX_LOW_LATENCY_ENf, 1, 11, 0 },
    { SW_OVERRIDE_RXf, 1, 18, 0 },
    { SW_OVERRIDE_TXf, 1, 17, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_UNIMAC0_COMMAND_CONFIG_BCM53400_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { EN_INTERNAL_TX_CRSf, 1, 21, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { FD_TX_URUN_FIX_ENf, 1, 27, 0 },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OOB_EFC_ENf, 1, 29, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { RX_LOW_LATENCY_ENf, 1, 11, 0 },
    { SW_OVERRIDE_RXf, 1, 18, 0 },
    { SW_OVERRIDE_TXf, 1, 17, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_COMMAND_CONFIG_BCM56450_B0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { EN_INTERNAL_TX_CRSf, 1, 21, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OOB_EFC_ENf, 1, 29, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, SOCF_RES },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { RX_LOW_LATENCY_ENf, 1, 11, 0 },
    { SW_OVERRIDE_RXf, 1, 18, 0 },
    { SW_OVERRIDE_TXf, 1, 17, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_FLUSH_CONTROLr_fields[] = {
    { FLUSHf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_FRM_LENGTHr_fields[] = {
    { MAXFRf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr_fields[] = {
    { GMII_EEE_LPI_TIMERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_GMII_EEE_WAKE_TIMERr_fields[] = {
    { GMII_EEE_WAKE_TIMERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_IPG_HD_BKP_CNTLr_fields[] = {
    { HD_FC_BKOFF_OKf, 1, 1, 0 },
    { HD_FC_ENAf, 1, 0, 0 },
    { IPG_CONFIG_RXf, 5, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MAC_0r_fields[] = {
    { MAC_ADDR0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MAC_1r_fields[] = {
    { MAC_ADDR1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MAC_MODEr_fields[] = {
    { LINK_STATUSf, 1, 5, SOCF_RO },
    { MAC_DUPLEXf, 1, 2, SOCF_RO },
    { MAC_RX_PAUSEf, 1, 3, SOCF_RO },
    { MAC_SPEEDf, 2, 0, SOCF_LE|SOCF_RO },
    { MAC_TX_PAUSEf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MAC_PFC_CTRLr_fields[] = {
    { FORCE_PFC_XONf, 1, 2, SOCF_RES },
    { PFC_RX_ENBLf, 1, 1, 0 },
    { PFC_STATS_ENf, 1, 5, 0 },
    { PFC_TX_ENBLf, 1, 0, 0 },
    { RX_PASS_PFC_FRMf, 1, 4, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MAC_PFC_DA_0r_fields[] = {
    { PFC_MACDA_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MAC_PFC_DA_1r_fields[] = {
    { PFC_MACDA_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MAC_PFC_REFRESH_CTRLr_fields[] = {
    { PFC_REFRESH_ENf, 1, 0, SOCF_RES },
    { PFC_REFRESH_TIMERf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MII_EEE_DELAY_ENTRY_TIMERr_fields[] = {
    { MII_EEE_LPI_TIMERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_MII_EEE_WAKE_TIMERr_fields[] = {
    { MII_EEE_WAKE_TIMERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_PAUSE_CONTROLr_fields[] = {
    { ENABLEf, 1, 17, 0 },
    { VALUEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_PAUSE_QUANTr_fields[] = {
    { STAD2f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_PFC_XOFF_TIMERr_fields[] = {
    { PFC_XOFF_TIMERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_RXFIFO_STATr_fields[] = {
    { RXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { RXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_RX_PAUSE_QUANTA_SCALEr_fields[] = {
    { SCALE_CONTROLf, 1, 16, 0 },
    { SCALE_FIXf, 1, 17, 0 },
    { SCALE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TAG_0r_fields[] = {
    { CONFIG_OUTER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_0f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TAG_1r_fields[] = {
    { CONFIG_INNER_TPID_ENABLEf, 1, 16, 0 },
    { FRM_TAG_1f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TS_STATUS_CNTRLr_fields[] = {
    { TX_TS_FIFO_EMPTYf, 1, 1, SOCF_RO },
    { TX_TS_FIFO_FULLf, 1, 0, SOCF_RO },
    { WORD_AVAILf, 3, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TXFIFO_STATr_fields[] = {
    { TXFIFO_OVERRUNf, 1, 1, SOCF_RO|SOCF_RES },
    { TXFIFO_UNDERRUNf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TX_IPG_LENGTHr_fields[] = {
    { TX_IPG_LENGTHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TX_PREAMBLEr_fields[] = {
    { TX_PREAMBLEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TX_TS_DATAr_fields[] = {
    { TX_TS_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_TX_TS_SEQ_IDr_fields[] = {
    { TSTS_SEQ_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { TSTS_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_UMAC_EEE_CTRLr_fields[] = {
    { DIS_EEE_10Mf, 1, 6, 0 },
    { EEE_ENf, 1, 3, 0 },
    { EEE_TXCLK_DISf, 1, 5, 0 },
    { LP_IDLE_PREDICTION_MODEf, 1, 7, 0 },
    { RX_FIFO_CHECKf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_UMAC_EEE_REF_COUNTr_fields[] = {
    { EEE_REF_COUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_UMAC_REV_IDr_fields[] = {
    { PATCHf, 8, 0, SOCF_LE|SOCF_RO },
    { REVISION_ID_MAJORf, 8, 16, SOCF_LE|SOCF_RO },
    { REVISION_ID_MINORf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_UNIMAC0_UMAC_REV_ID_BCM53400_A0r_fields[] = {
    { PATCHf, 8, 0, SOCF_LE|SOCF_RO },
    { REVISION_ID_MAJORf, 8, 16, SOCF_LE|SOCF_RO },
    { REVISION_ID_MINORf, 8, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_UMAC_RX_PKT_DROP_STATUSr_fields[] = {
    { RX_IPG_INVALf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UNIMAC0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_fields[] = {
    { THRESHOLD_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_UNIMAC_PFC_CTRLr_fields[] = {
    { FORCE_PFC_XONf, 1, 2, 0 },
    { PFC_EIGHT_CLASSf, 1, 3, 0 },
    { PFC_RX_ENBLf, 1, 1, 0 },
    { PFC_STATS_ENf, 1, 5, 0 },
    { PFC_TX_ENBLf, 1, 0, 0 },
    { RX_PASS_PFC_FRMf, 1, 4, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_UNIMAC_PFC_CTRL_BCM56840_A0r_fields[] = {
    { FORCE_PFC_XONf, 1, 2, SOCF_RES },
    { PFC_RX_ENBLf, 1, 1, 0 },
    { PFC_STATS_ENf, 1, 5, 0 },
    { PFC_TX_ENBLf, 1, 0, 0 },
    { RX_PASS_PFC_FRMf, 1, 4, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_UNKNOWN_HGI_BITMAPr_fields[] = {
    { BITMAPf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNREACHABLEDESTINATIONr_fields[] = {
    { UNRCHCRDTCNTf, 16, 15, SOCF_LE },
    { UNRCHCRDTCNTOf, 1, 31, 0 },
    { UNRCHDESTf, 14, 0, SOCF_LE },
    { UNRCHDESTEVTf, 1, 14, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNREACHABLEDESTINATIONDISCARDEDCELLSCOUNTERr_fields[] = {
    { UNRCHDESTf, 13, 0, SOCF_LE|SOCF_RO },
    { UNRCHDESTCNTf, 16, 13, SOCF_LE },
    { UNRCHDESTCNTOf, 1, 29, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNSCHEDULEDREJECTBUFFERTHRESHOLDr_fields[] = {
    { CLEARREASREJUNSCHDBUFFTHf, 9, 0, SOCF_LE },
    { SETREASREJUNSCHDBUFFTHf, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UNSCHEDULEDREJECTDESCRIPTORTHRESHOLDr_fields[] = {
    { CLEARREASREJUNSCHDDESCTHf, 9, 0, SOCF_LE },
    { SETREASREJUNSCHDDESCTHf, 9, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_DEVCONFIGr_fields[] = {
    { CSR_PRGf, 1, 17, 0 },
    { DDRf, 1, 19, SOCF_RO },
    { DIRf, 1, 6, SOCF_RO },
    { FS_TIMEOUT_CALIBf, 3, 10, SOCF_LE },
    { HALT_STATUSf, 1, 16, 0 },
    { HS_TIMEOUT_CALIBf, 3, 13, SOCF_LE },
    { LPM_AUTOf, 1, 20, 0 },
    { LPM_ENf, 1, 21, 0 },
    { PHY_ERROR_DETECTf, 1, 9, 0 },
    { PIf, 1, 5, 0 },
    { RWKPf, 1, 2, 0 },
    { SET_DESCf, 1, 18, 0 },
    { SPf, 1, 3, 0 },
    { SPDf, 2, 0, SOCF_LE },
    { SSf, 1, 4, 0 },
    { STATUSf, 1, 7, 0 },
    { STATUS_1f, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_DEVCONFIG_BCM53400_A0r_fields[] = {
    { CSR_PRGf, 1, 17, 0 },
    { DDRf, 1, 19, SOCF_RO },
    { DIRf, 1, 6, SOCF_RO },
    { FS_TIMEOUT_CALIBf, 3, 10, SOCF_LE },
    { HALT_STATUSf, 1, 16, 0 },
    { HS_TIMEOUT_CALIBf, 3, 13, SOCF_LE },
    { LPM_AUTOf, 1, 20, 0 },
    { LPM_ENf, 1, 21, 0 },
    { PHY_ERROR_DETECTf, 1, 9, 0 },
    { PIf, 1, 5, 0 },
    { RWKPf, 1, 2, 0 },
    { SET_DESCf, 1, 18, 0 },
    { SPf, 1, 3, 0 },
    { SPDf, 2, 0, SOCF_LE },
    { SSf, 1, 4, 0 },
    { STATUSf, 1, 7, 0 },
    { STATUS_1f, 1, 8, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_DEVCTRLr_fields[] = {
    { BEf, 1, 5, 0 },
    { BFf, 1, 6, 0 },
    { BRENf, 1, 8, 0 },
    { BRLENf, 8, 16, SOCF_LE },
    { CSR_DONEf, 1, 13, 0 },
    { DEVNAKf, 1, 12, 0 },
    { DUf, 1, 4, 0 },
    { MODEf, 1, 9, 0 },
    { RDEf, 1, 2, 0 },
    { RESf, 1, 0, 0 },
    { SCALEf, 1, 11, 0 },
    { SDf, 1, 10, 0 },
    { SRX_FLUSHf, 1, 14, 0 },
    { TDEf, 1, 3, 0 },
    { THEf, 1, 7, 0 },
    { THLENf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_DEVCTRL_BCM53400_A0r_fields[] = {
    { BEf, 1, 5, 0 },
    { BFf, 1, 6, 0 },
    { BRENf, 1, 8, 0 },
    { BRLENf, 8, 16, SOCF_LE },
    { CSR_DONEf, 1, 13, 0 },
    { DEVNAKf, 1, 12, 0 },
    { DUf, 1, 4, 0 },
    { MODEf, 1, 9, 0 },
    { RDEf, 1, 2, 0 },
    { RESf, 1, 0, 0 },
    { SCALEf, 1, 11, 0 },
    { SDf, 1, 10, 0 },
    { SRX_FLUSHf, 1, 14, 0 },
    { TDEf, 1, 3, 0 },
    { THEf, 1, 7, 0 },
    { THLENf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_DEVINTRr_fields[] = {
    { EARLY_SLEEPf, 1, 10, 0 },
    { ENUM_DONEf, 1, 6, 0 },
    { ESf, 1, 2, 0 },
    { LPM_TKNf, 1, 8, 0 },
    { RMTWKP_STATE_INTf, 1, 7, 0 },
    { SCf, 1, 0, 0 },
    { SIf, 1, 1, 0 },
    { SLEEPf, 1, 9, 0 },
    { SOFf, 1, 5, 0 },
    { URf, 1, 3, 0 },
    { USf, 1, 4, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_DEVINTRMASKr_fields[] = {
    { EARLY_SLEEPf, 1, 10, 0 },
    { LPM_TKNf, 1, 8, 0 },
    { MASKf, 8, 0, SOCF_LE },
    { SLEEPf, 1, 9, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_DEVINTRMASK_BCM53400_A0r_fields[] = {
    { EARLY_SLEEPf, 1, 10, 0 },
    { LPM_TKNf, 1, 8, 0 },
    { MASKf, 8, 0, SOCF_LE },
    { SLEEPf, 1, 9, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_DEVINTR_BCM53400_A0r_fields[] = {
    { EARLY_SLEEPf, 1, 10, 0 },
    { ENUM_DONEf, 1, 6, 0 },
    { ESf, 1, 2, 0 },
    { LPM_TKNf, 1, 8, 0 },
    { RMTWKP_STATE_INTf, 1, 7, 0 },
    { SCf, 1, 0, 0 },
    { SIf, 1, 1, 0 },
    { SLEEPf, 1, 9, 0 },
    { SOFf, 1, 5, 0 },
    { URf, 1, 3, 0 },
    { USf, 1, 4, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_DEVSTATUSr_fields[] = {
    { ALTf, 4, 8, SOCF_LE|SOCF_RO },
    { CFGf, 4, 0, SOCF_LE|SOCF_RO },
    { ENUM_SPDf, 2, 13, SOCF_LE|SOCF_RO },
    { INTFf, 4, 4, SOCF_LE|SOCF_RO },
    { PHY_ERRORf, 1, 16, SOCF_RO },
    { RMTWKP_STATEf, 1, 17, SOCF_RO },
    { RXFIFO_EMPTYf, 1, 15, SOCF_RO },
    { SUSPf, 1, 12, SOCF_RO },
    { TSf, 14, 18, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_DEVSTATUS_BCM53400_A0r_fields[] = {
    { ALTf, 4, 8, SOCF_LE|SOCF_RO },
    { CFGf, 4, 0, SOCF_LE|SOCF_RO },
    { ENUM_SPDf, 2, 13, SOCF_LE|SOCF_RO },
    { INTFf, 4, 4, SOCF_LE|SOCF_RO },
    { PHY_ERRORf, 1, 16, SOCF_RO },
    { RMTWKP_STATEf, 1, 17, SOCF_RO },
    { RXFIFO_EMPTYf, 1, 15, SOCF_RO },
    { SUSPf, 1, 12, SOCF_RO },
    { TSf, 14, 18, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNTINTRr_fields[] = {
    { IN_EPf, 16, 0, SOCF_LE },
    { OUT_EPf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNTINTRMASKr_fields[] = {
    { IN_EP_MASKf, 10, 0, SOCF_LE },
    { OUT_EP_MASKf, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNTINTRMASK_BCM53400_A0r_fields[] = {
    { IN_EP_MASKf, 10, 0, SOCF_LE },
    { OUT_EP_MASKf, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNTINTR_BCM53400_A0r_fields[] = {
    { IN_EPf, 16, 0, SOCF_LE },
    { OUT_EPf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_IN_BUFFER_0r_fields[] = {
    { BUFF_SIZEf, 16, 0, SOCF_LE|SOCF_RO },
    { ISO_IN_PIDf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_IN_BUFFER_0_BCM53400_A0r_fields[] = {
    { BUFF_SIZEf, 16, 0, SOCF_LE|SOCF_RO },
    { ISO_IN_PIDf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_IN_CTRL_0r_fields[] = {
    { CLOSE_DESCf, 1, 11, SOCF_RO },
    { CNAKf, 1, 8, SOCF_WO },
    { ETf, 2, 4, SOCF_LE },
    { Ff, 1, 1, 0 },
    { MRX_FLUSHf, 1, 12, SOCF_RO },
    { NAKf, 1, 6, SOCF_RO },
    { Pf, 1, 3, 0 },
    { RRDYf, 1, 9, SOCF_RO },
    { Sf, 1, 0, 0 },
    { SEND_NULLf, 1, 10, 0 },
    { SNf, 1, 2, SOCF_RO },
    { SNAKf, 1, 7, SOCF_WO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_IN_CTRL_0_BCM53400_A0r_fields[] = {
    { CLOSE_DESCf, 1, 11, SOCF_RO },
    { CNAKf, 1, 8, SOCF_WO },
    { ETf, 2, 4, SOCF_LE },
    { Ff, 1, 1, 0 },
    { MRX_FLUSHf, 1, 12, SOCF_RO },
    { NAKf, 1, 6, SOCF_RO },
    { Pf, 1, 3, 0 },
    { RRDYf, 1, 9, SOCF_RO },
    { Sf, 1, 0, 0 },
    { SEND_NULLf, 1, 10, 0 },
    { SNf, 1, 2, SOCF_RO },
    { SNAKf, 1, 7, SOCF_WO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_IN_DATADESCR_0r_fields[] = {
    { DESPTRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_IN_DATADESCR_0_BCM53400_A0r_fields[] = {
    { DESPTRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0r_fields[] = {
    { MAX_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_IN_MAXPACKSIZE_0_BCM53400_A0r_fields[] = {
    { MAX_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_IN_STATUS_0r_fields[] = {
    { BNAf, 1, 7, 0 },
    { CDC_CLEARf, 1, 28, 0 },
    { HEf, 1, 9, 0 },
    { INf, 1, 6, 0 },
    { ISO_IN_DONEf, 1, 23, 0 },
    { MRXFIFO_EMPTYf, 1, 8, SOCF_RO },
    { OUTf, 2, 4, SOCF_LE },
    { RCSf, 1, 25, 0 },
    { RSSf, 1, 26, 0 },
    { RX_PKT_SIZEf, 12, 11, SOCF_LE },
    { TDCf, 1, 10, 0 },
    { TXEMPTYf, 1, 24, 0 },
    { XFERDONE_TXEMPTYf, 1, 27, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_IN_STATUS_0_BCM53400_A0r_fields[] = {
    { BNAf, 1, 7, 0 },
    { CDC_CLEARf, 1, 28, 0 },
    { HEf, 1, 9, 0 },
    { INf, 1, 6, 0 },
    { ISO_IN_DONEf, 1, 23, 0 },
    { MRXFIFO_EMPTYf, 1, 8, SOCF_RO },
    { OUTf, 2, 4, SOCF_LE },
    { RCSf, 1, 25, 0 },
    { RSSf, 1, 26, 0 },
    { RX_PKT_SIZEf, 12, 11, SOCF_LE },
    { TDCf, 1, 10, 0 },
    { TXEMPTYf, 1, 24, 0 },
    { XFERDONE_TXEMPTYf, 1, 27, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_OUT_BUFSIZE_0r_fields[] = {
    { BUFF_SIZEf, 16, 16, SOCF_LE|SOCF_RO },
    { MAX_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_OUT_BUFSIZE_0_BCM53400_A0r_fields[] = {
    { BUFF_SIZEf, 16, 16, SOCF_LE|SOCF_RO },
    { MAX_PKT_SIZEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_OUT_CTRL_0r_fields[] = {
    { CLOSE_DESCf, 1, 11, 0 },
    { CNAKf, 1, 8, SOCF_WO },
    { ETf, 2, 4, SOCF_LE },
    { Ff, 1, 1, SOCF_RO },
    { MRX_FLUSHf, 1, 12, SOCF_RO },
    { NAKf, 1, 6, SOCF_RO },
    { Pf, 1, 3, SOCF_RO },
    { RRDYf, 1, 9, SOCF_RO },
    { Sf, 1, 0, 0 },
    { SEND_NULLf, 1, 10, 0 },
    { SNf, 1, 2, 0 },
    { SNAKf, 1, 7, SOCF_WO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_OUT_CTRL_0_BCM53400_A0r_fields[] = {
    { CLOSE_DESCf, 1, 11, 0 },
    { CNAKf, 1, 8, SOCF_WO },
    { ETf, 2, 4, SOCF_LE },
    { Ff, 1, 1, SOCF_RO },
    { MRX_FLUSHf, 1, 12, SOCF_RO },
    { NAKf, 1, 6, SOCF_RO },
    { Pf, 1, 3, SOCF_RO },
    { RRDYf, 1, 9, SOCF_RO },
    { Sf, 1, 0, 0 },
    { SEND_NULLf, 1, 10, 0 },
    { SNf, 1, 2, 0 },
    { SNAKf, 1, 7, SOCF_WO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_ENDPNT_OUT_SETUPBUF_0r_fields[] = {
    { SUBPTRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_ENDPNT_OUT_SETUPBUF_0_BCM53400_A0r_fields[] = {
    { SUBPTRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHEf, 4, 6, SOCF_LE },
    { ASYNC_RESUME_DISABLE_If, 1, 17, 0 },
    { AWCACHEf, 4, 2, SOCF_LE },
    { CLK_ENABLEf, 1, 0, 0 },
    { OVERRIDE_AHBS_HSELf, 1, 28, 0 },
    { OVERRIDE_AHBS_HSEL_CSRf, 1, 29, 0 },
    { OVERRIDE_AHBS_HSEL_FIFOSf, 1, 30, 0 },
    { OVERRIDE_HREADY_TO_SLAVEf, 1, 31, 0 },
    { SS_CDC_ISO_SHORT_DIS_If, 1, 16, 0 },
    { SS_CLEAR_NAK_NEMPTY_EN_If, 1, 24, 0 },
    { SS_CLOSE_DESC_ENA_If, 1, 20, 0 },
    { SS_DIS_ISO_OUT_NAK_EN_If, 1, 25, 0 },
    { SS_SEND_NULL_ENA_If, 1, 19, 0 },
    { SS_SETCLR_RMTWKP_ENA_If, 1, 18, 0 },
    { SS_SET_CLR_STALL_ENA_If, 1, 22, 0 },
    { SS_SET_OPMODE_POR_If, 1, 23, 0 },
    { SS_SET_STALL_NEMPTY_EN_If, 1, 26, 0 },
    { SS_SNAK_BIT_ENH_EN_If, 1, 21, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { ARCACHEf, 4, 6, SOCF_LE },
    { ASYNC_RESUME_DISABLE_If, 1, 17, 0 },
    { AWCACHEf, 4, 2, SOCF_LE },
    { BYPASS_CTf, 1, 14, 0 },
    { CLK_ENABLEf, 1, 0, 0 },
    { CTf, 1, 15, 0 },
    { OVERRIDE_AHBS_HSELf, 1, 28, 0 },
    { OVERRIDE_AHBS_HSEL_CSRf, 1, 29, 0 },
    { OVERRIDE_AHBS_HSEL_FIFOSf, 1, 30, 0 },
    { OVERRIDE_HREADY_TO_SLAVEf, 1, 31, 0 },
    { SS_CDC_ISO_SHORT_DIS_If, 1, 16, 0 },
    { SS_CLEAR_NAK_NEMPTY_EN_If, 1, 24, 0 },
    { SS_CLOSE_DESC_ENA_If, 1, 20, 0 },
    { SS_DIS_ISO_OUT_NAK_EN_If, 1, 25, 0 },
    { SS_SEND_NULL_ENA_If, 1, 19, 0 },
    { SS_SETCLR_RMTWKP_ENA_If, 1, 18, 0 },
    { SS_SET_CLR_STALL_ENA_If, 1, 22, 0 },
    { SS_SET_OPMODE_POR_If, 1, 23, 0 },
    { SS_SET_STALL_NEMPTY_EN_If, 1, 26, 0 },
    { SS_SNAK_BIT_ENH_EN_If, 1, 21, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_LPMCTRLSTATUSr_fields[] = {
    { HIRD_THRESHOLDf, 5, 25, SOCF_LE },
    { LPM_BLINK_STATEf, 4, 4, SOCF_LE|SOCF_RO },
    { LPM_BREMOTEWAKEf, 1, 12, SOCF_RO },
    { LPM_ENDPOINTf, 4, 0, SOCF_LE|SOCF_RO },
    { LPM_HIRDf, 4, 8, SOCF_LE|SOCF_RO },
    { LPM_HSK_SENTf, 2, 13, SOCF_LE|SOCF_RO },
    { LPM_L1SUSPEND_STATUSf, 1, 16, SOCF_RO },
    { LPM_RESPf, 2, 30, SOCF_LE },
    { LPM_SLEEP_STATUSf, 1, 15, SOCF_RO },
    { NYET_CONTROLf, 1, 24, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_LPMCTRLSTATUS_BCM53400_A0r_fields[] = {
    { HIRD_THRESHOLDf, 5, 25, SOCF_LE },
    { LPM_BLINK_STATEf, 4, 4, SOCF_LE|SOCF_RO },
    { LPM_BREMOTEWAKEf, 1, 12, SOCF_RO },
    { LPM_ENDPOINTf, 4, 0, SOCF_LE|SOCF_RO },
    { LPM_HIRDf, 4, 8, SOCF_LE|SOCF_RO },
    { LPM_HSK_SENTf, 2, 13, SOCF_LE|SOCF_RO },
    { LPM_L1SUSPEND_STATUSf, 1, 16, SOCF_RO },
    { LPM_RESPf, 2, 30, SOCF_LE },
    { LPM_SLEEP_STATUSf, 1, 15, SOCF_RO },
    { NYET_CONTROLf, 1, 24, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_RECPACKFRAMNO_0r_fields[] = {
    { FRAME_NUMBERf, 16, 0, SOCF_LE|SOCF_RO },
    { ISO_OUT_PIDf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_RECPACKFRAMNO_0_BCM53400_A0r_fields[] = {
    { FRAME_NUMBERf, 16, 0, SOCF_LE|SOCF_RO },
    { ISO_OUT_PIDf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_RELEASE_NUMBERr_fields[] = {
    { RELEASE_NUMBERf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_RELEASE_NUMBER_BCM53400_A0r_fields[] = {
    { RELEASE_NUMBERf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2D_UDC20_ENDPOINT0r_fields[] = {
    { ASWf, 4, 15, SOCF_LE },
    { CNWf, 4, 7, SOCF_LE },
    { EDf, 1, 4, 0 },
    { ETf, 2, 5, SOCF_LE },
    { INWf, 4, 11, SOCF_LE },
    { LENf, 4, 0, SOCF_LE },
    { MPSf, 11, 19, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2D_UDC20_ENDPOINT0_BCM53400_A0r_fields[] = {
    { ASWf, 4, 15, SOCF_LE },
    { CNWf, 4, 7, SOCF_LE },
    { EDf, 1, 4, 0 },
    { ETf, 2, 5, SOCF_LE },
    { INWf, 4, 11, SOCF_LE },
    { LENf, 4, 0, SOCF_LE },
    { MPSf, 11, 19, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { APP_START_CLK_If, 1, 12, 0 },
    { ARCACHEf, 4, 6, SOCF_LE },
    { AWCACHEf, 4, 2, SOCF_LE },
    { CLK_ENABLEf, 1, 0, 0 },
    { SUSPEND_OVERRIDE_0f, 1, 13, 0 },
    { SUSPEND_OVERRIDE_1f, 1, 14, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { APP_START_CLK_If, 1, 12, 0 },
    { ARCACHEf, 4, 6, SOCF_LE },
    { ARUSERf, 5, 17, SOCF_LE },
    { AWCACHEf, 4, 2, SOCF_LE },
    { AWUSERf, 5, 22, SOCF_LE },
    { BYPASS_CTf, 1, 29, 0 },
    { CLK_ENABLEf, 1, 0, 0 },
    { CTf, 1, 28, 0 },
    { SUSPEND_OVERRIDE_0f, 1, 13, 0 },
    { SUSPEND_OVERRIDE_1f, 1, 14, 0 },
    { SUSPEND_OVERRIDE_2f, 1, 15, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USB2_IDM_IDM_IO_STATUSr_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USB2_IDM_IDM_IO_STATUS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_ASYNCLISTADDRr_fields[] = {
    { LINK_POINTER_LOW_LPLf, 27, 5, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_ASYNCLISTADDR_BCM53400_A0r_fields[] = {
    { LINK_POINTER_LOW_LPLf, 27, 5, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_CONFIGFLAGr_fields[] = {
    { CONFIGURE_FLAG_CFf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_CONFIGFLAG_BCM53400_A0r_fields[] = {
    { CONFIGURE_FLAG_CFf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_CTRLDSSEGMENTr_fields[] = {
    { CTRLDSSEGMENTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_CTRLDSSEGMENT_BCM53400_A0r_fields[] = {
    { CTRLDSSEGMENTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_EHCI_INCRX_STRAPr_fields[] = {
    { SS_ENA_INCR16_If, 1, 0, 0 },
    { SS_ENA_INCR4_If, 1, 2, 0 },
    { SS_ENA_INCR8_If, 1, 1, 0 },
    { SS_ENA_INCRX_ALIGNf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_EHCI_LPSMC_STATEr_fields[] = {
    { LPSMC_STSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_EHCI_STATUSr_fields[] = {
    { USB_STATUSf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_EHCI_STATUS_BCM53400_A0r_fields[] = {
    { USB_STATUSf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_EHCI_XFERr_fields[] = {
    { EHCI_XRERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_FRAME_LENADJr_fields[] = {
    { FRAMELEN_ADJf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_FRAME_LENADJ_BCM53400_A0r_fields[] = {
    { FRAMELEN_ADJf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_FRINDEXr_fields[] = {
    { FRAME_INDEXf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_FRINDEX_BCM53400_A0r_fields[] = {
    { FRAME_INDEXf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_GPIO_OEr_fields[] = {
    { GPIO_OEf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_GPIO_OE_BCM53400_A0r_fields[] = {
    { GPIO_OEf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_GPIO_SELr_fields[] = {
    { GPIO_SELf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_GPIO_SEL_BCM53400_A0r_fields[] = {
    { GPIO_SELf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCBULKCURRENTEDr_fields[] = {
    { BCEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCBULKCURRENTED_BCM53400_A0r_fields[] = {
    { BCEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCBULKHEADEDr_fields[] = {
    { BHEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCBULKHEADED_BCM53400_A0r_fields[] = {
    { BHEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCCAPBASEr_fields[] = {
    { CAPLENGTHf, 8, 0, SOCF_LE|SOCF_RO },
    { HCIVERSIONf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCCAPBASE_BCM53400_A0r_fields[] = {
    { CAPLENGTHf, 8, 0, SOCF_LE|SOCF_RO },
    { HCIVERSIONf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCCOMMANDSTATUSr_fields[] = {
    { BLFf, 1, 2, 0 },
    { CLFf, 1, 1, 0 },
    { HCRf, 1, 0, 0 },
    { OCRf, 1, 3, 0 },
    { SOCf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCCOMMANDSTATUS_BCM53400_A0r_fields[] = {
    { BLFf, 1, 2, 0 },
    { CLFf, 1, 1, 0 },
    { HCRf, 1, 0, 0 },
    { OCRf, 1, 3, 0 },
    { SOCf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCCONTOLCURRENTEDr_fields[] = {
    { CCEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCCONTOLCURRENTED_BCM53400_A0r_fields[] = {
    { CCEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCCONTROLr_fields[] = {
    { BLEf, 1, 5, 0 },
    { CBSRf, 2, 0, SOCF_LE },
    { CLEf, 1, 4, 0 },
    { HCFSf, 2, 6, SOCF_LE },
    { IEf, 1, 3, 0 },
    { IRf, 1, 8, 0 },
    { PLEf, 1, 2, 0 },
    { RWCf, 1, 9, 0 },
    { RWEf, 1, 10, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCCONTROLHEADEDr_fields[] = {
    { CHEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCCONTROLHEADED_BCM53400_A0r_fields[] = {
    { CHEDf, 28, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCCONTROL_BCM53400_A0r_fields[] = {
    { BLEf, 1, 5, 0 },
    { CBSRf, 2, 0, SOCF_LE },
    { CLEf, 1, 4, 0 },
    { HCFSf, 2, 6, SOCF_LE },
    { IEf, 1, 3, 0 },
    { IRf, 1, 8, 0 },
    { PLEf, 1, 2, 0 },
    { RWCf, 1, 9, 0 },
    { RWEf, 1, 10, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCCPARAMSr_fields[] = {
    { ASYNCHRONOUS_SCHEDULE_PARK_CAPABILITYf, 1, 2, SOCF_RO },
    { BIT_64_ADDRESSING_CAPABILITY1f, 1, 0, SOCF_RO },
    { EHCI_EXTENDED_CAPABILITIES_POINTER_EECPf, 8, 8, SOCF_LE|SOCF_RO },
    { ISOCHRONOUS_SCHEDULING_THRESHOLDf, 4, 4, SOCF_LE|SOCF_RO },
    { PROGRAMMABLE_FRAME_LIST_FLAGf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCCPARAMS_BCM53400_A0r_fields[] = {
    { ASYNCHRONOUS_SCHEDULE_PARK_CAPABILITYf, 1, 2, SOCF_RO },
    { BIT_64_ADDRESSING_CAPABILITY1f, 1, 0, SOCF_RO },
    { EHCI_EXTENDED_CAPABILITIES_POINTER_EECPf, 8, 8, SOCF_LE|SOCF_RO },
    { ISOCHRONOUS_SCHEDULING_THRESHOLDf, 4, 4, SOCF_LE|SOCF_RO },
    { PROGRAMMABLE_FRAME_LIST_FLAGf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCDONEHEADr_fields[] = {
    { DHf, 28, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCDONEHEAD_BCM53400_A0r_fields[] = {
    { DHf, 28, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCFMINTERVALr_fields[] = {
    { FIf, 14, 0, SOCF_LE },
    { FITf, 1, 31, 0 },
    { FSMPSf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCFMINTERVAL_BCM53400_A0r_fields[] = {
    { FIf, 14, 0, SOCF_LE },
    { FITf, 1, 31, 0 },
    { FSMPSf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCFMNUMBERr_fields[] = {
    { FNf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCFMNUMBER_BCM53400_A0r_fields[] = {
    { FNf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCFMREMAININGr_fields[] = {
    { FRf, 14, 0, SOCF_LE },
    { FRTf, 1, 31, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCFMREMAINING_BCM53400_A0r_fields[] = {
    { FRf, 14, 0, SOCF_LE },
    { FRTf, 1, 31, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCHCCAr_fields[] = {
    { HCCAf, 24, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCHCCA_BCM53400_A0r_fields[] = {
    { HCCAf, 24, 8, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCINTERRUPTDISABLEr_fields[] = {
    { FNOf, 1, 5, 0 },
    { MIEf, 1, 31, 0 },
    { OCf, 1, 30, 0 },
    { RDf, 1, 3, 0 },
    { RHSCf, 1, 6, 0 },
    { SFf, 1, 2, 0 },
    { SOf, 1, 0, 0 },
    { UEf, 1, 4, 0 },
    { WDHf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCINTERRUPTDISABLE_BCM53400_A0r_fields[] = {
    { FNOf, 1, 5, 0 },
    { MIEf, 1, 31, 0 },
    { OCf, 1, 30, 0 },
    { RDf, 1, 3, 0 },
    { RHSCf, 1, 6, 0 },
    { SFf, 1, 2, 0 },
    { SOf, 1, 0, 0 },
    { UEf, 1, 4, 0 },
    { WDHf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCINTERRUPTSTATUSr_fields[] = {
    { FNOf, 1, 5, 0 },
    { OCf, 1, 30, 0 },
    { RDf, 1, 3, 0 },
    { RHSCf, 1, 6, 0 },
    { SFf, 1, 2, 0 },
    { SOf, 1, 0, 0 },
    { UEf, 1, 4, 0 },
    { WDHf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCINTERRUPTSTATUS_BCM53400_A0r_fields[] = {
    { FNOf, 1, 5, 0 },
    { OCf, 1, 30, 0 },
    { RDf, 1, 3, 0 },
    { RHSCf, 1, 6, 0 },
    { SFf, 1, 2, 0 },
    { SOf, 1, 0, 0 },
    { UEf, 1, 4, 0 },
    { WDHf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCLSTHRESHOLDr_fields[] = {
    { LSTf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCLSTHRESHOLD_BCM53400_A0r_fields[] = {
    { LSTf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCPERIODCURRENTEDr_fields[] = {
    { PCEDf, 28, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCPERIODCURRENTED_BCM53400_A0r_fields[] = {
    { PCEDf, 28, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCPERIODICSTARTr_fields[] = {
    { PSf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCPERIODICSTART_BCM53400_A0r_fields[] = {
    { PSf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCREVISIONr_fields[] = {
    { REVf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCREVISION_BCM53400_A0r_fields[] = {
    { REVf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCRHDESCRIPTORAr_fields[] = {
    { DTf, 1, 10, SOCF_RO },
    { NDPf, 8, 0, SOCF_LE|SOCF_RO },
    { NOCPf, 1, 12, 0 },
    { NPSf, 1, 9, 0 },
    { OCPMf, 1, 11, 0 },
    { POTPGTf, 8, 24, SOCF_LE },
    { PSMf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCRHDESCRIPTORA_BCM53400_A0r_fields[] = {
    { DTf, 1, 10, SOCF_RO },
    { NDPf, 8, 0, SOCF_LE|SOCF_RO },
    { NOCPf, 1, 12, 0 },
    { NPSf, 1, 9, 0 },
    { OCPMf, 1, 11, 0 },
    { POTPGTf, 8, 24, SOCF_LE },
    { PSMf, 1, 8, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCRHDESCRIPTORBr_fields[] = {
    { DRf, 2, 1, SOCF_LE },
    { PPCMf, 2, 17, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCRHDESCRIPTORB_BCM53400_A0r_fields[] = {
    { DRf, 2, 1, SOCF_LE },
    { PPCMf, 2, 17, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCRHPORT00r_fields[] = {
    { CCSf, 1, 0, 0 },
    { CSCf, 1, 16, 0 },
    { LSDAf, 1, 9, 0 },
    { OCICf, 1, 19, 0 },
    { PESf, 1, 1, 0 },
    { PESCf, 1, 17, 0 },
    { POCIf, 1, 3, 0 },
    { PPSf, 1, 8, 0 },
    { PRSf, 1, 4, 0 },
    { PRSCf, 1, 20, 0 },
    { PSSf, 1, 2, 0 },
    { PSSCf, 1, 18, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCRHPORT00_BCM53400_A0r_fields[] = {
    { CCSf, 1, 0, 0 },
    { CSCf, 1, 16, 0 },
    { LSDAf, 1, 9, 0 },
    { OCICf, 1, 19, 0 },
    { PESf, 1, 1, 0 },
    { PESCf, 1, 17, 0 },
    { POCIf, 1, 3, 0 },
    { PPSf, 1, 8, 0 },
    { PRSf, 1, 4, 0 },
    { PRSCf, 1, 20, 0 },
    { PSSf, 1, 2, 0 },
    { PSSCf, 1, 18, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCRHSTATUSr_fields[] = {
    { CRWEf, 1, 31, 0 },
    { DRWEf, 1, 15, 0 },
    { LPSf, 1, 0, 0 },
    { LPSCf, 1, 16, 0 },
    { OCIf, 1, 1, SOCF_RO },
    { OCICf, 1, 17, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCRHSTATUS_BCM53400_A0r_fields[] = {
    { CRWEf, 1, 31, 0 },
    { DRWEf, 1, 15, 0 },
    { LPSf, 1, 0, 0 },
    { LPSCf, 1, 16, 0 },
    { OCIf, 1, 1, SOCF_RO },
    { OCICf, 1, 17, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_HCSPARAMSr_fields[] = {
    { DPNf, 4, 20, SOCF_LE|SOCF_RO },
    { N_CCf, 4, 12, SOCF_LE|SOCF_RO },
    { N_PCCf, 4, 8, SOCF_LE|SOCF_RO },
    { N_PORTSf, 4, 0, SOCF_LE|SOCF_RO },
    { PPCf, 1, 4, SOCF_RO },
    { PRRf, 1, 7, SOCF_RO },
    { P_INDICATORf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_HCSPARAMS_BCM53400_A0r_fields[] = {
    { DPNf, 4, 20, SOCF_LE|SOCF_RO },
    { N_CCf, 4, 12, SOCF_LE|SOCF_RO },
    { N_PCCf, 4, 8, SOCF_LE|SOCF_RO },
    { N_PORTSf, 4, 0, SOCF_LE|SOCF_RO },
    { PPCf, 1, 4, SOCF_RO },
    { PRRf, 1, 7, SOCF_RO },
    { P_INDICATORf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG00r_fields[] = {
    { MICROFRAME_BASE_VALUEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG01r_fields[] = {
    { IN_THRESHOLDf, 16, 0, SOCF_LE },
    { OUT_THRESHOLDf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG02r_fields[] = {
    { PACKET_BUFFER_DEPTHf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG03r_fields[] = {
    { BRK_MEM_TXFERf, 1, 0, 0 },
    { PERI_FRM_LIST_FETCHf, 1, 9, 0 },
    { TIME_AVAILABLE_OFFSETf, 8, 1, SOCF_LE },
    { TX_TX_TURNAROUND_ADDONf, 3, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG04r_fields[] = {
    { EN_AUTO_FEATUREf, 1, 5, 0 },
    { EN_RW_HCCPARAMSf, 1, 0, 0 },
    { EN_RW_HCCPARAMS_PARTf, 1, 1, 0 },
    { NAK_RELOAD_FIX_ENf, 1, 4, 0 },
    { REDUCE_PORT_ENUM_TIMEf, 1, 2, 0 },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG05r_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { VBUSYf, 1, 17, SOCF_RO },
    { VCTRLf, 4, 8, SOCF_LE },
    { VCTRLLOADMf, 1, 12, 0 },
    { VPORTf, 4, 13, SOCF_LE },
    { VSTSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG06r_fields[] = {
    { AHB_ERR_CAPTUREf, 1, 31, 0 },
    { HBURSTf, 3, 9, SOCF_LE|SOCF_RO },
    { NO_COMPL_BEATSf, 4, 0, SOCF_LE|SOCF_RO },
    { NO_EXP_BEATSf, 5, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG07r_fields[] = {
    { AHB_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_B0)
soc_field_info_t soc_USBH_INSNREG08r_fields[] = {
    { HSIC_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG00_BCM53400_A0r_fields[] = {
    { MICROFRAME_BASE_VALUEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG01_BCM53400_A0r_fields[] = {
    { IN_THRESHOLDf, 16, 0, SOCF_LE },
    { OUT_THRESHOLDf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG02_BCM53400_A0r_fields[] = {
    { PACKET_BUFFER_DEPTHf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG03_BCM53400_A0r_fields[] = {
    { BRK_MEM_TXFERf, 1, 0, 0 },
    { EN_256_CLK_CHKf, 1, 14, 0 },
    { EN_L1_SLEEP_ULPIf, 1, 15, 0 },
    { IGN_LINEST_TESTSE0_NAKf, 1, 13, 0 },
    { PERI_FRM_LIST_FETCHf, 1, 9, 0 },
    { TIME_AVAILABLE_OFFSETf, 8, 1, SOCF_LE },
    { TX_TX_TURNAROUND_ADDONf, 3, 10, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG04_BCM53400_A0r_fields[] = {
    { DEBUGf, 3, 6, SOCF_LE },
    { EN_AUTO_FEATUREf, 1, 5, 0 },
    { EN_RW_HCCPARAMSf, 1, 0, 0 },
    { EN_RW_HCCPARAMS_PARTf, 1, 1, 0 },
    { NAK_RELOAD_FIX_ENf, 1, 4, 0 },
    { REDUCE_PORT_ENUM_TIMEf, 1, 2, 0 },
    { RESERVEDf, 1, 3, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG05_BCM53400_A0r_fields[] = {
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { VBUSYf, 1, 17, SOCF_RO },
    { VCTRLf, 4, 8, SOCF_LE },
    { VCTRLLOADMf, 1, 12, 0 },
    { VPORTf, 4, 13, SOCF_LE },
    { VSTSf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG06_BCM53400_A0r_fields[] = {
    { AHB_ERR_CAPTUREf, 1, 31, 0 },
    { HBURSTf, 3, 9, SOCF_LE|SOCF_RO },
    { NO_COMPL_BEATSf, 4, 0, SOCF_LE|SOCF_RO },
    { NO_EXP_BEATSf, 5, 4, SOCF_LE|SOCF_RO },
    { RESERVEDf, 19, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG07_BCM53400_A0r_fields[] = {
    { AHB_ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INSNREG08_BCM53400_A0r_fields[] = {
    { HSIC_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_INTR_CONTROLr_fields[] = {
    { OHCI_RMTWKP_ENf, 1, 0, 0 },
    { OHCI_SMI_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_MDIO_CTRLr_fields[] = {
    { MDIO_IDf, 5, 1, SOCF_LE },
    { MDIO_MEM_SELf, 1, 0, 0 },
    { MDIO_RD_STARTf, 1, 7, 0 },
    { MDIO_REG_ADDRf, 5, 8, SOCF_LE },
    { MDIO_WR_DATAf, 16, 13, SOCF_LE },
    { MDIO_WR_STARTf, 1, 6, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_MDIO_RDDATr_fields[] = {
    { MDIOTOREGf, 16, 0, SOCF_LE|SOCF_RO },
    { MDIO_RDATA_DONEf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_OHCI_CCS_STSr_fields[] = {
    { SS_POWER_STATEf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_OHCI_EHCI_STRAPr_fields[] = {
    { OHCI_APP_PORT_OVRCUR_POLARITYf, 1, 11, 0 },
    { OHCI_CNT_SELf, 1, 10, 0 },
    { SS_AUTOPPD_ON_OVERCUR_ENf, 1, 7, 0 },
    { SS_NEXT_POWER_STATEf, 2, 2, SOCF_LE },
    { SS_NXT_POWER_STATE_VALIDf, 1, 5, 0 },
    { SS_POWER_STATEf, 2, 0, SOCF_LE },
    { SS_POWER_STATE_VALIDf, 1, 4, 0 },
    { SS_RESUME_UTMI_PLS_DISf, 1, 9, 0 },
    { SS_SIMULATION_MODEf, 1, 6, 0 },
    { SS_UTMI_BACKWARD_ENf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_OHCI_PWR_STSr_fields[] = {
    { OHCI_PWR_STSf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_PERIODICLISTBASEr_fields[] = {
    { BASE_ADDRESS_LOWf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_PERIODICLISTBASE_BCM53400_A0r_fields[] = {
    { BASE_ADDRESS_LOWf, 20, 12, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_PHY_CTRL_P0r_fields[] = {
    { CORE_RESETf, 1, 8, 0 },
    { PHY_HARD_RESETf, 1, 9, 0 },
    { PHY_PLL_POWER_DOWNf, 2, 0, SOCF_LE },
    { PHY_SOFT_RESETf, 2, 6, SOCF_LE },
    { PHY_TEST_PORT_POWER_DOWNf, 2, 4, SOCF_LE },
    { PHY_TEST_PORT_UTMI_POWER_DOWNf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_PHY_CTRL_P0_BCM53400_A0r_fields[] = {
    { CORE_RESETf, 1, 8, 0 },
    { PHY_HARD_RESETf, 1, 9, 0 },
    { PHY_PLL_POWER_DOWNf, 2, 0, SOCF_LE },
    { PHY_SOFT_RESETf, 2, 6, SOCF_LE },
    { PHY_TEST_PORT_POWER_DOWNf, 2, 4, SOCF_LE },
    { PHY_TEST_PORT_UTMI_POWER_DOWNf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_PORTSC_0r_fields[] = {
    { CONNECT_STATUS_CHANGEf, 1, 1, 0 },
    { CURRENT_CONNECT_STATUSf, 1, 0, SOCF_RO },
    { FORCE_PORT_RESUMEf, 1, 6, 0 },
    { LINE_STATUSf, 2, 10, SOCF_LE|SOCF_RO },
    { OVER_CURRENT_ACTIVEf, 1, 4, SOCF_RO },
    { OVER_CURRENT_CHANGEf, 1, 5, 0 },
    { PORT_ENABLED_DISABLEDf, 1, 2, 0 },
    { PORT_ENABLE_DISABLE_CHANGEf, 1, 3, 0 },
    { PORT_INDICATOR_CONTROLf, 2, 14, SOCF_LE },
    { PORT_OWNERf, 1, 13, 0 },
    { PORT_POWER_PPf, 1, 12, 0 },
    { PORT_RESETf, 1, 8, 0 },
    { PORT_TEST_CONTROLf, 4, 16, SOCF_LE },
    { SUSPENDf, 1, 7, 0 },
    { WAKE_ON_CONNECT_ENABLE_WKCNNT_Ef, 1, 20, 0 },
    { WAKE_ON_DISCONNECT_ENABLE_WKDSCNNT_Ef, 1, 21, 0 },
    { WAKE_ON_OVER_CURRENT_ENABLE_WKOC_Ef, 1, 22, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_PORTSC_0_BCM53400_A0r_fields[] = {
    { CONNECT_STATUS_CHANGEf, 1, 1, 0 },
    { CURRENT_CONNECT_STATUSf, 1, 0, SOCF_RO },
    { FORCE_PORT_RESUMEf, 1, 6, 0 },
    { LINE_STATUSf, 2, 10, SOCF_LE|SOCF_RO },
    { OVER_CURRENT_ACTIVEf, 1, 4, SOCF_RO },
    { OVER_CURRENT_CHANGEf, 1, 5, 0 },
    { PORT_ENABLED_DISABLEDf, 1, 2, 0 },
    { PORT_ENABLE_DISABLE_CHANGEf, 1, 3, 0 },
    { PORT_INDICATOR_CONTROLf, 2, 14, SOCF_LE },
    { PORT_OWNERf, 1, 13, 0 },
    { PORT_POWER_PPf, 1, 12, 0 },
    { PORT_RESETf, 1, 8, 0 },
    { PORT_TEST_CONTROLf, 4, 16, SOCF_LE },
    { SUSPENDf, 1, 7, 0 },
    { WAKE_ON_CONNECT_ENABLE_WKCNNT_Ef, 1, 20, 0 },
    { WAKE_ON_DISCONNECT_ENABLE_WKDSCNNT_Ef, 1, 21, 0 },
    { WAKE_ON_OVER_CURRENT_ENABLE_WKOC_Ef, 1, 22, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_SB_ADDRHIr_fields[] = {
    { SBADDRHIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_SHIM_CTRLr_fields[] = {
    { OVERCURRENT_POLARITYf, 1, 10, 0 },
    { PORT_POWER_POLARITYf, 1, 11, 0 },
    { PREFETCH_BURST_SIZEf, 4, 0, SOCF_LE },
    { SHIM_ERROR_INTERRUPT_ENABLEf, 1, 9, 0 },
    { TIMEOUT_COUNTER_ENABLEf, 1, 8, 0 },
    { WRITE_BURST_SIZEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_SHIM_CTRL_BCM53400_A0r_fields[] = {
    { OVERCURRENT_POLARITYf, 1, 10, 0 },
    { PORT_POWER_POLARITYf, 1, 11, 0 },
    { PREFETCH_BURST_SIZEf, 4, 0, SOCF_LE },
    { SHIM_ERROR_INTERRUPT_ENABLEf, 1, 9, 0 },
    { TIMEOUT_COUNTER_ENABLEf, 1, 8, 0 },
    { WRITE_BURST_SIZEf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_SHIM_MASTER_STATUSr_fields[] = {
    { MASTER_STATEf, 4, 3, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 2, SOCF_RES },
    { RESP_ERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_SHIM_MASTER_STATUS_BCM53400_A0r_fields[] = {
    { MASTER_STATEf, 4, 3, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 2, SOCF_RES },
    { RESP_ERRORf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_SHIM_SLAVE_STATUSr_fields[] = {
    { EHCI_APB_ERRf, 1, 0, 0 },
    { OHCI_APB_ERRf, 1, 1, 0 },
    { SLAVE_STATEf, 4, 3, SOCF_LE|SOCF_RO },
    { TIMEOUTf, 1, 2, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_SHIM_SLAVE_STATUS_BCM53400_A0r_fields[] = {
    { EHCI_APB_ERRf, 1, 0, 0 },
    { OHCI_APB_ERRf, 1, 1, 0 },
    { SLAVE_STATEf, 4, 3, SOCF_LE|SOCF_RO },
    { TIMEOUTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_TP_CTLr_fields[] = {
    { TP_IN_I_7_0f, 8, 24, SOCF_LE|SOCF_RO },
    { TP_MUX_SEL_If, 5, 0, SOCF_LE },
    { TP_PHY_SEL_If, 4, 16, SOCF_LE|SOCF_RO },
    { TP_PORT_SEL_If, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_TP_CTL_BCM53400_A0r_fields[] = {
    { TP_IN_I_7_0f, 8, 24, SOCF_LE|SOCF_RO },
    { TP_MUX_SEL_If, 5, 0, SOCF_LE },
    { TP_PHY_SEL_If, 4, 16, SOCF_LE|SOCF_RO },
    { TP_PORT_SEL_If, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_TP_OUTP0r_fields[] = {
    { TP_OUTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_TP_OUTP0_BCM53400_A0r_fields[] = {
    { TP_OUTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_USB2H_STDCELL_SRAM_PARAMr_fields[] = {
    { SRAM_TMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_USBCMDr_fields[] = {
    { ASYNCHRONOUS_SCHEDULE_ENABLEf, 1, 5, 0 },
    { ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNTf, 2, 8, SOCF_LE },
    { ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLEf, 1, 11, 0 },
    { FRAME_LIST_SIZEf, 2, 2, SOCF_LE },
    { HOST_CONTROLLER_RESET_HCRESETf, 1, 1, 0 },
    { INTERRUPT_ON_ASYNC_ADVANCE_DOORBELLf, 1, 6, 0 },
    { INTERRUPT_THRESHOLD_CONTROLf, 8, 16, SOCF_LE },
    { LIGHT_HOST_CONTROLLER_RESETf, 1, 7, 0 },
    { PERIODIC_SCHEDULE_ENABLEf, 1, 4, 0 },
    { RUN_STOP_RSf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_USBCMD_BCM53400_A0r_fields[] = {
    { ASYNCHRONOUS_SCHEDULE_ENABLEf, 1, 5, 0 },
    { ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNTf, 2, 8, SOCF_LE },
    { ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLEf, 1, 11, 0 },
    { FRAME_LIST_SIZEf, 2, 2, SOCF_LE },
    { HOST_CONTROLLER_RESET_HCRESETf, 1, 1, 0 },
    { INTERRUPT_ON_ASYNC_ADVANCE_DOORBELLf, 1, 6, 0 },
    { INTERRUPT_THRESHOLD_CONTROLf, 8, 16, SOCF_LE },
    { LIGHT_HOST_CONTROLLER_RESETf, 1, 7, 0 },
    { PERIODIC_SCHEDULE_ENABLEf, 1, 4, 0 },
    { RUN_STOP_RSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_USBINTRr_fields[] = {
    { FRAME_LIST_ROLLOVER_ENABLEf, 1, 3, 0 },
    { HOST_SYSTEM_ERROR_ENABLEf, 1, 4, 0 },
    { INTERRUPT_ON_ASYNC_ADVANCE_ENABLEf, 1, 5, 0 },
    { PORT_CHANGE_INTERRUPT_ENABLEf, 1, 2, 0 },
    { USB_ERROR_INTERRUPT_ENABLEf, 1, 1, 0 },
    { USB_INTERRUPT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_USBINTR_BCM53400_A0r_fields[] = {
    { FRAME_LIST_ROLLOVER_ENABLEf, 1, 3, 0 },
    { HOST_SYSTEM_ERROR_ENABLEf, 1, 4, 0 },
    { INTERRUPT_ON_ASYNC_ADVANCE_ENABLEf, 1, 5, 0 },
    { PORT_CHANGE_INTERRUPT_ENABLEf, 1, 2, 0 },
    { USB_ERROR_INTERRUPT_ENABLEf, 1, 1, 0 },
    { USB_INTERRUPT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_USBSTSr_fields[] = {
    { ASYNCHRONOUS_SCHEDULE_STATUSf, 1, 15, SOCF_RO },
    { FRAME_LIST_ROLLOVERf, 1, 3, 0 },
    { HCHALTEDf, 1, 12, SOCF_RO },
    { HOST_SYSTEM_ERRORf, 1, 4, 0 },
    { INTERRUPT_ON_ASYNC_ADVANCEf, 1, 5, 0 },
    { PERIODIC_SCHEDULE_STATUSf, 1, 14, SOCF_RO },
    { PORT_CHANGE_DETECTf, 1, 2, 0 },
    { RECLAMATIONf, 1, 13, SOCF_RO },
    { USB_ERROR_INTERRUPT_USBERRINTf, 1, 1, 0 },
    { USB_INTERRUPT_USBINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_USBSTS_BCM53400_A0r_fields[] = {
    { ASYNCHRONOUS_SCHEDULE_STATUSf, 1, 15, SOCF_RO },
    { FRAME_LIST_ROLLOVERf, 1, 3, 0 },
    { HCHALTEDf, 1, 12, SOCF_RO },
    { HOST_SYSTEM_ERRORf, 1, 4, 0 },
    { INTERRUPT_ON_ASYNC_ADVANCEf, 1, 5, 0 },
    { PERIODIC_SCHEDULE_STATUSf, 1, 14, SOCF_RO },
    { PORT_CHANGE_DETECTf, 1, 2, 0 },
    { RECLAMATIONf, 1, 13, SOCF_RO },
    { USB_ERROR_INTERRUPT_USBERRINTf, 1, 1, 0 },
    { USB_INTERRUPT_USBINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_USBH_UTMI_P0CTLr_fields[] = {
    { AFE_NON_DRIVINGf, 1, 0, 0 },
    { BC10_ACTIVE_DMPULLUPf, 1, 10, 0 },
    { BC10_ACTIVE_DPPULLUPf, 1, 9, 0 },
    { BC10_DMPULLDOWNf, 1, 5, 0 },
    { BC10_DPPULLDOWNf, 1, 4, 0 },
    { BC10_IDLE_DMPULLDOWNf, 1, 7, 0 },
    { BC10_IDLE_DPPULLDOWNf, 1, 6, 0 },
    { DFE_LOOPBACKf, 1, 11, 0 },
    { PHY_DISCONNETf, 1, 8, 0 },
    { PHY_MODEf, 2, 2, SOCF_LE },
    { RX_SYNC_DETECT_LENGTHf, 3, 12, SOCF_LE },
    { SOFT_RESETBf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_USBH_UTMI_P0CTL_BCM53400_A0r_fields[] = {
    { AFE_NON_DRIVINGf, 1, 0, 0 },
    { BC10_ACTIVE_DMPULLUPf, 1, 10, 0 },
    { BC10_DMPULLDOWNf, 1, 5, 0 },
    { BC10_DPPULLDOWNf, 1, 4, 0 },
    { BC10_IDLE_DMPULLDOWNf, 1, 7, 0 },
    { BC10_IDLE_DPPULLDOWNf, 1, 6, 0 },
    { CDR_CLK_POLf, 1, 9, 0 },
    { DFE_POWERUP_FSMf, 1, 11, 0 },
    { PHY_MODEf, 2, 2, SOCF_LE },
    { REF_CLK_DIVIDERf, 1, 8, 0 },
    { RX_SYNC_DETECT_LENGTHf, 3, 12, SOCF_LE },
    { SOFT_RESETBf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_USCHTHDP0_0r_fields[] = {
    { AVAILUSCBUFSf, 9, 48, SOCF_LE },
    { AVAILUSCDESCf, 9, 32, SOCF_LE },
    { TOTALUSCPKTSf, 9, 16, SOCF_LE },
    { TOTALUSCWRDSf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_USCHTHDP0_1r_fields[] = {
    { TOTALUSCBUFSf, 9, 0, SOCF_LE },
    { UCHQUEUEWRDSTYPE0f, 9, 16, SOCF_LE },
    { UCHQUEUEWRDSTYPE1f, 9, 32, SOCF_LE },
    { UCHQUEUEWRDSTYPE2f, 9, 48, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_USCHTHDP0_2r_fields[] = {
    { UCHQUEUEPKTSTYPE0f, 9, 16, SOCF_LE },
    { UCHQUEUEPKTSTYPE1f, 9, 32, SOCF_LE },
    { UCHQUEUEPKTSTYPE2f, 9, 48, SOCF_LE },
    { UCHQUEUEWRDSTYPE3f, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_USCHTHDP0_3r_fields[] = {
    { UCHQUEUEPKTSTYPE3f, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_UCFIFOm_fields[] = {
    { UCFIFOf, 543, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_UDF_CONDITIONAL_CHECK_TABLE_CAMm_fields[] = {
    { FIELD_1_DATAf, 32, 1, SOCF_LE | SOCF_GLOBAL },
    { FIELD_1_MASKf, 32, 65, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_DATAf, 32, 33, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_MASKf, 32, 97, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 64, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 64, 65, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UDF_CONDITIONAL_CHECK_TABLE_CAM_BCM56450_A0m_fields[] = {
    { FIELD_1_DATAf, 32, 1, SOCF_LE | SOCF_GLOBAL },
    { FIELD_1_MASKf, 32, 65, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_DATAf, 32, 33, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_MASKf, 32, 97, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 64, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 64, 65, SOCF_LE | SOCF_GLOBAL },
    { UDF0_DATAf, 32, 1, SOCF_LE | SOCF_GLOBAL },
    { UDF0_MASKf, 32, 65, SOCF_LE | SOCF_GLOBAL },
    { UDF1_DATAf, 32, 33, SOCF_LE | SOCF_GLOBAL },
    { UDF1_MASKf, 32, 97, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_UDF_CONDITIONAL_CHECK_TABLE_RAMm_fields[] = {
    { FIELD_1_MASKf, 16, 4, SOCF_LE | SOCF_GLOBAL },
    { FIELD_1_OFFSETf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_MASKf, 16, 24, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_OFFSETf, 4, 20, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_UDF_CONDITIONAL_CHECK_TABLE_RAM_BCM56450_A0m_fields[] = {
    { FIELD_1_MASKf, 16, 4, SOCF_LE | SOCF_GLOBAL },
    { FIELD_1_OFFSETf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_MASKf, 16, 24, SOCF_LE | SOCF_GLOBAL },
    { FIELD_2_OFFSETf, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { MASK0f, 16, 4, SOCF_LE | SOCF_GLOBAL },
    { MASK1f, 16, 24, SOCF_LE | SOCF_GLOBAL },
    { OFFSET0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { OFFSET1f, 4, 20, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_UDF_OFFSETm_fields[] = {
    { BASE_OFFSET0f, 4, 4, SOCF_LE | SOCF_GLOBAL },
    { BASE_OFFSET1f, 4, 12, SOCF_LE | SOCF_GLOBAL },
    { BASE_OFFSET2f, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { BASE_OFFSET3f, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { BASE_OFFSET4f, 4, 36, SOCF_LE | SOCF_GLOBAL },
    { BASE_OFFSET5f, 4, 44, SOCF_LE | SOCF_GLOBAL },
    { BASE_OFFSET6f, 4, 52, SOCF_LE | SOCF_GLOBAL },
    { BASE_OFFSET7f, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 76, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 76, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE1f, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE2f, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE3f, 4, 24, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE4f, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE5f, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE6f, 4, 48, SOCF_LE | SOCF_GLOBAL },
    { OFFSET_VALUE7f, 4, 56, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 83, 0 | SOCF_GLOBAL },
    { PORT_FIELD_SEL_INDEX0f, 6, 64, SOCF_LE | SOCF_GLOBAL },
    { PORT_FIELD_SEL_INDEX1f, 6, 70, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_UFLOW_Am_fields[] = {
    { AGED_INDICATORf, 1, 14, 0 | SOCF_GLOBAL },
    { DEST_PORT_OFFSETf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 16, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 16, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 21, 0 | SOCF_GLOBAL },
    { PHASEf, 1, 15, 0 | SOCF_GLOBAL },
    { TIMERf, 10, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_UNKNOWNDAACTIONPROFILESm_fields[] = {
    { CPUTRAPCODELSBf, 3, 5, SOCF_LE | SOCF_GLOBAL },
    { FWDf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { SNPf, 2, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

