// Seed: 1652463671
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_1 = id_11 & 1 & 1;
  end
  assign module_1.id_0 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4,
    output tri1 id_5,
    output logic id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri id_9,
    output supply0 id_10,
    input tri id_11,
    input wire id_12,
    output wand id_13,
    input logic id_14,
    input uwire id_15,
    output wor id_16,
    output wor id_17,
    input uwire id_18,
    output uwire id_19,
    input tri module_1,
    input wand id_21,
    input wire id_22,
    input wor id_23,
    input supply0 id_24,
    input supply1 id_25,
    input wand id_26,
    input supply1 id_27
);
  id_29(
      .id_0(1'b0),
      .id_1(id_1 == 1),
      .id_2(1 - 1),
      .id_3(id_19 == 1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1'b0 - id_26 / 1),
      .id_8(id_0),
      .id_9(1'b0),
      .id_10(id_25)
  );
  wire id_30;
  always @(1) begin : LABEL_0
    id_6 <= id_14;
  end
  module_0 modCall_1 (
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30
  );
endmodule
