// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/27/2021 10:42:44"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module register_ID_EX (
	clock,
	isEOR,
	wasJumpOut,
	isJump,
	isJR,
	isBranch,
	isR,
	isMFPC,
	isLW,
	isSW,
	isReadDigit,
	isPrintDigit,
	ALUFunc,
	R1Reg,
	R2Reg,
	immediate16,
	R1AD,
	R2AD,
	jumpShortAddr,
	clock_IDEX,
	isEOR_IDEX,
	wasJumpOut_IDEX,
	isJump_IDEX,
	isJR_IDEX,
	isBranch_IDEX,
	isR_IDEX,
	isMFPC_IDEX,
	isLW_IDEX,
	isSW_IDEX,
	isReadDigit_IDEX,
	isPrintDigit_IDEX,
	ALUFunc_IDEX,
	R1Reg_IDEX,
	R2Reg_IDEX,
	immediate16_IDEX,
	R1AD_IDEX,
	R2AD_IDEX,
	jumpShortAddr_IDEX);
input 	clock;
input 	isEOR;
input 	wasJumpOut;
input 	isJump;
input 	isJR;
input 	isBranch;
input 	isR;
input 	isMFPC;
input 	isLW;
input 	isSW;
input 	isReadDigit;
input 	isPrintDigit;
input 	[3:0] ALUFunc;
input 	[15:0] R1Reg;
input 	[15:0] R2Reg;
input 	[15:0] immediate16;
input 	[2:0] R1AD;
input 	[2:0] R2AD;
input 	[11:0] jumpShortAddr;
output 	clock_IDEX;
output 	isEOR_IDEX;
output 	wasJumpOut_IDEX;
output 	isJump_IDEX;
output 	isJR_IDEX;
output 	isBranch_IDEX;
output 	isR_IDEX;
output 	isMFPC_IDEX;
output 	isLW_IDEX;
output 	isSW_IDEX;
output 	isReadDigit_IDEX;
output 	isPrintDigit_IDEX;
output 	[3:0] ALUFunc_IDEX;
output 	[15:0] R1Reg_IDEX;
output 	[15:0] R2Reg_IDEX;
output 	[15:0] immediate16_IDEX;
output 	[2:0] R1AD_IDEX;
output 	[2:0] R2AD_IDEX;
output 	[11:0] jumpShortAddr_IDEX;

// Design Ports Information
// clock_IDEX	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isEOR_IDEX	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wasJumpOut_IDEX	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isJump_IDEX	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isJR_IDEX	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isBranch_IDEX	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isR_IDEX	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isMFPC_IDEX	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isLW_IDEX	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isSW_IDEX	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isReadDigit_IDEX	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isPrintDigit_IDEX	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUFunc_IDEX[0]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUFunc_IDEX[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUFunc_IDEX[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUFunc_IDEX[3]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[0]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[1]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[2]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[4]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[5]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[7]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[8]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[9]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[10]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[11]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[12]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[14]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1Reg_IDEX[15]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[0]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[3]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[4]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[5]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[7]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[8]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[9]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[10]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[12]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[13]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[14]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2Reg_IDEX[15]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[0]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[1]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[6]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[7]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[8]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[9]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[10]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[11]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[12]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[13]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[14]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// immediate16_IDEX[15]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1AD_IDEX[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1AD_IDEX[1]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1AD_IDEX[2]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2AD_IDEX[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2AD_IDEX[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2AD_IDEX[2]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[0]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[1]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[4]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[6]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[8]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[9]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[10]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// jumpShortAddr_IDEX[11]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isEOR	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wasJumpOut	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isJump	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isJR	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isBranch	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isR	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isMFPC	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isLW	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isSW	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isReadDigit	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// isPrintDigit	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUFunc[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUFunc[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUFunc[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ALUFunc[3]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[0]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[1]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[2]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[5]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[6]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[7]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[8]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[9]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[10]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[11]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[12]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[13]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[14]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1Reg[15]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[0]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[1]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[5]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[6]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[7]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[8]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[9]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[10]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[11]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[12]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[13]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[14]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2Reg[15]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[0]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[1]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[2]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[3]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[6]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[7]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[8]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[9]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[10]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[11]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[12]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[13]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[14]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// immediate16[15]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1AD[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1AD[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R1AD[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2AD[0]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2AD[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R2AD[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[0]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[1]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[2]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[3]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[5]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[6]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[7]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[8]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[9]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// jumpShortAddr[11]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~combout ;
wire \isEOR~combout ;
wire \isEOR_IDEX~0_combout ;
wire \wasJumpOut~combout ;
wire \wasJumpOut_IDEX~0_combout ;
wire \isJump~combout ;
wire \isJump_IDEX~0_combout ;
wire \isJR~combout ;
wire \isJR_IDEX~0_combout ;
wire \isBranch~combout ;
wire \isBranch_IDEX~0_combout ;
wire \isR~combout ;
wire \isR_IDEX~0_combout ;
wire \isMFPC~combout ;
wire \isMFPC_IDEX~0_combout ;
wire \isLW~combout ;
wire \isLW_IDEX~0_combout ;
wire \isSW~combout ;
wire \isSW_IDEX~0_combout ;
wire \isReadDigit~combout ;
wire \isReadDigit_IDEX~0_combout ;
wire \isPrintDigit~combout ;
wire \isPrintDigit_IDEX~0_combout ;
wire \ALUFunc_IDEX~0_combout ;
wire \ALUFunc_IDEX~1_combout ;
wire \ALUFunc_IDEX~2_combout ;
wire \ALUFunc_IDEX~3_combout ;
wire \R1Reg_IDEX~0_combout ;
wire \R1Reg_IDEX~1_combout ;
wire \R1Reg_IDEX~2_combout ;
wire \R1Reg_IDEX~3_combout ;
wire \R1Reg_IDEX~4_combout ;
wire \R1Reg_IDEX~5_combout ;
wire \R1Reg_IDEX~6_combout ;
wire \R1Reg_IDEX~7_combout ;
wire \R1Reg_IDEX~8_combout ;
wire \R1Reg_IDEX~9_combout ;
wire \R1Reg_IDEX~10_combout ;
wire \R1Reg_IDEX~11_combout ;
wire \R1Reg_IDEX~12_combout ;
wire \R1Reg_IDEX~13_combout ;
wire \R1Reg_IDEX~14_combout ;
wire \R1Reg_IDEX~15_combout ;
wire \R2Reg_IDEX~0_combout ;
wire \R2Reg_IDEX~1_combout ;
wire \R2Reg_IDEX~2_combout ;
wire \R2Reg_IDEX~3_combout ;
wire \R2Reg_IDEX~4_combout ;
wire \R2Reg_IDEX~5_combout ;
wire \R2Reg_IDEX~6_combout ;
wire \R2Reg_IDEX~7_combout ;
wire \R2Reg_IDEX~8_combout ;
wire \R2Reg_IDEX~9_combout ;
wire \R2Reg_IDEX~10_combout ;
wire \R2Reg_IDEX~11_combout ;
wire \R2Reg_IDEX~12_combout ;
wire \R2Reg_IDEX~13_combout ;
wire \R2Reg_IDEX~14_combout ;
wire \R2Reg_IDEX~15_combout ;
wire \immediate16_IDEX~0_combout ;
wire \immediate16_IDEX~1_combout ;
wire \immediate16_IDEX~2_combout ;
wire \immediate16_IDEX~3_combout ;
wire \immediate16_IDEX~4_combout ;
wire \immediate16_IDEX~5_combout ;
wire \immediate16_IDEX~6_combout ;
wire \immediate16_IDEX~7_combout ;
wire \immediate16_IDEX~8_combout ;
wire \immediate16_IDEX~9_combout ;
wire \immediate16_IDEX~10_combout ;
wire \immediate16_IDEX~11_combout ;
wire \immediate16_IDEX~12_combout ;
wire \immediate16_IDEX~13_combout ;
wire \immediate16_IDEX~14_combout ;
wire \immediate16_IDEX~15_combout ;
wire \R1AD_IDEX~0_combout ;
wire \R1AD_IDEX~1_combout ;
wire \R1AD_IDEX~2_combout ;
wire \R2AD_IDEX~0_combout ;
wire \R2AD_IDEX~1_combout ;
wire \R2AD_IDEX~2_combout ;
wire \jumpShortAddr_IDEX~0_combout ;
wire \jumpShortAddr_IDEX~1_combout ;
wire \jumpShortAddr_IDEX~2_combout ;
wire \jumpShortAddr_IDEX~3_combout ;
wire \jumpShortAddr_IDEX~4_combout ;
wire \jumpShortAddr_IDEX~5_combout ;
wire \jumpShortAddr_IDEX~6_combout ;
wire \jumpShortAddr_IDEX~7_combout ;
wire \jumpShortAddr_IDEX~8_combout ;
wire \jumpShortAddr_IDEX~9_combout ;
wire \jumpShortAddr_IDEX~10_combout ;
wire \jumpShortAddr_IDEX~11_combout ;
wire [11:0] \jumpShortAddr~combout ;
wire [15:0] \immediate16~combout ;
wire [15:0] \R2Reg~combout ;
wire [2:0] \R2AD~combout ;
wire [15:0] \R1Reg~combout ;
wire [2:0] \R1AD~combout ;
wire [3:0] \ALUFunc~combout ;


// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isEOR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isEOR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isEOR));
// synopsys translate_off
defparam \isEOR~I .input_async_reset = "none";
defparam \isEOR~I .input_power_up = "low";
defparam \isEOR~I .input_register_mode = "none";
defparam \isEOR~I .input_sync_reset = "none";
defparam \isEOR~I .oe_async_reset = "none";
defparam \isEOR~I .oe_power_up = "low";
defparam \isEOR~I .oe_register_mode = "none";
defparam \isEOR~I .oe_sync_reset = "none";
defparam \isEOR~I .operation_mode = "input";
defparam \isEOR~I .output_async_reset = "none";
defparam \isEOR~I .output_power_up = "low";
defparam \isEOR~I .output_register_mode = "none";
defparam \isEOR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N8
cycloneii_lcell_comb \isEOR_IDEX~0 (
// Equation(s):
// \isEOR_IDEX~0_combout  = (\clock~combout  & \isEOR~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\isEOR~combout ),
	.cin(gnd),
	.combout(\isEOR_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isEOR_IDEX~0 .lut_mask = 16'hF000;
defparam \isEOR_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wasJumpOut~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wasJumpOut~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wasJumpOut));
// synopsys translate_off
defparam \wasJumpOut~I .input_async_reset = "none";
defparam \wasJumpOut~I .input_power_up = "low";
defparam \wasJumpOut~I .input_register_mode = "none";
defparam \wasJumpOut~I .input_sync_reset = "none";
defparam \wasJumpOut~I .oe_async_reset = "none";
defparam \wasJumpOut~I .oe_power_up = "low";
defparam \wasJumpOut~I .oe_register_mode = "none";
defparam \wasJumpOut~I .oe_sync_reset = "none";
defparam \wasJumpOut~I .operation_mode = "input";
defparam \wasJumpOut~I .output_async_reset = "none";
defparam \wasJumpOut~I .output_power_up = "low";
defparam \wasJumpOut~I .output_register_mode = "none";
defparam \wasJumpOut~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneii_lcell_comb \wasJumpOut_IDEX~0 (
// Equation(s):
// \wasJumpOut_IDEX~0_combout  = (\clock~combout  & \wasJumpOut~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\wasJumpOut~combout ),
	.cin(gnd),
	.combout(\wasJumpOut_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \wasJumpOut_IDEX~0 .lut_mask = 16'hF000;
defparam \wasJumpOut_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isJump~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isJump~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isJump));
// synopsys translate_off
defparam \isJump~I .input_async_reset = "none";
defparam \isJump~I .input_power_up = "low";
defparam \isJump~I .input_register_mode = "none";
defparam \isJump~I .input_sync_reset = "none";
defparam \isJump~I .oe_async_reset = "none";
defparam \isJump~I .oe_power_up = "low";
defparam \isJump~I .oe_register_mode = "none";
defparam \isJump~I .oe_sync_reset = "none";
defparam \isJump~I .operation_mode = "input";
defparam \isJump~I .output_async_reset = "none";
defparam \isJump~I .output_power_up = "low";
defparam \isJump~I .output_register_mode = "none";
defparam \isJump~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N16
cycloneii_lcell_comb \isJump_IDEX~0 (
// Equation(s):
// \isJump_IDEX~0_combout  = (\isJump~combout  & \clock~combout )

	.dataa(vcc),
	.datab(\isJump~combout ),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isJump_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isJump_IDEX~0 .lut_mask = 16'hC0C0;
defparam \isJump_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isJR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isJR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isJR));
// synopsys translate_off
defparam \isJR~I .input_async_reset = "none";
defparam \isJR~I .input_power_up = "low";
defparam \isJR~I .input_register_mode = "none";
defparam \isJR~I .input_sync_reset = "none";
defparam \isJR~I .oe_async_reset = "none";
defparam \isJR~I .oe_power_up = "low";
defparam \isJR~I .oe_register_mode = "none";
defparam \isJR~I .oe_sync_reset = "none";
defparam \isJR~I .operation_mode = "input";
defparam \isJR~I .output_async_reset = "none";
defparam \isJR~I .output_power_up = "low";
defparam \isJR~I .output_register_mode = "none";
defparam \isJR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneii_lcell_comb \isJR_IDEX~0 (
// Equation(s):
// \isJR_IDEX~0_combout  = (\clock~combout  & \isJR~combout )

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\isJR~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isJR_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isJR_IDEX~0 .lut_mask = 16'hC0C0;
defparam \isJR_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isBranch~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isBranch~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isBranch));
// synopsys translate_off
defparam \isBranch~I .input_async_reset = "none";
defparam \isBranch~I .input_power_up = "low";
defparam \isBranch~I .input_register_mode = "none";
defparam \isBranch~I .input_sync_reset = "none";
defparam \isBranch~I .oe_async_reset = "none";
defparam \isBranch~I .oe_power_up = "low";
defparam \isBranch~I .oe_register_mode = "none";
defparam \isBranch~I .oe_sync_reset = "none";
defparam \isBranch~I .operation_mode = "input";
defparam \isBranch~I .output_async_reset = "none";
defparam \isBranch~I .output_power_up = "low";
defparam \isBranch~I .output_register_mode = "none";
defparam \isBranch~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneii_lcell_comb \isBranch_IDEX~0 (
// Equation(s):
// \isBranch_IDEX~0_combout  = (\isBranch~combout  & \clock~combout )

	.dataa(vcc),
	.datab(\isBranch~combout ),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isBranch_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isBranch_IDEX~0 .lut_mask = 16'hC0C0;
defparam \isBranch_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isR));
// synopsys translate_off
defparam \isR~I .input_async_reset = "none";
defparam \isR~I .input_power_up = "low";
defparam \isR~I .input_register_mode = "none";
defparam \isR~I .input_sync_reset = "none";
defparam \isR~I .oe_async_reset = "none";
defparam \isR~I .oe_power_up = "low";
defparam \isR~I .oe_register_mode = "none";
defparam \isR~I .oe_sync_reset = "none";
defparam \isR~I .operation_mode = "input";
defparam \isR~I .output_async_reset = "none";
defparam \isR~I .output_power_up = "low";
defparam \isR~I .output_register_mode = "none";
defparam \isR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N24
cycloneii_lcell_comb \isR_IDEX~0 (
// Equation(s):
// \isR_IDEX~0_combout  = (\isR~combout  & \clock~combout )

	.dataa(\isR~combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isR_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isR_IDEX~0 .lut_mask = 16'hA0A0;
defparam \isR_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isMFPC~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isMFPC~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isMFPC));
// synopsys translate_off
defparam \isMFPC~I .input_async_reset = "none";
defparam \isMFPC~I .input_power_up = "low";
defparam \isMFPC~I .input_register_mode = "none";
defparam \isMFPC~I .input_sync_reset = "none";
defparam \isMFPC~I .oe_async_reset = "none";
defparam \isMFPC~I .oe_power_up = "low";
defparam \isMFPC~I .oe_register_mode = "none";
defparam \isMFPC~I .oe_sync_reset = "none";
defparam \isMFPC~I .operation_mode = "input";
defparam \isMFPC~I .output_async_reset = "none";
defparam \isMFPC~I .output_power_up = "low";
defparam \isMFPC~I .output_register_mode = "none";
defparam \isMFPC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N26
cycloneii_lcell_comb \isMFPC_IDEX~0 (
// Equation(s):
// \isMFPC_IDEX~0_combout  = (\isMFPC~combout  & \clock~combout )

	.dataa(\isMFPC~combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isMFPC_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isMFPC_IDEX~0 .lut_mask = 16'hA0A0;
defparam \isMFPC_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isLW~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isLW~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isLW));
// synopsys translate_off
defparam \isLW~I .input_async_reset = "none";
defparam \isLW~I .input_power_up = "low";
defparam \isLW~I .input_register_mode = "none";
defparam \isLW~I .input_sync_reset = "none";
defparam \isLW~I .oe_async_reset = "none";
defparam \isLW~I .oe_power_up = "low";
defparam \isLW~I .oe_register_mode = "none";
defparam \isLW~I .oe_sync_reset = "none";
defparam \isLW~I .operation_mode = "input";
defparam \isLW~I .output_async_reset = "none";
defparam \isLW~I .output_power_up = "low";
defparam \isLW~I .output_register_mode = "none";
defparam \isLW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N8
cycloneii_lcell_comb \isLW_IDEX~0 (
// Equation(s):
// \isLW_IDEX~0_combout  = (\isLW~combout  & \clock~combout )

	.dataa(\isLW~combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isLW_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isLW_IDEX~0 .lut_mask = 16'hA0A0;
defparam \isLW_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isSW~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isSW~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isSW));
// synopsys translate_off
defparam \isSW~I .input_async_reset = "none";
defparam \isSW~I .input_power_up = "low";
defparam \isSW~I .input_register_mode = "none";
defparam \isSW~I .input_sync_reset = "none";
defparam \isSW~I .oe_async_reset = "none";
defparam \isSW~I .oe_power_up = "low";
defparam \isSW~I .oe_register_mode = "none";
defparam \isSW~I .oe_sync_reset = "none";
defparam \isSW~I .operation_mode = "input";
defparam \isSW~I .output_async_reset = "none";
defparam \isSW~I .output_power_up = "low";
defparam \isSW~I .output_register_mode = "none";
defparam \isSW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneii_lcell_comb \isSW_IDEX~0 (
// Equation(s):
// \isSW_IDEX~0_combout  = (\isSW~combout  & \clock~combout )

	.dataa(vcc),
	.datab(\isSW~combout ),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isSW_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isSW_IDEX~0 .lut_mask = 16'hC0C0;
defparam \isSW_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isReadDigit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isReadDigit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isReadDigit));
// synopsys translate_off
defparam \isReadDigit~I .input_async_reset = "none";
defparam \isReadDigit~I .input_power_up = "low";
defparam \isReadDigit~I .input_register_mode = "none";
defparam \isReadDigit~I .input_sync_reset = "none";
defparam \isReadDigit~I .oe_async_reset = "none";
defparam \isReadDigit~I .oe_power_up = "low";
defparam \isReadDigit~I .oe_register_mode = "none";
defparam \isReadDigit~I .oe_sync_reset = "none";
defparam \isReadDigit~I .operation_mode = "input";
defparam \isReadDigit~I .output_async_reset = "none";
defparam \isReadDigit~I .output_power_up = "low";
defparam \isReadDigit~I .output_register_mode = "none";
defparam \isReadDigit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneii_lcell_comb \isReadDigit_IDEX~0 (
// Equation(s):
// \isReadDigit_IDEX~0_combout  = (\isReadDigit~combout  & \clock~combout )

	.dataa(\isReadDigit~combout ),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isReadDigit_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isReadDigit_IDEX~0 .lut_mask = 16'hA0A0;
defparam \isReadDigit_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \isPrintDigit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\isPrintDigit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isPrintDigit));
// synopsys translate_off
defparam \isPrintDigit~I .input_async_reset = "none";
defparam \isPrintDigit~I .input_power_up = "low";
defparam \isPrintDigit~I .input_register_mode = "none";
defparam \isPrintDigit~I .input_sync_reset = "none";
defparam \isPrintDigit~I .oe_async_reset = "none";
defparam \isPrintDigit~I .oe_power_up = "low";
defparam \isPrintDigit~I .oe_register_mode = "none";
defparam \isPrintDigit~I .oe_sync_reset = "none";
defparam \isPrintDigit~I .operation_mode = "input";
defparam \isPrintDigit~I .output_async_reset = "none";
defparam \isPrintDigit~I .output_power_up = "low";
defparam \isPrintDigit~I .output_register_mode = "none";
defparam \isPrintDigit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N18
cycloneii_lcell_comb \isPrintDigit_IDEX~0 (
// Equation(s):
// \isPrintDigit_IDEX~0_combout  = (\clock~combout  & \isPrintDigit~combout )

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\isPrintDigit~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\isPrintDigit_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \isPrintDigit_IDEX~0 .lut_mask = 16'hC0C0;
defparam \isPrintDigit_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUFunc[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUFunc~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc[0]));
// synopsys translate_off
defparam \ALUFunc[0]~I .input_async_reset = "none";
defparam \ALUFunc[0]~I .input_power_up = "low";
defparam \ALUFunc[0]~I .input_register_mode = "none";
defparam \ALUFunc[0]~I .input_sync_reset = "none";
defparam \ALUFunc[0]~I .oe_async_reset = "none";
defparam \ALUFunc[0]~I .oe_power_up = "low";
defparam \ALUFunc[0]~I .oe_register_mode = "none";
defparam \ALUFunc[0]~I .oe_sync_reset = "none";
defparam \ALUFunc[0]~I .operation_mode = "input";
defparam \ALUFunc[0]~I .output_async_reset = "none";
defparam \ALUFunc[0]~I .output_power_up = "low";
defparam \ALUFunc[0]~I .output_register_mode = "none";
defparam \ALUFunc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneii_lcell_comb \ALUFunc_IDEX~0 (
// Equation(s):
// \ALUFunc_IDEX~0_combout  = (\ALUFunc~combout [0] & \clock~combout )

	.dataa(\ALUFunc~combout [0]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUFunc_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUFunc_IDEX~0 .lut_mask = 16'hA0A0;
defparam \ALUFunc_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUFunc[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUFunc~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc[1]));
// synopsys translate_off
defparam \ALUFunc[1]~I .input_async_reset = "none";
defparam \ALUFunc[1]~I .input_power_up = "low";
defparam \ALUFunc[1]~I .input_register_mode = "none";
defparam \ALUFunc[1]~I .input_sync_reset = "none";
defparam \ALUFunc[1]~I .oe_async_reset = "none";
defparam \ALUFunc[1]~I .oe_power_up = "low";
defparam \ALUFunc[1]~I .oe_register_mode = "none";
defparam \ALUFunc[1]~I .oe_sync_reset = "none";
defparam \ALUFunc[1]~I .operation_mode = "input";
defparam \ALUFunc[1]~I .output_async_reset = "none";
defparam \ALUFunc[1]~I .output_power_up = "low";
defparam \ALUFunc[1]~I .output_register_mode = "none";
defparam \ALUFunc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N12
cycloneii_lcell_comb \ALUFunc_IDEX~1 (
// Equation(s):
// \ALUFunc_IDEX~1_combout  = (\clock~combout  & \ALUFunc~combout [1])

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\ALUFunc~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUFunc_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUFunc_IDEX~1 .lut_mask = 16'hA0A0;
defparam \ALUFunc_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUFunc[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUFunc~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc[2]));
// synopsys translate_off
defparam \ALUFunc[2]~I .input_async_reset = "none";
defparam \ALUFunc[2]~I .input_power_up = "low";
defparam \ALUFunc[2]~I .input_register_mode = "none";
defparam \ALUFunc[2]~I .input_sync_reset = "none";
defparam \ALUFunc[2]~I .oe_async_reset = "none";
defparam \ALUFunc[2]~I .oe_power_up = "low";
defparam \ALUFunc[2]~I .oe_register_mode = "none";
defparam \ALUFunc[2]~I .oe_sync_reset = "none";
defparam \ALUFunc[2]~I .operation_mode = "input";
defparam \ALUFunc[2]~I .output_async_reset = "none";
defparam \ALUFunc[2]~I .output_power_up = "low";
defparam \ALUFunc[2]~I .output_register_mode = "none";
defparam \ALUFunc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N20
cycloneii_lcell_comb \ALUFunc_IDEX~2 (
// Equation(s):
// \ALUFunc_IDEX~2_combout  = (\ALUFunc~combout [2] & \clock~combout )

	.dataa(vcc),
	.datab(\ALUFunc~combout [2]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUFunc_IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUFunc_IDEX~2 .lut_mask = 16'hC0C0;
defparam \ALUFunc_IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ALUFunc[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ALUFunc~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc[3]));
// synopsys translate_off
defparam \ALUFunc[3]~I .input_async_reset = "none";
defparam \ALUFunc[3]~I .input_power_up = "low";
defparam \ALUFunc[3]~I .input_register_mode = "none";
defparam \ALUFunc[3]~I .input_sync_reset = "none";
defparam \ALUFunc[3]~I .oe_async_reset = "none";
defparam \ALUFunc[3]~I .oe_power_up = "low";
defparam \ALUFunc[3]~I .oe_register_mode = "none";
defparam \ALUFunc[3]~I .oe_sync_reset = "none";
defparam \ALUFunc[3]~I .operation_mode = "input";
defparam \ALUFunc[3]~I .output_async_reset = "none";
defparam \ALUFunc[3]~I .output_power_up = "low";
defparam \ALUFunc[3]~I .output_register_mode = "none";
defparam \ALUFunc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N24
cycloneii_lcell_comb \ALUFunc_IDEX~3 (
// Equation(s):
// \ALUFunc_IDEX~3_combout  = (\clock~combout  & \ALUFunc~combout [3])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\ALUFunc~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUFunc_IDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUFunc_IDEX~3 .lut_mask = 16'hC0C0;
defparam \ALUFunc_IDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[0]));
// synopsys translate_off
defparam \R1Reg[0]~I .input_async_reset = "none";
defparam \R1Reg[0]~I .input_power_up = "low";
defparam \R1Reg[0]~I .input_register_mode = "none";
defparam \R1Reg[0]~I .input_sync_reset = "none";
defparam \R1Reg[0]~I .oe_async_reset = "none";
defparam \R1Reg[0]~I .oe_power_up = "low";
defparam \R1Reg[0]~I .oe_register_mode = "none";
defparam \R1Reg[0]~I .oe_sync_reset = "none";
defparam \R1Reg[0]~I .operation_mode = "input";
defparam \R1Reg[0]~I .output_async_reset = "none";
defparam \R1Reg[0]~I .output_power_up = "low";
defparam \R1Reg[0]~I .output_register_mode = "none";
defparam \R1Reg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N18
cycloneii_lcell_comb \R1Reg_IDEX~0 (
// Equation(s):
// \R1Reg_IDEX~0_combout  = (\R1Reg~combout [0] & \clock~combout )

	.dataa(\R1Reg~combout [0]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~0 .lut_mask = 16'hA0A0;
defparam \R1Reg_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[1]));
// synopsys translate_off
defparam \R1Reg[1]~I .input_async_reset = "none";
defparam \R1Reg[1]~I .input_power_up = "low";
defparam \R1Reg[1]~I .input_register_mode = "none";
defparam \R1Reg[1]~I .input_sync_reset = "none";
defparam \R1Reg[1]~I .oe_async_reset = "none";
defparam \R1Reg[1]~I .oe_power_up = "low";
defparam \R1Reg[1]~I .oe_register_mode = "none";
defparam \R1Reg[1]~I .oe_sync_reset = "none";
defparam \R1Reg[1]~I .operation_mode = "input";
defparam \R1Reg[1]~I .output_async_reset = "none";
defparam \R1Reg[1]~I .output_power_up = "low";
defparam \R1Reg[1]~I .output_register_mode = "none";
defparam \R1Reg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N22
cycloneii_lcell_comb \R1Reg_IDEX~1 (
// Equation(s):
// \R1Reg_IDEX~1_combout  = (\R1Reg~combout [1] & \clock~combout )

	.dataa(vcc),
	.datab(\R1Reg~combout [1]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~1 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[2]));
// synopsys translate_off
defparam \R1Reg[2]~I .input_async_reset = "none";
defparam \R1Reg[2]~I .input_power_up = "low";
defparam \R1Reg[2]~I .input_register_mode = "none";
defparam \R1Reg[2]~I .input_sync_reset = "none";
defparam \R1Reg[2]~I .oe_async_reset = "none";
defparam \R1Reg[2]~I .oe_power_up = "low";
defparam \R1Reg[2]~I .oe_register_mode = "none";
defparam \R1Reg[2]~I .oe_sync_reset = "none";
defparam \R1Reg[2]~I .operation_mode = "input";
defparam \R1Reg[2]~I .output_async_reset = "none";
defparam \R1Reg[2]~I .output_power_up = "low";
defparam \R1Reg[2]~I .output_register_mode = "none";
defparam \R1Reg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N24
cycloneii_lcell_comb \R1Reg_IDEX~2 (
// Equation(s):
// \R1Reg_IDEX~2_combout  = (\R1Reg~combout [2] & \clock~combout )

	.dataa(vcc),
	.datab(\R1Reg~combout [2]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~2 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[3]));
// synopsys translate_off
defparam \R1Reg[3]~I .input_async_reset = "none";
defparam \R1Reg[3]~I .input_power_up = "low";
defparam \R1Reg[3]~I .input_register_mode = "none";
defparam \R1Reg[3]~I .input_sync_reset = "none";
defparam \R1Reg[3]~I .oe_async_reset = "none";
defparam \R1Reg[3]~I .oe_power_up = "low";
defparam \R1Reg[3]~I .oe_register_mode = "none";
defparam \R1Reg[3]~I .oe_sync_reset = "none";
defparam \R1Reg[3]~I .operation_mode = "input";
defparam \R1Reg[3]~I .output_async_reset = "none";
defparam \R1Reg[3]~I .output_power_up = "low";
defparam \R1Reg[3]~I .output_register_mode = "none";
defparam \R1Reg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
cycloneii_lcell_comb \R1Reg_IDEX~3 (
// Equation(s):
// \R1Reg_IDEX~3_combout  = (\R1Reg~combout [3] & \clock~combout )

	.dataa(vcc),
	.datab(\R1Reg~combout [3]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~3 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[4]));
// synopsys translate_off
defparam \R1Reg[4]~I .input_async_reset = "none";
defparam \R1Reg[4]~I .input_power_up = "low";
defparam \R1Reg[4]~I .input_register_mode = "none";
defparam \R1Reg[4]~I .input_sync_reset = "none";
defparam \R1Reg[4]~I .oe_async_reset = "none";
defparam \R1Reg[4]~I .oe_power_up = "low";
defparam \R1Reg[4]~I .oe_register_mode = "none";
defparam \R1Reg[4]~I .oe_sync_reset = "none";
defparam \R1Reg[4]~I .operation_mode = "input";
defparam \R1Reg[4]~I .output_async_reset = "none";
defparam \R1Reg[4]~I .output_power_up = "low";
defparam \R1Reg[4]~I .output_register_mode = "none";
defparam \R1Reg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N26
cycloneii_lcell_comb \R1Reg_IDEX~4 (
// Equation(s):
// \R1Reg_IDEX~4_combout  = (\R1Reg~combout [4] & \clock~combout )

	.dataa(vcc),
	.datab(\R1Reg~combout [4]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~4 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[5]));
// synopsys translate_off
defparam \R1Reg[5]~I .input_async_reset = "none";
defparam \R1Reg[5]~I .input_power_up = "low";
defparam \R1Reg[5]~I .input_register_mode = "none";
defparam \R1Reg[5]~I .input_sync_reset = "none";
defparam \R1Reg[5]~I .oe_async_reset = "none";
defparam \R1Reg[5]~I .oe_power_up = "low";
defparam \R1Reg[5]~I .oe_register_mode = "none";
defparam \R1Reg[5]~I .oe_sync_reset = "none";
defparam \R1Reg[5]~I .operation_mode = "input";
defparam \R1Reg[5]~I .output_async_reset = "none";
defparam \R1Reg[5]~I .output_power_up = "low";
defparam \R1Reg[5]~I .output_register_mode = "none";
defparam \R1Reg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N2
cycloneii_lcell_comb \R1Reg_IDEX~5 (
// Equation(s):
// \R1Reg_IDEX~5_combout  = (\R1Reg~combout [5] & \clock~combout )

	.dataa(\R1Reg~combout [5]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~5 .lut_mask = 16'hA0A0;
defparam \R1Reg_IDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[6]));
// synopsys translate_off
defparam \R1Reg[6]~I .input_async_reset = "none";
defparam \R1Reg[6]~I .input_power_up = "low";
defparam \R1Reg[6]~I .input_register_mode = "none";
defparam \R1Reg[6]~I .input_sync_reset = "none";
defparam \R1Reg[6]~I .oe_async_reset = "none";
defparam \R1Reg[6]~I .oe_power_up = "low";
defparam \R1Reg[6]~I .oe_register_mode = "none";
defparam \R1Reg[6]~I .oe_sync_reset = "none";
defparam \R1Reg[6]~I .operation_mode = "input";
defparam \R1Reg[6]~I .output_async_reset = "none";
defparam \R1Reg[6]~I .output_power_up = "low";
defparam \R1Reg[6]~I .output_register_mode = "none";
defparam \R1Reg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N4
cycloneii_lcell_comb \R1Reg_IDEX~6 (
// Equation(s):
// \R1Reg_IDEX~6_combout  = (\clock~combout  & \R1Reg~combout [6])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\R1Reg~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~6 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[7]));
// synopsys translate_off
defparam \R1Reg[7]~I .input_async_reset = "none";
defparam \R1Reg[7]~I .input_power_up = "low";
defparam \R1Reg[7]~I .input_register_mode = "none";
defparam \R1Reg[7]~I .input_sync_reset = "none";
defparam \R1Reg[7]~I .oe_async_reset = "none";
defparam \R1Reg[7]~I .oe_power_up = "low";
defparam \R1Reg[7]~I .oe_register_mode = "none";
defparam \R1Reg[7]~I .oe_sync_reset = "none";
defparam \R1Reg[7]~I .operation_mode = "input";
defparam \R1Reg[7]~I .output_async_reset = "none";
defparam \R1Reg[7]~I .output_power_up = "low";
defparam \R1Reg[7]~I .output_register_mode = "none";
defparam \R1Reg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N28
cycloneii_lcell_comb \R1Reg_IDEX~7 (
// Equation(s):
// \R1Reg_IDEX~7_combout  = (\R1Reg~combout [7] & \clock~combout )

	.dataa(\R1Reg~combout [7]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~7 .lut_mask = 16'hA0A0;
defparam \R1Reg_IDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[8]));
// synopsys translate_off
defparam \R1Reg[8]~I .input_async_reset = "none";
defparam \R1Reg[8]~I .input_power_up = "low";
defparam \R1Reg[8]~I .input_register_mode = "none";
defparam \R1Reg[8]~I .input_sync_reset = "none";
defparam \R1Reg[8]~I .oe_async_reset = "none";
defparam \R1Reg[8]~I .oe_power_up = "low";
defparam \R1Reg[8]~I .oe_register_mode = "none";
defparam \R1Reg[8]~I .oe_sync_reset = "none";
defparam \R1Reg[8]~I .operation_mode = "input";
defparam \R1Reg[8]~I .output_async_reset = "none";
defparam \R1Reg[8]~I .output_power_up = "low";
defparam \R1Reg[8]~I .output_register_mode = "none";
defparam \R1Reg[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N28
cycloneii_lcell_comb \R1Reg_IDEX~8 (
// Equation(s):
// \R1Reg_IDEX~8_combout  = (\R1Reg~combout [8] & \clock~combout )

	.dataa(\R1Reg~combout [8]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~8 .lut_mask = 16'hA0A0;
defparam \R1Reg_IDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[9]));
// synopsys translate_off
defparam \R1Reg[9]~I .input_async_reset = "none";
defparam \R1Reg[9]~I .input_power_up = "low";
defparam \R1Reg[9]~I .input_register_mode = "none";
defparam \R1Reg[9]~I .input_sync_reset = "none";
defparam \R1Reg[9]~I .oe_async_reset = "none";
defparam \R1Reg[9]~I .oe_power_up = "low";
defparam \R1Reg[9]~I .oe_register_mode = "none";
defparam \R1Reg[9]~I .oe_sync_reset = "none";
defparam \R1Reg[9]~I .operation_mode = "input";
defparam \R1Reg[9]~I .output_async_reset = "none";
defparam \R1Reg[9]~I .output_power_up = "low";
defparam \R1Reg[9]~I .output_register_mode = "none";
defparam \R1Reg[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N16
cycloneii_lcell_comb \R1Reg_IDEX~9 (
// Equation(s):
// \R1Reg_IDEX~9_combout  = (\clock~combout  & \R1Reg~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R1Reg~combout [9]),
	.cin(gnd),
	.combout(\R1Reg_IDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~9 .lut_mask = 16'hF000;
defparam \R1Reg_IDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[10]));
// synopsys translate_off
defparam \R1Reg[10]~I .input_async_reset = "none";
defparam \R1Reg[10]~I .input_power_up = "low";
defparam \R1Reg[10]~I .input_register_mode = "none";
defparam \R1Reg[10]~I .input_sync_reset = "none";
defparam \R1Reg[10]~I .oe_async_reset = "none";
defparam \R1Reg[10]~I .oe_power_up = "low";
defparam \R1Reg[10]~I .oe_register_mode = "none";
defparam \R1Reg[10]~I .oe_sync_reset = "none";
defparam \R1Reg[10]~I .operation_mode = "input";
defparam \R1Reg[10]~I .output_async_reset = "none";
defparam \R1Reg[10]~I .output_power_up = "low";
defparam \R1Reg[10]~I .output_register_mode = "none";
defparam \R1Reg[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N30
cycloneii_lcell_comb \R1Reg_IDEX~10 (
// Equation(s):
// \R1Reg_IDEX~10_combout  = (\clock~combout  & \R1Reg~combout [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R1Reg~combout [10]),
	.cin(gnd),
	.combout(\R1Reg_IDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~10 .lut_mask = 16'hF000;
defparam \R1Reg_IDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[11]));
// synopsys translate_off
defparam \R1Reg[11]~I .input_async_reset = "none";
defparam \R1Reg[11]~I .input_power_up = "low";
defparam \R1Reg[11]~I .input_register_mode = "none";
defparam \R1Reg[11]~I .input_sync_reset = "none";
defparam \R1Reg[11]~I .oe_async_reset = "none";
defparam \R1Reg[11]~I .oe_power_up = "low";
defparam \R1Reg[11]~I .oe_register_mode = "none";
defparam \R1Reg[11]~I .oe_sync_reset = "none";
defparam \R1Reg[11]~I .operation_mode = "input";
defparam \R1Reg[11]~I .output_async_reset = "none";
defparam \R1Reg[11]~I .output_power_up = "low";
defparam \R1Reg[11]~I .output_register_mode = "none";
defparam \R1Reg[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N8
cycloneii_lcell_comb \R1Reg_IDEX~11 (
// Equation(s):
// \R1Reg_IDEX~11_combout  = (\clock~combout  & \R1Reg~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R1Reg~combout [11]),
	.cin(gnd),
	.combout(\R1Reg_IDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~11 .lut_mask = 16'hF000;
defparam \R1Reg_IDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[12]));
// synopsys translate_off
defparam \R1Reg[12]~I .input_async_reset = "none";
defparam \R1Reg[12]~I .input_power_up = "low";
defparam \R1Reg[12]~I .input_register_mode = "none";
defparam \R1Reg[12]~I .input_sync_reset = "none";
defparam \R1Reg[12]~I .oe_async_reset = "none";
defparam \R1Reg[12]~I .oe_power_up = "low";
defparam \R1Reg[12]~I .oe_register_mode = "none";
defparam \R1Reg[12]~I .oe_sync_reset = "none";
defparam \R1Reg[12]~I .operation_mode = "input";
defparam \R1Reg[12]~I .output_async_reset = "none";
defparam \R1Reg[12]~I .output_power_up = "low";
defparam \R1Reg[12]~I .output_register_mode = "none";
defparam \R1Reg[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N18
cycloneii_lcell_comb \R1Reg_IDEX~12 (
// Equation(s):
// \R1Reg_IDEX~12_combout  = (\R1Reg~combout [12] & \clock~combout )

	.dataa(vcc),
	.datab(\R1Reg~combout [12]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~12 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[13]));
// synopsys translate_off
defparam \R1Reg[13]~I .input_async_reset = "none";
defparam \R1Reg[13]~I .input_power_up = "low";
defparam \R1Reg[13]~I .input_register_mode = "none";
defparam \R1Reg[13]~I .input_sync_reset = "none";
defparam \R1Reg[13]~I .oe_async_reset = "none";
defparam \R1Reg[13]~I .oe_power_up = "low";
defparam \R1Reg[13]~I .oe_register_mode = "none";
defparam \R1Reg[13]~I .oe_sync_reset = "none";
defparam \R1Reg[13]~I .operation_mode = "input";
defparam \R1Reg[13]~I .output_async_reset = "none";
defparam \R1Reg[13]~I .output_power_up = "low";
defparam \R1Reg[13]~I .output_register_mode = "none";
defparam \R1Reg[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N12
cycloneii_lcell_comb \R1Reg_IDEX~13 (
// Equation(s):
// \R1Reg_IDEX~13_combout  = (\R1Reg~combout [13] & \clock~combout )

	.dataa(vcc),
	.datab(\R1Reg~combout [13]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~13 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[14]));
// synopsys translate_off
defparam \R1Reg[14]~I .input_async_reset = "none";
defparam \R1Reg[14]~I .input_power_up = "low";
defparam \R1Reg[14]~I .input_register_mode = "none";
defparam \R1Reg[14]~I .input_sync_reset = "none";
defparam \R1Reg[14]~I .oe_async_reset = "none";
defparam \R1Reg[14]~I .oe_power_up = "low";
defparam \R1Reg[14]~I .oe_register_mode = "none";
defparam \R1Reg[14]~I .oe_sync_reset = "none";
defparam \R1Reg[14]~I .operation_mode = "input";
defparam \R1Reg[14]~I .output_async_reset = "none";
defparam \R1Reg[14]~I .output_power_up = "low";
defparam \R1Reg[14]~I .output_register_mode = "none";
defparam \R1Reg[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
cycloneii_lcell_comb \R1Reg_IDEX~14 (
// Equation(s):
// \R1Reg_IDEX~14_combout  = (\clock~combout  & \R1Reg~combout [14])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\R1Reg~combout [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~14 .lut_mask = 16'hC0C0;
defparam \R1Reg_IDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1Reg[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1Reg~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg[15]));
// synopsys translate_off
defparam \R1Reg[15]~I .input_async_reset = "none";
defparam \R1Reg[15]~I .input_power_up = "low";
defparam \R1Reg[15]~I .input_register_mode = "none";
defparam \R1Reg[15]~I .input_sync_reset = "none";
defparam \R1Reg[15]~I .oe_async_reset = "none";
defparam \R1Reg[15]~I .oe_power_up = "low";
defparam \R1Reg[15]~I .oe_register_mode = "none";
defparam \R1Reg[15]~I .oe_sync_reset = "none";
defparam \R1Reg[15]~I .operation_mode = "input";
defparam \R1Reg[15]~I .output_async_reset = "none";
defparam \R1Reg[15]~I .output_power_up = "low";
defparam \R1Reg[15]~I .output_register_mode = "none";
defparam \R1Reg[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N6
cycloneii_lcell_comb \R1Reg_IDEX~15 (
// Equation(s):
// \R1Reg_IDEX~15_combout  = (\clock~combout  & \R1Reg~combout [15])

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\R1Reg~combout [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1Reg_IDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \R1Reg_IDEX~15 .lut_mask = 16'hA0A0;
defparam \R1Reg_IDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[0]));
// synopsys translate_off
defparam \R2Reg[0]~I .input_async_reset = "none";
defparam \R2Reg[0]~I .input_power_up = "low";
defparam \R2Reg[0]~I .input_register_mode = "none";
defparam \R2Reg[0]~I .input_sync_reset = "none";
defparam \R2Reg[0]~I .oe_async_reset = "none";
defparam \R2Reg[0]~I .oe_power_up = "low";
defparam \R2Reg[0]~I .oe_register_mode = "none";
defparam \R2Reg[0]~I .oe_sync_reset = "none";
defparam \R2Reg[0]~I .operation_mode = "input";
defparam \R2Reg[0]~I .output_async_reset = "none";
defparam \R2Reg[0]~I .output_power_up = "low";
defparam \R2Reg[0]~I .output_register_mode = "none";
defparam \R2Reg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N6
cycloneii_lcell_comb \R2Reg_IDEX~0 (
// Equation(s):
// \R2Reg_IDEX~0_combout  = (\clock~combout  & \R2Reg~combout [0])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\R2Reg~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~0 .lut_mask = 16'hC0C0;
defparam \R2Reg_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[1]));
// synopsys translate_off
defparam \R2Reg[1]~I .input_async_reset = "none";
defparam \R2Reg[1]~I .input_power_up = "low";
defparam \R2Reg[1]~I .input_register_mode = "none";
defparam \R2Reg[1]~I .input_sync_reset = "none";
defparam \R2Reg[1]~I .oe_async_reset = "none";
defparam \R2Reg[1]~I .oe_power_up = "low";
defparam \R2Reg[1]~I .oe_register_mode = "none";
defparam \R2Reg[1]~I .oe_sync_reset = "none";
defparam \R2Reg[1]~I .operation_mode = "input";
defparam \R2Reg[1]~I .output_async_reset = "none";
defparam \R2Reg[1]~I .output_power_up = "low";
defparam \R2Reg[1]~I .output_register_mode = "none";
defparam \R2Reg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneii_lcell_comb \R2Reg_IDEX~1 (
// Equation(s):
// \R2Reg_IDEX~1_combout  = (\clock~combout  & \R2Reg~combout [1])

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\R2Reg~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~1 .lut_mask = 16'hA0A0;
defparam \R2Reg_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[2]));
// synopsys translate_off
defparam \R2Reg[2]~I .input_async_reset = "none";
defparam \R2Reg[2]~I .input_power_up = "low";
defparam \R2Reg[2]~I .input_register_mode = "none";
defparam \R2Reg[2]~I .input_sync_reset = "none";
defparam \R2Reg[2]~I .oe_async_reset = "none";
defparam \R2Reg[2]~I .oe_power_up = "low";
defparam \R2Reg[2]~I .oe_register_mode = "none";
defparam \R2Reg[2]~I .oe_sync_reset = "none";
defparam \R2Reg[2]~I .operation_mode = "input";
defparam \R2Reg[2]~I .output_async_reset = "none";
defparam \R2Reg[2]~I .output_power_up = "low";
defparam \R2Reg[2]~I .output_register_mode = "none";
defparam \R2Reg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N0
cycloneii_lcell_comb \R2Reg_IDEX~2 (
// Equation(s):
// \R2Reg_IDEX~2_combout  = (\R2Reg~combout [2] & \clock~combout )

	.dataa(\R2Reg~combout [2]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~2 .lut_mask = 16'hA0A0;
defparam \R2Reg_IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[3]));
// synopsys translate_off
defparam \R2Reg[3]~I .input_async_reset = "none";
defparam \R2Reg[3]~I .input_power_up = "low";
defparam \R2Reg[3]~I .input_register_mode = "none";
defparam \R2Reg[3]~I .input_sync_reset = "none";
defparam \R2Reg[3]~I .oe_async_reset = "none";
defparam \R2Reg[3]~I .oe_power_up = "low";
defparam \R2Reg[3]~I .oe_register_mode = "none";
defparam \R2Reg[3]~I .oe_sync_reset = "none";
defparam \R2Reg[3]~I .operation_mode = "input";
defparam \R2Reg[3]~I .output_async_reset = "none";
defparam \R2Reg[3]~I .output_power_up = "low";
defparam \R2Reg[3]~I .output_register_mode = "none";
defparam \R2Reg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N28
cycloneii_lcell_comb \R2Reg_IDEX~3 (
// Equation(s):
// \R2Reg_IDEX~3_combout  = (\R2Reg~combout [3] & \clock~combout )

	.dataa(vcc),
	.datab(\R2Reg~combout [3]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~3 .lut_mask = 16'hC0C0;
defparam \R2Reg_IDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[4]));
// synopsys translate_off
defparam \R2Reg[4]~I .input_async_reset = "none";
defparam \R2Reg[4]~I .input_power_up = "low";
defparam \R2Reg[4]~I .input_register_mode = "none";
defparam \R2Reg[4]~I .input_sync_reset = "none";
defparam \R2Reg[4]~I .oe_async_reset = "none";
defparam \R2Reg[4]~I .oe_power_up = "low";
defparam \R2Reg[4]~I .oe_register_mode = "none";
defparam \R2Reg[4]~I .oe_sync_reset = "none";
defparam \R2Reg[4]~I .operation_mode = "input";
defparam \R2Reg[4]~I .output_async_reset = "none";
defparam \R2Reg[4]~I .output_power_up = "low";
defparam \R2Reg[4]~I .output_register_mode = "none";
defparam \R2Reg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N10
cycloneii_lcell_comb \R2Reg_IDEX~4 (
// Equation(s):
// \R2Reg_IDEX~4_combout  = (\clock~combout  & \R2Reg~combout [4])

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\R2Reg~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~4 .lut_mask = 16'hA0A0;
defparam \R2Reg_IDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[5]));
// synopsys translate_off
defparam \R2Reg[5]~I .input_async_reset = "none";
defparam \R2Reg[5]~I .input_power_up = "low";
defparam \R2Reg[5]~I .input_register_mode = "none";
defparam \R2Reg[5]~I .input_sync_reset = "none";
defparam \R2Reg[5]~I .oe_async_reset = "none";
defparam \R2Reg[5]~I .oe_power_up = "low";
defparam \R2Reg[5]~I .oe_register_mode = "none";
defparam \R2Reg[5]~I .oe_sync_reset = "none";
defparam \R2Reg[5]~I .operation_mode = "input";
defparam \R2Reg[5]~I .output_async_reset = "none";
defparam \R2Reg[5]~I .output_power_up = "low";
defparam \R2Reg[5]~I .output_register_mode = "none";
defparam \R2Reg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N14
cycloneii_lcell_comb \R2Reg_IDEX~5 (
// Equation(s):
// \R2Reg_IDEX~5_combout  = (\clock~combout  & \R2Reg~combout [5])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\R2Reg~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~5 .lut_mask = 16'hC0C0;
defparam \R2Reg_IDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[6]));
// synopsys translate_off
defparam \R2Reg[6]~I .input_async_reset = "none";
defparam \R2Reg[6]~I .input_power_up = "low";
defparam \R2Reg[6]~I .input_register_mode = "none";
defparam \R2Reg[6]~I .input_sync_reset = "none";
defparam \R2Reg[6]~I .oe_async_reset = "none";
defparam \R2Reg[6]~I .oe_power_up = "low";
defparam \R2Reg[6]~I .oe_register_mode = "none";
defparam \R2Reg[6]~I .oe_sync_reset = "none";
defparam \R2Reg[6]~I .operation_mode = "input";
defparam \R2Reg[6]~I .output_async_reset = "none";
defparam \R2Reg[6]~I .output_power_up = "low";
defparam \R2Reg[6]~I .output_register_mode = "none";
defparam \R2Reg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N6
cycloneii_lcell_comb \R2Reg_IDEX~6 (
// Equation(s):
// \R2Reg_IDEX~6_combout  = (\clock~combout  & \R2Reg~combout [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R2Reg~combout [6]),
	.cin(gnd),
	.combout(\R2Reg_IDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~6 .lut_mask = 16'hF000;
defparam \R2Reg_IDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[7]));
// synopsys translate_off
defparam \R2Reg[7]~I .input_async_reset = "none";
defparam \R2Reg[7]~I .input_power_up = "low";
defparam \R2Reg[7]~I .input_register_mode = "none";
defparam \R2Reg[7]~I .input_sync_reset = "none";
defparam \R2Reg[7]~I .oe_async_reset = "none";
defparam \R2Reg[7]~I .oe_power_up = "low";
defparam \R2Reg[7]~I .oe_register_mode = "none";
defparam \R2Reg[7]~I .oe_sync_reset = "none";
defparam \R2Reg[7]~I .operation_mode = "input";
defparam \R2Reg[7]~I .output_async_reset = "none";
defparam \R2Reg[7]~I .output_power_up = "low";
defparam \R2Reg[7]~I .output_register_mode = "none";
defparam \R2Reg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneii_lcell_comb \R2Reg_IDEX~7 (
// Equation(s):
// \R2Reg_IDEX~7_combout  = (\clock~combout  & \R2Reg~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R2Reg~combout [7]),
	.cin(gnd),
	.combout(\R2Reg_IDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~7 .lut_mask = 16'hF000;
defparam \R2Reg_IDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[8]));
// synopsys translate_off
defparam \R2Reg[8]~I .input_async_reset = "none";
defparam \R2Reg[8]~I .input_power_up = "low";
defparam \R2Reg[8]~I .input_register_mode = "none";
defparam \R2Reg[8]~I .input_sync_reset = "none";
defparam \R2Reg[8]~I .oe_async_reset = "none";
defparam \R2Reg[8]~I .oe_power_up = "low";
defparam \R2Reg[8]~I .oe_register_mode = "none";
defparam \R2Reg[8]~I .oe_sync_reset = "none";
defparam \R2Reg[8]~I .operation_mode = "input";
defparam \R2Reg[8]~I .output_async_reset = "none";
defparam \R2Reg[8]~I .output_power_up = "low";
defparam \R2Reg[8]~I .output_register_mode = "none";
defparam \R2Reg[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N16
cycloneii_lcell_comb \R2Reg_IDEX~8 (
// Equation(s):
// \R2Reg_IDEX~8_combout  = (\clock~combout  & \R2Reg~combout [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R2Reg~combout [8]),
	.cin(gnd),
	.combout(\R2Reg_IDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~8 .lut_mask = 16'hF000;
defparam \R2Reg_IDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[9]));
// synopsys translate_off
defparam \R2Reg[9]~I .input_async_reset = "none";
defparam \R2Reg[9]~I .input_power_up = "low";
defparam \R2Reg[9]~I .input_register_mode = "none";
defparam \R2Reg[9]~I .input_sync_reset = "none";
defparam \R2Reg[9]~I .oe_async_reset = "none";
defparam \R2Reg[9]~I .oe_power_up = "low";
defparam \R2Reg[9]~I .oe_register_mode = "none";
defparam \R2Reg[9]~I .oe_sync_reset = "none";
defparam \R2Reg[9]~I .operation_mode = "input";
defparam \R2Reg[9]~I .output_async_reset = "none";
defparam \R2Reg[9]~I .output_power_up = "low";
defparam \R2Reg[9]~I .output_register_mode = "none";
defparam \R2Reg[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N20
cycloneii_lcell_comb \R2Reg_IDEX~9 (
// Equation(s):
// \R2Reg_IDEX~9_combout  = (\R2Reg~combout [9] & \clock~combout )

	.dataa(\R2Reg~combout [9]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~9 .lut_mask = 16'hA0A0;
defparam \R2Reg_IDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[10]));
// synopsys translate_off
defparam \R2Reg[10]~I .input_async_reset = "none";
defparam \R2Reg[10]~I .input_power_up = "low";
defparam \R2Reg[10]~I .input_register_mode = "none";
defparam \R2Reg[10]~I .input_sync_reset = "none";
defparam \R2Reg[10]~I .oe_async_reset = "none";
defparam \R2Reg[10]~I .oe_power_up = "low";
defparam \R2Reg[10]~I .oe_register_mode = "none";
defparam \R2Reg[10]~I .oe_sync_reset = "none";
defparam \R2Reg[10]~I .operation_mode = "input";
defparam \R2Reg[10]~I .output_async_reset = "none";
defparam \R2Reg[10]~I .output_power_up = "low";
defparam \R2Reg[10]~I .output_register_mode = "none";
defparam \R2Reg[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N24
cycloneii_lcell_comb \R2Reg_IDEX~10 (
// Equation(s):
// \R2Reg_IDEX~10_combout  = (\clock~combout  & \R2Reg~combout [10])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\R2Reg~combout [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~10 .lut_mask = 16'hC0C0;
defparam \R2Reg_IDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[11]));
// synopsys translate_off
defparam \R2Reg[11]~I .input_async_reset = "none";
defparam \R2Reg[11]~I .input_power_up = "low";
defparam \R2Reg[11]~I .input_register_mode = "none";
defparam \R2Reg[11]~I .input_sync_reset = "none";
defparam \R2Reg[11]~I .oe_async_reset = "none";
defparam \R2Reg[11]~I .oe_power_up = "low";
defparam \R2Reg[11]~I .oe_register_mode = "none";
defparam \R2Reg[11]~I .oe_sync_reset = "none";
defparam \R2Reg[11]~I .operation_mode = "input";
defparam \R2Reg[11]~I .output_async_reset = "none";
defparam \R2Reg[11]~I .output_power_up = "low";
defparam \R2Reg[11]~I .output_register_mode = "none";
defparam \R2Reg[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneii_lcell_comb \R2Reg_IDEX~11 (
// Equation(s):
// \R2Reg_IDEX~11_combout  = (\R2Reg~combout [11] & \clock~combout )

	.dataa(vcc),
	.datab(\R2Reg~combout [11]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~11 .lut_mask = 16'hC0C0;
defparam \R2Reg_IDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[12]));
// synopsys translate_off
defparam \R2Reg[12]~I .input_async_reset = "none";
defparam \R2Reg[12]~I .input_power_up = "low";
defparam \R2Reg[12]~I .input_register_mode = "none";
defparam \R2Reg[12]~I .input_sync_reset = "none";
defparam \R2Reg[12]~I .oe_async_reset = "none";
defparam \R2Reg[12]~I .oe_power_up = "low";
defparam \R2Reg[12]~I .oe_register_mode = "none";
defparam \R2Reg[12]~I .oe_sync_reset = "none";
defparam \R2Reg[12]~I .operation_mode = "input";
defparam \R2Reg[12]~I .output_async_reset = "none";
defparam \R2Reg[12]~I .output_power_up = "low";
defparam \R2Reg[12]~I .output_register_mode = "none";
defparam \R2Reg[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N14
cycloneii_lcell_comb \R2Reg_IDEX~12 (
// Equation(s):
// \R2Reg_IDEX~12_combout  = (\clock~combout  & \R2Reg~combout [12])

	.dataa(\clock~combout ),
	.datab(vcc),
	.datac(\R2Reg~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~12 .lut_mask = 16'hA0A0;
defparam \R2Reg_IDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[13]));
// synopsys translate_off
defparam \R2Reg[13]~I .input_async_reset = "none";
defparam \R2Reg[13]~I .input_power_up = "low";
defparam \R2Reg[13]~I .input_register_mode = "none";
defparam \R2Reg[13]~I .input_sync_reset = "none";
defparam \R2Reg[13]~I .oe_async_reset = "none";
defparam \R2Reg[13]~I .oe_power_up = "low";
defparam \R2Reg[13]~I .oe_register_mode = "none";
defparam \R2Reg[13]~I .oe_sync_reset = "none";
defparam \R2Reg[13]~I .operation_mode = "input";
defparam \R2Reg[13]~I .output_async_reset = "none";
defparam \R2Reg[13]~I .output_power_up = "low";
defparam \R2Reg[13]~I .output_register_mode = "none";
defparam \R2Reg[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N10
cycloneii_lcell_comb \R2Reg_IDEX~13 (
// Equation(s):
// \R2Reg_IDEX~13_combout  = (\R2Reg~combout [13] & \clock~combout )

	.dataa(\R2Reg~combout [13]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~13 .lut_mask = 16'hA0A0;
defparam \R2Reg_IDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[14]));
// synopsys translate_off
defparam \R2Reg[14]~I .input_async_reset = "none";
defparam \R2Reg[14]~I .input_power_up = "low";
defparam \R2Reg[14]~I .input_register_mode = "none";
defparam \R2Reg[14]~I .input_sync_reset = "none";
defparam \R2Reg[14]~I .oe_async_reset = "none";
defparam \R2Reg[14]~I .oe_power_up = "low";
defparam \R2Reg[14]~I .oe_register_mode = "none";
defparam \R2Reg[14]~I .oe_sync_reset = "none";
defparam \R2Reg[14]~I .operation_mode = "input";
defparam \R2Reg[14]~I .output_async_reset = "none";
defparam \R2Reg[14]~I .output_power_up = "low";
defparam \R2Reg[14]~I .output_register_mode = "none";
defparam \R2Reg[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N26
cycloneii_lcell_comb \R2Reg_IDEX~14 (
// Equation(s):
// \R2Reg_IDEX~14_combout  = (\R2Reg~combout [14] & \clock~combout )

	.dataa(\R2Reg~combout [14]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2Reg_IDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~14 .lut_mask = 16'hA0A0;
defparam \R2Reg_IDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2Reg[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2Reg~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg[15]));
// synopsys translate_off
defparam \R2Reg[15]~I .input_async_reset = "none";
defparam \R2Reg[15]~I .input_power_up = "low";
defparam \R2Reg[15]~I .input_register_mode = "none";
defparam \R2Reg[15]~I .input_sync_reset = "none";
defparam \R2Reg[15]~I .oe_async_reset = "none";
defparam \R2Reg[15]~I .oe_power_up = "low";
defparam \R2Reg[15]~I .oe_register_mode = "none";
defparam \R2Reg[15]~I .oe_sync_reset = "none";
defparam \R2Reg[15]~I .operation_mode = "input";
defparam \R2Reg[15]~I .output_async_reset = "none";
defparam \R2Reg[15]~I .output_power_up = "low";
defparam \R2Reg[15]~I .output_register_mode = "none";
defparam \R2Reg[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneii_lcell_comb \R2Reg_IDEX~15 (
// Equation(s):
// \R2Reg_IDEX~15_combout  = (\clock~combout  & \R2Reg~combout [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R2Reg~combout [15]),
	.cin(gnd),
	.combout(\R2Reg_IDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \R2Reg_IDEX~15 .lut_mask = 16'hF000;
defparam \R2Reg_IDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[0]));
// synopsys translate_off
defparam \immediate16[0]~I .input_async_reset = "none";
defparam \immediate16[0]~I .input_power_up = "low";
defparam \immediate16[0]~I .input_register_mode = "none";
defparam \immediate16[0]~I .input_sync_reset = "none";
defparam \immediate16[0]~I .oe_async_reset = "none";
defparam \immediate16[0]~I .oe_power_up = "low";
defparam \immediate16[0]~I .oe_register_mode = "none";
defparam \immediate16[0]~I .oe_sync_reset = "none";
defparam \immediate16[0]~I .operation_mode = "input";
defparam \immediate16[0]~I .output_async_reset = "none";
defparam \immediate16[0]~I .output_power_up = "low";
defparam \immediate16[0]~I .output_register_mode = "none";
defparam \immediate16[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N0
cycloneii_lcell_comb \immediate16_IDEX~0 (
// Equation(s):
// \immediate16_IDEX~0_combout  = (\clock~combout  & \immediate16~combout [0])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(vcc),
	.datad(\immediate16~combout [0]),
	.cin(gnd),
	.combout(\immediate16_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~0 .lut_mask = 16'hCC00;
defparam \immediate16_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[1]));
// synopsys translate_off
defparam \immediate16[1]~I .input_async_reset = "none";
defparam \immediate16[1]~I .input_power_up = "low";
defparam \immediate16[1]~I .input_register_mode = "none";
defparam \immediate16[1]~I .input_sync_reset = "none";
defparam \immediate16[1]~I .oe_async_reset = "none";
defparam \immediate16[1]~I .oe_power_up = "low";
defparam \immediate16[1]~I .oe_register_mode = "none";
defparam \immediate16[1]~I .oe_sync_reset = "none";
defparam \immediate16[1]~I .operation_mode = "input";
defparam \immediate16[1]~I .output_async_reset = "none";
defparam \immediate16[1]~I .output_power_up = "low";
defparam \immediate16[1]~I .output_register_mode = "none";
defparam \immediate16[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N2
cycloneii_lcell_comb \immediate16_IDEX~1 (
// Equation(s):
// \immediate16_IDEX~1_combout  = (\clock~combout  & \immediate16~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\immediate16~combout [1]),
	.cin(gnd),
	.combout(\immediate16_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~1 .lut_mask = 16'hF000;
defparam \immediate16_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[2]));
// synopsys translate_off
defparam \immediate16[2]~I .input_async_reset = "none";
defparam \immediate16[2]~I .input_power_up = "low";
defparam \immediate16[2]~I .input_register_mode = "none";
defparam \immediate16[2]~I .input_sync_reset = "none";
defparam \immediate16[2]~I .oe_async_reset = "none";
defparam \immediate16[2]~I .oe_power_up = "low";
defparam \immediate16[2]~I .oe_register_mode = "none";
defparam \immediate16[2]~I .oe_sync_reset = "none";
defparam \immediate16[2]~I .operation_mode = "input";
defparam \immediate16[2]~I .output_async_reset = "none";
defparam \immediate16[2]~I .output_power_up = "low";
defparam \immediate16[2]~I .output_register_mode = "none";
defparam \immediate16[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneii_lcell_comb \immediate16_IDEX~2 (
// Equation(s):
// \immediate16_IDEX~2_combout  = (\immediate16~combout [2] & \clock~combout )

	.dataa(\immediate16~combout [2]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~2 .lut_mask = 16'hA0A0;
defparam \immediate16_IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[3]));
// synopsys translate_off
defparam \immediate16[3]~I .input_async_reset = "none";
defparam \immediate16[3]~I .input_power_up = "low";
defparam \immediate16[3]~I .input_register_mode = "none";
defparam \immediate16[3]~I .input_sync_reset = "none";
defparam \immediate16[3]~I .oe_async_reset = "none";
defparam \immediate16[3]~I .oe_power_up = "low";
defparam \immediate16[3]~I .oe_register_mode = "none";
defparam \immediate16[3]~I .oe_sync_reset = "none";
defparam \immediate16[3]~I .operation_mode = "input";
defparam \immediate16[3]~I .output_async_reset = "none";
defparam \immediate16[3]~I .output_power_up = "low";
defparam \immediate16[3]~I .output_register_mode = "none";
defparam \immediate16[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N4
cycloneii_lcell_comb \immediate16_IDEX~3 (
// Equation(s):
// \immediate16_IDEX~3_combout  = (\immediate16~combout [3] & \clock~combout )

	.dataa(\immediate16~combout [3]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~3 .lut_mask = 16'hA0A0;
defparam \immediate16_IDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[4]));
// synopsys translate_off
defparam \immediate16[4]~I .input_async_reset = "none";
defparam \immediate16[4]~I .input_power_up = "low";
defparam \immediate16[4]~I .input_register_mode = "none";
defparam \immediate16[4]~I .input_sync_reset = "none";
defparam \immediate16[4]~I .oe_async_reset = "none";
defparam \immediate16[4]~I .oe_power_up = "low";
defparam \immediate16[4]~I .oe_register_mode = "none";
defparam \immediate16[4]~I .oe_sync_reset = "none";
defparam \immediate16[4]~I .operation_mode = "input";
defparam \immediate16[4]~I .output_async_reset = "none";
defparam \immediate16[4]~I .output_power_up = "low";
defparam \immediate16[4]~I .output_register_mode = "none";
defparam \immediate16[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N4
cycloneii_lcell_comb \immediate16_IDEX~4 (
// Equation(s):
// \immediate16_IDEX~4_combout  = (\immediate16~combout [4] & \clock~combout )

	.dataa(\immediate16~combout [4]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~4 .lut_mask = 16'hA0A0;
defparam \immediate16_IDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[5]));
// synopsys translate_off
defparam \immediate16[5]~I .input_async_reset = "none";
defparam \immediate16[5]~I .input_power_up = "low";
defparam \immediate16[5]~I .input_register_mode = "none";
defparam \immediate16[5]~I .input_sync_reset = "none";
defparam \immediate16[5]~I .oe_async_reset = "none";
defparam \immediate16[5]~I .oe_power_up = "low";
defparam \immediate16[5]~I .oe_register_mode = "none";
defparam \immediate16[5]~I .oe_sync_reset = "none";
defparam \immediate16[5]~I .operation_mode = "input";
defparam \immediate16[5]~I .output_async_reset = "none";
defparam \immediate16[5]~I .output_power_up = "low";
defparam \immediate16[5]~I .output_register_mode = "none";
defparam \immediate16[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N30
cycloneii_lcell_comb \immediate16_IDEX~5 (
// Equation(s):
// \immediate16_IDEX~5_combout  = (\clock~combout  & \immediate16~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\immediate16~combout [5]),
	.cin(gnd),
	.combout(\immediate16_IDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~5 .lut_mask = 16'hF000;
defparam \immediate16_IDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[6]));
// synopsys translate_off
defparam \immediate16[6]~I .input_async_reset = "none";
defparam \immediate16[6]~I .input_power_up = "low";
defparam \immediate16[6]~I .input_register_mode = "none";
defparam \immediate16[6]~I .input_sync_reset = "none";
defparam \immediate16[6]~I .oe_async_reset = "none";
defparam \immediate16[6]~I .oe_power_up = "low";
defparam \immediate16[6]~I .oe_register_mode = "none";
defparam \immediate16[6]~I .oe_sync_reset = "none";
defparam \immediate16[6]~I .operation_mode = "input";
defparam \immediate16[6]~I .output_async_reset = "none";
defparam \immediate16[6]~I .output_power_up = "low";
defparam \immediate16[6]~I .output_register_mode = "none";
defparam \immediate16[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N14
cycloneii_lcell_comb \immediate16_IDEX~6 (
// Equation(s):
// \immediate16_IDEX~6_combout  = (\clock~combout  & \immediate16~combout [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\immediate16~combout [6]),
	.cin(gnd),
	.combout(\immediate16_IDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~6 .lut_mask = 16'hF000;
defparam \immediate16_IDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[7]));
// synopsys translate_off
defparam \immediate16[7]~I .input_async_reset = "none";
defparam \immediate16[7]~I .input_power_up = "low";
defparam \immediate16[7]~I .input_register_mode = "none";
defparam \immediate16[7]~I .input_sync_reset = "none";
defparam \immediate16[7]~I .oe_async_reset = "none";
defparam \immediate16[7]~I .oe_power_up = "low";
defparam \immediate16[7]~I .oe_register_mode = "none";
defparam \immediate16[7]~I .oe_sync_reset = "none";
defparam \immediate16[7]~I .operation_mode = "input";
defparam \immediate16[7]~I .output_async_reset = "none";
defparam \immediate16[7]~I .output_power_up = "low";
defparam \immediate16[7]~I .output_register_mode = "none";
defparam \immediate16[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N14
cycloneii_lcell_comb \immediate16_IDEX~7 (
// Equation(s):
// \immediate16_IDEX~7_combout  = (\immediate16~combout [7] & \clock~combout )

	.dataa(\immediate16~combout [7]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~7 .lut_mask = 16'hA0A0;
defparam \immediate16_IDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[8]));
// synopsys translate_off
defparam \immediate16[8]~I .input_async_reset = "none";
defparam \immediate16[8]~I .input_power_up = "low";
defparam \immediate16[8]~I .input_register_mode = "none";
defparam \immediate16[8]~I .input_sync_reset = "none";
defparam \immediate16[8]~I .oe_async_reset = "none";
defparam \immediate16[8]~I .oe_power_up = "low";
defparam \immediate16[8]~I .oe_register_mode = "none";
defparam \immediate16[8]~I .oe_sync_reset = "none";
defparam \immediate16[8]~I .operation_mode = "input";
defparam \immediate16[8]~I .output_async_reset = "none";
defparam \immediate16[8]~I .output_power_up = "low";
defparam \immediate16[8]~I .output_register_mode = "none";
defparam \immediate16[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N8
cycloneii_lcell_comb \immediate16_IDEX~8 (
// Equation(s):
// \immediate16_IDEX~8_combout  = (\immediate16~combout [8] & \clock~combout )

	.dataa(\immediate16~combout [8]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~8 .lut_mask = 16'hA0A0;
defparam \immediate16_IDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[9]));
// synopsys translate_off
defparam \immediate16[9]~I .input_async_reset = "none";
defparam \immediate16[9]~I .input_power_up = "low";
defparam \immediate16[9]~I .input_register_mode = "none";
defparam \immediate16[9]~I .input_sync_reset = "none";
defparam \immediate16[9]~I .oe_async_reset = "none";
defparam \immediate16[9]~I .oe_power_up = "low";
defparam \immediate16[9]~I .oe_register_mode = "none";
defparam \immediate16[9]~I .oe_sync_reset = "none";
defparam \immediate16[9]~I .operation_mode = "input";
defparam \immediate16[9]~I .output_async_reset = "none";
defparam \immediate16[9]~I .output_power_up = "low";
defparam \immediate16[9]~I .output_register_mode = "none";
defparam \immediate16[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneii_lcell_comb \immediate16_IDEX~9 (
// Equation(s):
// \immediate16_IDEX~9_combout  = (\clock~combout  & \immediate16~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\immediate16~combout [9]),
	.cin(gnd),
	.combout(\immediate16_IDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~9 .lut_mask = 16'hF000;
defparam \immediate16_IDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[10]));
// synopsys translate_off
defparam \immediate16[10]~I .input_async_reset = "none";
defparam \immediate16[10]~I .input_power_up = "low";
defparam \immediate16[10]~I .input_register_mode = "none";
defparam \immediate16[10]~I .input_sync_reset = "none";
defparam \immediate16[10]~I .oe_async_reset = "none";
defparam \immediate16[10]~I .oe_power_up = "low";
defparam \immediate16[10]~I .oe_register_mode = "none";
defparam \immediate16[10]~I .oe_sync_reset = "none";
defparam \immediate16[10]~I .operation_mode = "input";
defparam \immediate16[10]~I .output_async_reset = "none";
defparam \immediate16[10]~I .output_power_up = "low";
defparam \immediate16[10]~I .output_register_mode = "none";
defparam \immediate16[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneii_lcell_comb \immediate16_IDEX~10 (
// Equation(s):
// \immediate16_IDEX~10_combout  = (\immediate16~combout [10] & \clock~combout )

	.dataa(\immediate16~combout [10]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~10 .lut_mask = 16'hA0A0;
defparam \immediate16_IDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[11]));
// synopsys translate_off
defparam \immediate16[11]~I .input_async_reset = "none";
defparam \immediate16[11]~I .input_power_up = "low";
defparam \immediate16[11]~I .input_register_mode = "none";
defparam \immediate16[11]~I .input_sync_reset = "none";
defparam \immediate16[11]~I .oe_async_reset = "none";
defparam \immediate16[11]~I .oe_power_up = "low";
defparam \immediate16[11]~I .oe_register_mode = "none";
defparam \immediate16[11]~I .oe_sync_reset = "none";
defparam \immediate16[11]~I .operation_mode = "input";
defparam \immediate16[11]~I .output_async_reset = "none";
defparam \immediate16[11]~I .output_power_up = "low";
defparam \immediate16[11]~I .output_register_mode = "none";
defparam \immediate16[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneii_lcell_comb \immediate16_IDEX~11 (
// Equation(s):
// \immediate16_IDEX~11_combout  = (\clock~combout  & \immediate16~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\immediate16~combout [11]),
	.cin(gnd),
	.combout(\immediate16_IDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~11 .lut_mask = 16'hF000;
defparam \immediate16_IDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[12]));
// synopsys translate_off
defparam \immediate16[12]~I .input_async_reset = "none";
defparam \immediate16[12]~I .input_power_up = "low";
defparam \immediate16[12]~I .input_register_mode = "none";
defparam \immediate16[12]~I .input_sync_reset = "none";
defparam \immediate16[12]~I .oe_async_reset = "none";
defparam \immediate16[12]~I .oe_power_up = "low";
defparam \immediate16[12]~I .oe_register_mode = "none";
defparam \immediate16[12]~I .oe_sync_reset = "none";
defparam \immediate16[12]~I .operation_mode = "input";
defparam \immediate16[12]~I .output_async_reset = "none";
defparam \immediate16[12]~I .output_power_up = "low";
defparam \immediate16[12]~I .output_register_mode = "none";
defparam \immediate16[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N0
cycloneii_lcell_comb \immediate16_IDEX~12 (
// Equation(s):
// \immediate16_IDEX~12_combout  = (\clock~combout  & \immediate16~combout [12])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\immediate16~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~12 .lut_mask = 16'hC0C0;
defparam \immediate16_IDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[13]));
// synopsys translate_off
defparam \immediate16[13]~I .input_async_reset = "none";
defparam \immediate16[13]~I .input_power_up = "low";
defparam \immediate16[13]~I .input_register_mode = "none";
defparam \immediate16[13]~I .input_sync_reset = "none";
defparam \immediate16[13]~I .oe_async_reset = "none";
defparam \immediate16[13]~I .oe_power_up = "low";
defparam \immediate16[13]~I .oe_register_mode = "none";
defparam \immediate16[13]~I .oe_sync_reset = "none";
defparam \immediate16[13]~I .operation_mode = "input";
defparam \immediate16[13]~I .output_async_reset = "none";
defparam \immediate16[13]~I .output_power_up = "low";
defparam \immediate16[13]~I .output_register_mode = "none";
defparam \immediate16[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N2
cycloneii_lcell_comb \immediate16_IDEX~13 (
// Equation(s):
// \immediate16_IDEX~13_combout  = (\clock~combout  & \immediate16~combout [13])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\immediate16~combout [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~13 .lut_mask = 16'hC0C0;
defparam \immediate16_IDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[14]));
// synopsys translate_off
defparam \immediate16[14]~I .input_async_reset = "none";
defparam \immediate16[14]~I .input_power_up = "low";
defparam \immediate16[14]~I .input_register_mode = "none";
defparam \immediate16[14]~I .input_sync_reset = "none";
defparam \immediate16[14]~I .oe_async_reset = "none";
defparam \immediate16[14]~I .oe_power_up = "low";
defparam \immediate16[14]~I .oe_register_mode = "none";
defparam \immediate16[14]~I .oe_sync_reset = "none";
defparam \immediate16[14]~I .operation_mode = "input";
defparam \immediate16[14]~I .output_async_reset = "none";
defparam \immediate16[14]~I .output_power_up = "low";
defparam \immediate16[14]~I .output_register_mode = "none";
defparam \immediate16[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneii_lcell_comb \immediate16_IDEX~14 (
// Equation(s):
// \immediate16_IDEX~14_combout  = (\clock~combout  & \immediate16~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\immediate16~combout [14]),
	.cin(gnd),
	.combout(\immediate16_IDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~14 .lut_mask = 16'hF000;
defparam \immediate16_IDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \immediate16[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\immediate16~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16[15]));
// synopsys translate_off
defparam \immediate16[15]~I .input_async_reset = "none";
defparam \immediate16[15]~I .input_power_up = "low";
defparam \immediate16[15]~I .input_register_mode = "none";
defparam \immediate16[15]~I .input_sync_reset = "none";
defparam \immediate16[15]~I .oe_async_reset = "none";
defparam \immediate16[15]~I .oe_power_up = "low";
defparam \immediate16[15]~I .oe_register_mode = "none";
defparam \immediate16[15]~I .oe_sync_reset = "none";
defparam \immediate16[15]~I .operation_mode = "input";
defparam \immediate16[15]~I .output_async_reset = "none";
defparam \immediate16[15]~I .output_power_up = "low";
defparam \immediate16[15]~I .output_register_mode = "none";
defparam \immediate16[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N18
cycloneii_lcell_comb \immediate16_IDEX~15 (
// Equation(s):
// \immediate16_IDEX~15_combout  = (\immediate16~combout [15] & \clock~combout )

	.dataa(vcc),
	.datab(\immediate16~combout [15]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\immediate16_IDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \immediate16_IDEX~15 .lut_mask = 16'hC0C0;
defparam \immediate16_IDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1AD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1AD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1AD[0]));
// synopsys translate_off
defparam \R1AD[0]~I .input_async_reset = "none";
defparam \R1AD[0]~I .input_power_up = "low";
defparam \R1AD[0]~I .input_register_mode = "none";
defparam \R1AD[0]~I .input_sync_reset = "none";
defparam \R1AD[0]~I .oe_async_reset = "none";
defparam \R1AD[0]~I .oe_power_up = "low";
defparam \R1AD[0]~I .oe_register_mode = "none";
defparam \R1AD[0]~I .oe_sync_reset = "none";
defparam \R1AD[0]~I .operation_mode = "input";
defparam \R1AD[0]~I .output_async_reset = "none";
defparam \R1AD[0]~I .output_power_up = "low";
defparam \R1AD[0]~I .output_register_mode = "none";
defparam \R1AD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N12
cycloneii_lcell_comb \R1AD_IDEX~0 (
// Equation(s):
// \R1AD_IDEX~0_combout  = (\R1AD~combout [0] & \clock~combout )

	.dataa(\R1AD~combout [0]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1AD_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1AD_IDEX~0 .lut_mask = 16'hA0A0;
defparam \R1AD_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1AD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1AD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1AD[1]));
// synopsys translate_off
defparam \R1AD[1]~I .input_async_reset = "none";
defparam \R1AD[1]~I .input_power_up = "low";
defparam \R1AD[1]~I .input_register_mode = "none";
defparam \R1AD[1]~I .input_sync_reset = "none";
defparam \R1AD[1]~I .oe_async_reset = "none";
defparam \R1AD[1]~I .oe_power_up = "low";
defparam \R1AD[1]~I .oe_register_mode = "none";
defparam \R1AD[1]~I .oe_sync_reset = "none";
defparam \R1AD[1]~I .operation_mode = "input";
defparam \R1AD[1]~I .output_async_reset = "none";
defparam \R1AD[1]~I .output_power_up = "low";
defparam \R1AD[1]~I .output_register_mode = "none";
defparam \R1AD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N4
cycloneii_lcell_comb \R1AD_IDEX~1 (
// Equation(s):
// \R1AD_IDEX~1_combout  = (\R1AD~combout [1] & \clock~combout )

	.dataa(vcc),
	.datab(\R1AD~combout [1]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R1AD_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1AD_IDEX~1 .lut_mask = 16'hC0C0;
defparam \R1AD_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R1AD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R1AD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1AD[2]));
// synopsys translate_off
defparam \R1AD[2]~I .input_async_reset = "none";
defparam \R1AD[2]~I .input_power_up = "low";
defparam \R1AD[2]~I .input_register_mode = "none";
defparam \R1AD[2]~I .input_sync_reset = "none";
defparam \R1AD[2]~I .oe_async_reset = "none";
defparam \R1AD[2]~I .oe_power_up = "low";
defparam \R1AD[2]~I .oe_register_mode = "none";
defparam \R1AD[2]~I .oe_sync_reset = "none";
defparam \R1AD[2]~I .operation_mode = "input";
defparam \R1AD[2]~I .output_async_reset = "none";
defparam \R1AD[2]~I .output_power_up = "low";
defparam \R1AD[2]~I .output_register_mode = "none";
defparam \R1AD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N0
cycloneii_lcell_comb \R1AD_IDEX~2 (
// Equation(s):
// \R1AD_IDEX~2_combout  = (\clock~combout  & \R1AD~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R1AD~combout [2]),
	.cin(gnd),
	.combout(\R1AD_IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \R1AD_IDEX~2 .lut_mask = 16'hF000;
defparam \R1AD_IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2AD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2AD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2AD[0]));
// synopsys translate_off
defparam \R2AD[0]~I .input_async_reset = "none";
defparam \R2AD[0]~I .input_power_up = "low";
defparam \R2AD[0]~I .input_register_mode = "none";
defparam \R2AD[0]~I .input_sync_reset = "none";
defparam \R2AD[0]~I .oe_async_reset = "none";
defparam \R2AD[0]~I .oe_power_up = "low";
defparam \R2AD[0]~I .oe_register_mode = "none";
defparam \R2AD[0]~I .oe_sync_reset = "none";
defparam \R2AD[0]~I .operation_mode = "input";
defparam \R2AD[0]~I .output_async_reset = "none";
defparam \R2AD[0]~I .output_power_up = "low";
defparam \R2AD[0]~I .output_register_mode = "none";
defparam \R2AD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneii_lcell_comb \R2AD_IDEX~0 (
// Equation(s):
// \R2AD_IDEX~0_combout  = (\R2AD~combout [0] & \clock~combout )

	.dataa(\R2AD~combout [0]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2AD_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD_IDEX~0 .lut_mask = 16'hA0A0;
defparam \R2AD_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2AD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2AD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2AD[1]));
// synopsys translate_off
defparam \R2AD[1]~I .input_async_reset = "none";
defparam \R2AD[1]~I .input_power_up = "low";
defparam \R2AD[1]~I .input_register_mode = "none";
defparam \R2AD[1]~I .input_sync_reset = "none";
defparam \R2AD[1]~I .oe_async_reset = "none";
defparam \R2AD[1]~I .oe_power_up = "low";
defparam \R2AD[1]~I .oe_register_mode = "none";
defparam \R2AD[1]~I .oe_sync_reset = "none";
defparam \R2AD[1]~I .operation_mode = "input";
defparam \R2AD[1]~I .output_async_reset = "none";
defparam \R2AD[1]~I .output_power_up = "low";
defparam \R2AD[1]~I .output_register_mode = "none";
defparam \R2AD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N22
cycloneii_lcell_comb \R2AD_IDEX~1 (
// Equation(s):
// \R2AD_IDEX~1_combout  = (\clock~combout  & \R2AD~combout [1])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\R2AD~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\R2AD_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD_IDEX~1 .lut_mask = 16'hC0C0;
defparam \R2AD_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \R2AD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R2AD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2AD[2]));
// synopsys translate_off
defparam \R2AD[2]~I .input_async_reset = "none";
defparam \R2AD[2]~I .input_power_up = "low";
defparam \R2AD[2]~I .input_register_mode = "none";
defparam \R2AD[2]~I .input_sync_reset = "none";
defparam \R2AD[2]~I .oe_async_reset = "none";
defparam \R2AD[2]~I .oe_power_up = "low";
defparam \R2AD[2]~I .oe_register_mode = "none";
defparam \R2AD[2]~I .oe_sync_reset = "none";
defparam \R2AD[2]~I .operation_mode = "input";
defparam \R2AD[2]~I .output_async_reset = "none";
defparam \R2AD[2]~I .output_power_up = "low";
defparam \R2AD[2]~I .output_register_mode = "none";
defparam \R2AD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N10
cycloneii_lcell_comb \R2AD_IDEX~2 (
// Equation(s):
// \R2AD_IDEX~2_combout  = (\clock~combout  & \R2AD~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\R2AD~combout [2]),
	.cin(gnd),
	.combout(\R2AD_IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \R2AD_IDEX~2 .lut_mask = 16'hF000;
defparam \R2AD_IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[0]));
// synopsys translate_off
defparam \jumpShortAddr[0]~I .input_async_reset = "none";
defparam \jumpShortAddr[0]~I .input_power_up = "low";
defparam \jumpShortAddr[0]~I .input_register_mode = "none";
defparam \jumpShortAddr[0]~I .input_sync_reset = "none";
defparam \jumpShortAddr[0]~I .oe_async_reset = "none";
defparam \jumpShortAddr[0]~I .oe_power_up = "low";
defparam \jumpShortAddr[0]~I .oe_register_mode = "none";
defparam \jumpShortAddr[0]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[0]~I .operation_mode = "input";
defparam \jumpShortAddr[0]~I .output_async_reset = "none";
defparam \jumpShortAddr[0]~I .output_power_up = "low";
defparam \jumpShortAddr[0]~I .output_register_mode = "none";
defparam \jumpShortAddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneii_lcell_comb \jumpShortAddr_IDEX~0 (
// Equation(s):
// \jumpShortAddr_IDEX~0_combout  = (\clock~combout  & \jumpShortAddr~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\jumpShortAddr~combout [0]),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~0 .lut_mask = 16'hF000;
defparam \jumpShortAddr_IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[1]));
// synopsys translate_off
defparam \jumpShortAddr[1]~I .input_async_reset = "none";
defparam \jumpShortAddr[1]~I .input_power_up = "low";
defparam \jumpShortAddr[1]~I .input_register_mode = "none";
defparam \jumpShortAddr[1]~I .input_sync_reset = "none";
defparam \jumpShortAddr[1]~I .oe_async_reset = "none";
defparam \jumpShortAddr[1]~I .oe_power_up = "low";
defparam \jumpShortAddr[1]~I .oe_register_mode = "none";
defparam \jumpShortAddr[1]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[1]~I .operation_mode = "input";
defparam \jumpShortAddr[1]~I .output_async_reset = "none";
defparam \jumpShortAddr[1]~I .output_power_up = "low";
defparam \jumpShortAddr[1]~I .output_register_mode = "none";
defparam \jumpShortAddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N20
cycloneii_lcell_comb \jumpShortAddr_IDEX~1 (
// Equation(s):
// \jumpShortAddr_IDEX~1_combout  = (\jumpShortAddr~combout [1] & \clock~combout )

	.dataa(\jumpShortAddr~combout [1]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~1 .lut_mask = 16'hA0A0;
defparam \jumpShortAddr_IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[2]));
// synopsys translate_off
defparam \jumpShortAddr[2]~I .input_async_reset = "none";
defparam \jumpShortAddr[2]~I .input_power_up = "low";
defparam \jumpShortAddr[2]~I .input_register_mode = "none";
defparam \jumpShortAddr[2]~I .input_sync_reset = "none";
defparam \jumpShortAddr[2]~I .oe_async_reset = "none";
defparam \jumpShortAddr[2]~I .oe_power_up = "low";
defparam \jumpShortAddr[2]~I .oe_register_mode = "none";
defparam \jumpShortAddr[2]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[2]~I .operation_mode = "input";
defparam \jumpShortAddr[2]~I .output_async_reset = "none";
defparam \jumpShortAddr[2]~I .output_power_up = "low";
defparam \jumpShortAddr[2]~I .output_register_mode = "none";
defparam \jumpShortAddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N0
cycloneii_lcell_comb \jumpShortAddr_IDEX~2 (
// Equation(s):
// \jumpShortAddr_IDEX~2_combout  = (\jumpShortAddr~combout [2] & \clock~combout )

	.dataa(vcc),
	.datab(\jumpShortAddr~combout [2]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~2 .lut_mask = 16'hC0C0;
defparam \jumpShortAddr_IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[3]));
// synopsys translate_off
defparam \jumpShortAddr[3]~I .input_async_reset = "none";
defparam \jumpShortAddr[3]~I .input_power_up = "low";
defparam \jumpShortAddr[3]~I .input_register_mode = "none";
defparam \jumpShortAddr[3]~I .input_sync_reset = "none";
defparam \jumpShortAddr[3]~I .oe_async_reset = "none";
defparam \jumpShortAddr[3]~I .oe_power_up = "low";
defparam \jumpShortAddr[3]~I .oe_register_mode = "none";
defparam \jumpShortAddr[3]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[3]~I .operation_mode = "input";
defparam \jumpShortAddr[3]~I .output_async_reset = "none";
defparam \jumpShortAddr[3]~I .output_power_up = "low";
defparam \jumpShortAddr[3]~I .output_register_mode = "none";
defparam \jumpShortAddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N2
cycloneii_lcell_comb \jumpShortAddr_IDEX~3 (
// Equation(s):
// \jumpShortAddr_IDEX~3_combout  = (\jumpShortAddr~combout [3] & \clock~combout )

	.dataa(vcc),
	.datab(\jumpShortAddr~combout [3]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~3 .lut_mask = 16'hC0C0;
defparam \jumpShortAddr_IDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[4]));
// synopsys translate_off
defparam \jumpShortAddr[4]~I .input_async_reset = "none";
defparam \jumpShortAddr[4]~I .input_power_up = "low";
defparam \jumpShortAddr[4]~I .input_register_mode = "none";
defparam \jumpShortAddr[4]~I .input_sync_reset = "none";
defparam \jumpShortAddr[4]~I .oe_async_reset = "none";
defparam \jumpShortAddr[4]~I .oe_power_up = "low";
defparam \jumpShortAddr[4]~I .oe_register_mode = "none";
defparam \jumpShortAddr[4]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[4]~I .operation_mode = "input";
defparam \jumpShortAddr[4]~I .output_async_reset = "none";
defparam \jumpShortAddr[4]~I .output_power_up = "low";
defparam \jumpShortAddr[4]~I .output_register_mode = "none";
defparam \jumpShortAddr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneii_lcell_comb \jumpShortAddr_IDEX~4 (
// Equation(s):
// \jumpShortAddr_IDEX~4_combout  = (\jumpShortAddr~combout [4] & \clock~combout )

	.dataa(vcc),
	.datab(\jumpShortAddr~combout [4]),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~4 .lut_mask = 16'hC0C0;
defparam \jumpShortAddr_IDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[5]));
// synopsys translate_off
defparam \jumpShortAddr[5]~I .input_async_reset = "none";
defparam \jumpShortAddr[5]~I .input_power_up = "low";
defparam \jumpShortAddr[5]~I .input_register_mode = "none";
defparam \jumpShortAddr[5]~I .input_sync_reset = "none";
defparam \jumpShortAddr[5]~I .oe_async_reset = "none";
defparam \jumpShortAddr[5]~I .oe_power_up = "low";
defparam \jumpShortAddr[5]~I .oe_register_mode = "none";
defparam \jumpShortAddr[5]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[5]~I .operation_mode = "input";
defparam \jumpShortAddr[5]~I .output_async_reset = "none";
defparam \jumpShortAddr[5]~I .output_power_up = "low";
defparam \jumpShortAddr[5]~I .output_register_mode = "none";
defparam \jumpShortAddr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N30
cycloneii_lcell_comb \jumpShortAddr_IDEX~5 (
// Equation(s):
// \jumpShortAddr_IDEX~5_combout  = (\jumpShortAddr~combout [5] & \clock~combout )

	.dataa(\jumpShortAddr~combout [5]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~5 .lut_mask = 16'hA0A0;
defparam \jumpShortAddr_IDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[6]));
// synopsys translate_off
defparam \jumpShortAddr[6]~I .input_async_reset = "none";
defparam \jumpShortAddr[6]~I .input_power_up = "low";
defparam \jumpShortAddr[6]~I .input_register_mode = "none";
defparam \jumpShortAddr[6]~I .input_sync_reset = "none";
defparam \jumpShortAddr[6]~I .oe_async_reset = "none";
defparam \jumpShortAddr[6]~I .oe_power_up = "low";
defparam \jumpShortAddr[6]~I .oe_register_mode = "none";
defparam \jumpShortAddr[6]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[6]~I .operation_mode = "input";
defparam \jumpShortAddr[6]~I .output_async_reset = "none";
defparam \jumpShortAddr[6]~I .output_power_up = "low";
defparam \jumpShortAddr[6]~I .output_register_mode = "none";
defparam \jumpShortAddr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneii_lcell_comb \jumpShortAddr_IDEX~6 (
// Equation(s):
// \jumpShortAddr_IDEX~6_combout  = (\clock~combout  & \jumpShortAddr~combout [6])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\jumpShortAddr~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~6 .lut_mask = 16'hC0C0;
defparam \jumpShortAddr_IDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[7]));
// synopsys translate_off
defparam \jumpShortAddr[7]~I .input_async_reset = "none";
defparam \jumpShortAddr[7]~I .input_power_up = "low";
defparam \jumpShortAddr[7]~I .input_register_mode = "none";
defparam \jumpShortAddr[7]~I .input_sync_reset = "none";
defparam \jumpShortAddr[7]~I .oe_async_reset = "none";
defparam \jumpShortAddr[7]~I .oe_power_up = "low";
defparam \jumpShortAddr[7]~I .oe_register_mode = "none";
defparam \jumpShortAddr[7]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[7]~I .operation_mode = "input";
defparam \jumpShortAddr[7]~I .output_async_reset = "none";
defparam \jumpShortAddr[7]~I .output_power_up = "low";
defparam \jumpShortAddr[7]~I .output_register_mode = "none";
defparam \jumpShortAddr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneii_lcell_comb \jumpShortAddr_IDEX~7 (
// Equation(s):
// \jumpShortAddr_IDEX~7_combout  = (\clock~combout  & \jumpShortAddr~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\jumpShortAddr~combout [7]),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~7 .lut_mask = 16'hF000;
defparam \jumpShortAddr_IDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[8]));
// synopsys translate_off
defparam \jumpShortAddr[8]~I .input_async_reset = "none";
defparam \jumpShortAddr[8]~I .input_power_up = "low";
defparam \jumpShortAddr[8]~I .input_register_mode = "none";
defparam \jumpShortAddr[8]~I .input_sync_reset = "none";
defparam \jumpShortAddr[8]~I .oe_async_reset = "none";
defparam \jumpShortAddr[8]~I .oe_power_up = "low";
defparam \jumpShortAddr[8]~I .oe_register_mode = "none";
defparam \jumpShortAddr[8]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[8]~I .operation_mode = "input";
defparam \jumpShortAddr[8]~I .output_async_reset = "none";
defparam \jumpShortAddr[8]~I .output_power_up = "low";
defparam \jumpShortAddr[8]~I .output_register_mode = "none";
defparam \jumpShortAddr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N22
cycloneii_lcell_comb \jumpShortAddr_IDEX~8 (
// Equation(s):
// \jumpShortAddr_IDEX~8_combout  = (\clock~combout  & \jumpShortAddr~combout [8])

	.dataa(vcc),
	.datab(\clock~combout ),
	.datac(\jumpShortAddr~combout [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~8 .lut_mask = 16'hC0C0;
defparam \jumpShortAddr_IDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[9]));
// synopsys translate_off
defparam \jumpShortAddr[9]~I .input_async_reset = "none";
defparam \jumpShortAddr[9]~I .input_power_up = "low";
defparam \jumpShortAddr[9]~I .input_register_mode = "none";
defparam \jumpShortAddr[9]~I .input_sync_reset = "none";
defparam \jumpShortAddr[9]~I .oe_async_reset = "none";
defparam \jumpShortAddr[9]~I .oe_power_up = "low";
defparam \jumpShortAddr[9]~I .oe_register_mode = "none";
defparam \jumpShortAddr[9]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[9]~I .operation_mode = "input";
defparam \jumpShortAddr[9]~I .output_async_reset = "none";
defparam \jumpShortAddr[9]~I .output_power_up = "low";
defparam \jumpShortAddr[9]~I .output_register_mode = "none";
defparam \jumpShortAddr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneii_lcell_comb \jumpShortAddr_IDEX~9 (
// Equation(s):
// \jumpShortAddr_IDEX~9_combout  = (\clock~combout  & \jumpShortAddr~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\jumpShortAddr~combout [9]),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~9 .lut_mask = 16'hF000;
defparam \jumpShortAddr_IDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[10]));
// synopsys translate_off
defparam \jumpShortAddr[10]~I .input_async_reset = "none";
defparam \jumpShortAddr[10]~I .input_power_up = "low";
defparam \jumpShortAddr[10]~I .input_register_mode = "none";
defparam \jumpShortAddr[10]~I .input_sync_reset = "none";
defparam \jumpShortAddr[10]~I .oe_async_reset = "none";
defparam \jumpShortAddr[10]~I .oe_power_up = "low";
defparam \jumpShortAddr[10]~I .oe_register_mode = "none";
defparam \jumpShortAddr[10]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[10]~I .operation_mode = "input";
defparam \jumpShortAddr[10]~I .output_async_reset = "none";
defparam \jumpShortAddr[10]~I .output_power_up = "low";
defparam \jumpShortAddr[10]~I .output_register_mode = "none";
defparam \jumpShortAddr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneii_lcell_comb \jumpShortAddr_IDEX~10 (
// Equation(s):
// \jumpShortAddr_IDEX~10_combout  = (\jumpShortAddr~combout [10] & \clock~combout )

	.dataa(\jumpShortAddr~combout [10]),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~10 .lut_mask = 16'hA0A0;
defparam \jumpShortAddr_IDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \jumpShortAddr[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\jumpShortAddr~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr[11]));
// synopsys translate_off
defparam \jumpShortAddr[11]~I .input_async_reset = "none";
defparam \jumpShortAddr[11]~I .input_power_up = "low";
defparam \jumpShortAddr[11]~I .input_register_mode = "none";
defparam \jumpShortAddr[11]~I .input_sync_reset = "none";
defparam \jumpShortAddr[11]~I .oe_async_reset = "none";
defparam \jumpShortAddr[11]~I .oe_power_up = "low";
defparam \jumpShortAddr[11]~I .oe_register_mode = "none";
defparam \jumpShortAddr[11]~I .oe_sync_reset = "none";
defparam \jumpShortAddr[11]~I .operation_mode = "input";
defparam \jumpShortAddr[11]~I .output_async_reset = "none";
defparam \jumpShortAddr[11]~I .output_power_up = "low";
defparam \jumpShortAddr[11]~I .output_register_mode = "none";
defparam \jumpShortAddr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y27_N22
cycloneii_lcell_comb \jumpShortAddr_IDEX~11 (
// Equation(s):
// \jumpShortAddr_IDEX~11_combout  = (\clock~combout  & \jumpShortAddr~combout [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clock~combout ),
	.datad(\jumpShortAddr~combout [11]),
	.cin(gnd),
	.combout(\jumpShortAddr_IDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \jumpShortAddr_IDEX~11 .lut_mask = 16'hF000;
defparam \jumpShortAddr_IDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \clock_IDEX~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock_IDEX));
// synopsys translate_off
defparam \clock_IDEX~I .input_async_reset = "none";
defparam \clock_IDEX~I .input_power_up = "low";
defparam \clock_IDEX~I .input_register_mode = "none";
defparam \clock_IDEX~I .input_sync_reset = "none";
defparam \clock_IDEX~I .oe_async_reset = "none";
defparam \clock_IDEX~I .oe_power_up = "low";
defparam \clock_IDEX~I .oe_register_mode = "none";
defparam \clock_IDEX~I .oe_sync_reset = "none";
defparam \clock_IDEX~I .operation_mode = "output";
defparam \clock_IDEX~I .output_async_reset = "none";
defparam \clock_IDEX~I .output_power_up = "low";
defparam \clock_IDEX~I .output_register_mode = "none";
defparam \clock_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isEOR_IDEX~I (
	.datain(\isEOR_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isEOR_IDEX));
// synopsys translate_off
defparam \isEOR_IDEX~I .input_async_reset = "none";
defparam \isEOR_IDEX~I .input_power_up = "low";
defparam \isEOR_IDEX~I .input_register_mode = "none";
defparam \isEOR_IDEX~I .input_sync_reset = "none";
defparam \isEOR_IDEX~I .oe_async_reset = "none";
defparam \isEOR_IDEX~I .oe_power_up = "low";
defparam \isEOR_IDEX~I .oe_register_mode = "none";
defparam \isEOR_IDEX~I .oe_sync_reset = "none";
defparam \isEOR_IDEX~I .operation_mode = "output";
defparam \isEOR_IDEX~I .output_async_reset = "none";
defparam \isEOR_IDEX~I .output_power_up = "low";
defparam \isEOR_IDEX~I .output_register_mode = "none";
defparam \isEOR_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wasJumpOut_IDEX~I (
	.datain(\wasJumpOut_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wasJumpOut_IDEX));
// synopsys translate_off
defparam \wasJumpOut_IDEX~I .input_async_reset = "none";
defparam \wasJumpOut_IDEX~I .input_power_up = "low";
defparam \wasJumpOut_IDEX~I .input_register_mode = "none";
defparam \wasJumpOut_IDEX~I .input_sync_reset = "none";
defparam \wasJumpOut_IDEX~I .oe_async_reset = "none";
defparam \wasJumpOut_IDEX~I .oe_power_up = "low";
defparam \wasJumpOut_IDEX~I .oe_register_mode = "none";
defparam \wasJumpOut_IDEX~I .oe_sync_reset = "none";
defparam \wasJumpOut_IDEX~I .operation_mode = "output";
defparam \wasJumpOut_IDEX~I .output_async_reset = "none";
defparam \wasJumpOut_IDEX~I .output_power_up = "low";
defparam \wasJumpOut_IDEX~I .output_register_mode = "none";
defparam \wasJumpOut_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isJump_IDEX~I (
	.datain(\isJump_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isJump_IDEX));
// synopsys translate_off
defparam \isJump_IDEX~I .input_async_reset = "none";
defparam \isJump_IDEX~I .input_power_up = "low";
defparam \isJump_IDEX~I .input_register_mode = "none";
defparam \isJump_IDEX~I .input_sync_reset = "none";
defparam \isJump_IDEX~I .oe_async_reset = "none";
defparam \isJump_IDEX~I .oe_power_up = "low";
defparam \isJump_IDEX~I .oe_register_mode = "none";
defparam \isJump_IDEX~I .oe_sync_reset = "none";
defparam \isJump_IDEX~I .operation_mode = "output";
defparam \isJump_IDEX~I .output_async_reset = "none";
defparam \isJump_IDEX~I .output_power_up = "low";
defparam \isJump_IDEX~I .output_register_mode = "none";
defparam \isJump_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isJR_IDEX~I (
	.datain(\isJR_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isJR_IDEX));
// synopsys translate_off
defparam \isJR_IDEX~I .input_async_reset = "none";
defparam \isJR_IDEX~I .input_power_up = "low";
defparam \isJR_IDEX~I .input_register_mode = "none";
defparam \isJR_IDEX~I .input_sync_reset = "none";
defparam \isJR_IDEX~I .oe_async_reset = "none";
defparam \isJR_IDEX~I .oe_power_up = "low";
defparam \isJR_IDEX~I .oe_register_mode = "none";
defparam \isJR_IDEX~I .oe_sync_reset = "none";
defparam \isJR_IDEX~I .operation_mode = "output";
defparam \isJR_IDEX~I .output_async_reset = "none";
defparam \isJR_IDEX~I .output_power_up = "low";
defparam \isJR_IDEX~I .output_register_mode = "none";
defparam \isJR_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isBranch_IDEX~I (
	.datain(\isBranch_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isBranch_IDEX));
// synopsys translate_off
defparam \isBranch_IDEX~I .input_async_reset = "none";
defparam \isBranch_IDEX~I .input_power_up = "low";
defparam \isBranch_IDEX~I .input_register_mode = "none";
defparam \isBranch_IDEX~I .input_sync_reset = "none";
defparam \isBranch_IDEX~I .oe_async_reset = "none";
defparam \isBranch_IDEX~I .oe_power_up = "low";
defparam \isBranch_IDEX~I .oe_register_mode = "none";
defparam \isBranch_IDEX~I .oe_sync_reset = "none";
defparam \isBranch_IDEX~I .operation_mode = "output";
defparam \isBranch_IDEX~I .output_async_reset = "none";
defparam \isBranch_IDEX~I .output_power_up = "low";
defparam \isBranch_IDEX~I .output_register_mode = "none";
defparam \isBranch_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isR_IDEX~I (
	.datain(\isR_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isR_IDEX));
// synopsys translate_off
defparam \isR_IDEX~I .input_async_reset = "none";
defparam \isR_IDEX~I .input_power_up = "low";
defparam \isR_IDEX~I .input_register_mode = "none";
defparam \isR_IDEX~I .input_sync_reset = "none";
defparam \isR_IDEX~I .oe_async_reset = "none";
defparam \isR_IDEX~I .oe_power_up = "low";
defparam \isR_IDEX~I .oe_register_mode = "none";
defparam \isR_IDEX~I .oe_sync_reset = "none";
defparam \isR_IDEX~I .operation_mode = "output";
defparam \isR_IDEX~I .output_async_reset = "none";
defparam \isR_IDEX~I .output_power_up = "low";
defparam \isR_IDEX~I .output_register_mode = "none";
defparam \isR_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isMFPC_IDEX~I (
	.datain(\isMFPC_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isMFPC_IDEX));
// synopsys translate_off
defparam \isMFPC_IDEX~I .input_async_reset = "none";
defparam \isMFPC_IDEX~I .input_power_up = "low";
defparam \isMFPC_IDEX~I .input_register_mode = "none";
defparam \isMFPC_IDEX~I .input_sync_reset = "none";
defparam \isMFPC_IDEX~I .oe_async_reset = "none";
defparam \isMFPC_IDEX~I .oe_power_up = "low";
defparam \isMFPC_IDEX~I .oe_register_mode = "none";
defparam \isMFPC_IDEX~I .oe_sync_reset = "none";
defparam \isMFPC_IDEX~I .operation_mode = "output";
defparam \isMFPC_IDEX~I .output_async_reset = "none";
defparam \isMFPC_IDEX~I .output_power_up = "low";
defparam \isMFPC_IDEX~I .output_register_mode = "none";
defparam \isMFPC_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isLW_IDEX~I (
	.datain(\isLW_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isLW_IDEX));
// synopsys translate_off
defparam \isLW_IDEX~I .input_async_reset = "none";
defparam \isLW_IDEX~I .input_power_up = "low";
defparam \isLW_IDEX~I .input_register_mode = "none";
defparam \isLW_IDEX~I .input_sync_reset = "none";
defparam \isLW_IDEX~I .oe_async_reset = "none";
defparam \isLW_IDEX~I .oe_power_up = "low";
defparam \isLW_IDEX~I .oe_register_mode = "none";
defparam \isLW_IDEX~I .oe_sync_reset = "none";
defparam \isLW_IDEX~I .operation_mode = "output";
defparam \isLW_IDEX~I .output_async_reset = "none";
defparam \isLW_IDEX~I .output_power_up = "low";
defparam \isLW_IDEX~I .output_register_mode = "none";
defparam \isLW_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isSW_IDEX~I (
	.datain(\isSW_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isSW_IDEX));
// synopsys translate_off
defparam \isSW_IDEX~I .input_async_reset = "none";
defparam \isSW_IDEX~I .input_power_up = "low";
defparam \isSW_IDEX~I .input_register_mode = "none";
defparam \isSW_IDEX~I .input_sync_reset = "none";
defparam \isSW_IDEX~I .oe_async_reset = "none";
defparam \isSW_IDEX~I .oe_power_up = "low";
defparam \isSW_IDEX~I .oe_register_mode = "none";
defparam \isSW_IDEX~I .oe_sync_reset = "none";
defparam \isSW_IDEX~I .operation_mode = "output";
defparam \isSW_IDEX~I .output_async_reset = "none";
defparam \isSW_IDEX~I .output_power_up = "low";
defparam \isSW_IDEX~I .output_register_mode = "none";
defparam \isSW_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isReadDigit_IDEX~I (
	.datain(\isReadDigit_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isReadDigit_IDEX));
// synopsys translate_off
defparam \isReadDigit_IDEX~I .input_async_reset = "none";
defparam \isReadDigit_IDEX~I .input_power_up = "low";
defparam \isReadDigit_IDEX~I .input_register_mode = "none";
defparam \isReadDigit_IDEX~I .input_sync_reset = "none";
defparam \isReadDigit_IDEX~I .oe_async_reset = "none";
defparam \isReadDigit_IDEX~I .oe_power_up = "low";
defparam \isReadDigit_IDEX~I .oe_register_mode = "none";
defparam \isReadDigit_IDEX~I .oe_sync_reset = "none";
defparam \isReadDigit_IDEX~I .operation_mode = "output";
defparam \isReadDigit_IDEX~I .output_async_reset = "none";
defparam \isReadDigit_IDEX~I .output_power_up = "low";
defparam \isReadDigit_IDEX~I .output_register_mode = "none";
defparam \isReadDigit_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isPrintDigit_IDEX~I (
	.datain(\isPrintDigit_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isPrintDigit_IDEX));
// synopsys translate_off
defparam \isPrintDigit_IDEX~I .input_async_reset = "none";
defparam \isPrintDigit_IDEX~I .input_power_up = "low";
defparam \isPrintDigit_IDEX~I .input_register_mode = "none";
defparam \isPrintDigit_IDEX~I .input_sync_reset = "none";
defparam \isPrintDigit_IDEX~I .oe_async_reset = "none";
defparam \isPrintDigit_IDEX~I .oe_power_up = "low";
defparam \isPrintDigit_IDEX~I .oe_register_mode = "none";
defparam \isPrintDigit_IDEX~I .oe_sync_reset = "none";
defparam \isPrintDigit_IDEX~I .operation_mode = "output";
defparam \isPrintDigit_IDEX~I .output_async_reset = "none";
defparam \isPrintDigit_IDEX~I .output_power_up = "low";
defparam \isPrintDigit_IDEX~I .output_register_mode = "none";
defparam \isPrintDigit_IDEX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUFunc_IDEX[0]~I (
	.datain(\ALUFunc_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc_IDEX[0]));
// synopsys translate_off
defparam \ALUFunc_IDEX[0]~I .input_async_reset = "none";
defparam \ALUFunc_IDEX[0]~I .input_power_up = "low";
defparam \ALUFunc_IDEX[0]~I .input_register_mode = "none";
defparam \ALUFunc_IDEX[0]~I .input_sync_reset = "none";
defparam \ALUFunc_IDEX[0]~I .oe_async_reset = "none";
defparam \ALUFunc_IDEX[0]~I .oe_power_up = "low";
defparam \ALUFunc_IDEX[0]~I .oe_register_mode = "none";
defparam \ALUFunc_IDEX[0]~I .oe_sync_reset = "none";
defparam \ALUFunc_IDEX[0]~I .operation_mode = "output";
defparam \ALUFunc_IDEX[0]~I .output_async_reset = "none";
defparam \ALUFunc_IDEX[0]~I .output_power_up = "low";
defparam \ALUFunc_IDEX[0]~I .output_register_mode = "none";
defparam \ALUFunc_IDEX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUFunc_IDEX[1]~I (
	.datain(\ALUFunc_IDEX~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc_IDEX[1]));
// synopsys translate_off
defparam \ALUFunc_IDEX[1]~I .input_async_reset = "none";
defparam \ALUFunc_IDEX[1]~I .input_power_up = "low";
defparam \ALUFunc_IDEX[1]~I .input_register_mode = "none";
defparam \ALUFunc_IDEX[1]~I .input_sync_reset = "none";
defparam \ALUFunc_IDEX[1]~I .oe_async_reset = "none";
defparam \ALUFunc_IDEX[1]~I .oe_power_up = "low";
defparam \ALUFunc_IDEX[1]~I .oe_register_mode = "none";
defparam \ALUFunc_IDEX[1]~I .oe_sync_reset = "none";
defparam \ALUFunc_IDEX[1]~I .operation_mode = "output";
defparam \ALUFunc_IDEX[1]~I .output_async_reset = "none";
defparam \ALUFunc_IDEX[1]~I .output_power_up = "low";
defparam \ALUFunc_IDEX[1]~I .output_register_mode = "none";
defparam \ALUFunc_IDEX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUFunc_IDEX[2]~I (
	.datain(\ALUFunc_IDEX~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc_IDEX[2]));
// synopsys translate_off
defparam \ALUFunc_IDEX[2]~I .input_async_reset = "none";
defparam \ALUFunc_IDEX[2]~I .input_power_up = "low";
defparam \ALUFunc_IDEX[2]~I .input_register_mode = "none";
defparam \ALUFunc_IDEX[2]~I .input_sync_reset = "none";
defparam \ALUFunc_IDEX[2]~I .oe_async_reset = "none";
defparam \ALUFunc_IDEX[2]~I .oe_power_up = "low";
defparam \ALUFunc_IDEX[2]~I .oe_register_mode = "none";
defparam \ALUFunc_IDEX[2]~I .oe_sync_reset = "none";
defparam \ALUFunc_IDEX[2]~I .operation_mode = "output";
defparam \ALUFunc_IDEX[2]~I .output_async_reset = "none";
defparam \ALUFunc_IDEX[2]~I .output_power_up = "low";
defparam \ALUFunc_IDEX[2]~I .output_register_mode = "none";
defparam \ALUFunc_IDEX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUFunc_IDEX[3]~I (
	.datain(\ALUFunc_IDEX~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUFunc_IDEX[3]));
// synopsys translate_off
defparam \ALUFunc_IDEX[3]~I .input_async_reset = "none";
defparam \ALUFunc_IDEX[3]~I .input_power_up = "low";
defparam \ALUFunc_IDEX[3]~I .input_register_mode = "none";
defparam \ALUFunc_IDEX[3]~I .input_sync_reset = "none";
defparam \ALUFunc_IDEX[3]~I .oe_async_reset = "none";
defparam \ALUFunc_IDEX[3]~I .oe_power_up = "low";
defparam \ALUFunc_IDEX[3]~I .oe_register_mode = "none";
defparam \ALUFunc_IDEX[3]~I .oe_sync_reset = "none";
defparam \ALUFunc_IDEX[3]~I .operation_mode = "output";
defparam \ALUFunc_IDEX[3]~I .output_async_reset = "none";
defparam \ALUFunc_IDEX[3]~I .output_power_up = "low";
defparam \ALUFunc_IDEX[3]~I .output_register_mode = "none";
defparam \ALUFunc_IDEX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[0]~I (
	.datain(\R1Reg_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[0]));
// synopsys translate_off
defparam \R1Reg_IDEX[0]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[0]~I .input_power_up = "low";
defparam \R1Reg_IDEX[0]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[0]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[0]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[0]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[0]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[0]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[0]~I .operation_mode = "output";
defparam \R1Reg_IDEX[0]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[0]~I .output_power_up = "low";
defparam \R1Reg_IDEX[0]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[1]~I (
	.datain(\R1Reg_IDEX~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[1]));
// synopsys translate_off
defparam \R1Reg_IDEX[1]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[1]~I .input_power_up = "low";
defparam \R1Reg_IDEX[1]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[1]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[1]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[1]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[1]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[1]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[1]~I .operation_mode = "output";
defparam \R1Reg_IDEX[1]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[1]~I .output_power_up = "low";
defparam \R1Reg_IDEX[1]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[2]~I (
	.datain(\R1Reg_IDEX~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[2]));
// synopsys translate_off
defparam \R1Reg_IDEX[2]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[2]~I .input_power_up = "low";
defparam \R1Reg_IDEX[2]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[2]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[2]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[2]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[2]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[2]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[2]~I .operation_mode = "output";
defparam \R1Reg_IDEX[2]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[2]~I .output_power_up = "low";
defparam \R1Reg_IDEX[2]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[3]~I (
	.datain(\R1Reg_IDEX~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[3]));
// synopsys translate_off
defparam \R1Reg_IDEX[3]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[3]~I .input_power_up = "low";
defparam \R1Reg_IDEX[3]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[3]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[3]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[3]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[3]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[3]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[3]~I .operation_mode = "output";
defparam \R1Reg_IDEX[3]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[3]~I .output_power_up = "low";
defparam \R1Reg_IDEX[3]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[4]~I (
	.datain(\R1Reg_IDEX~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[4]));
// synopsys translate_off
defparam \R1Reg_IDEX[4]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[4]~I .input_power_up = "low";
defparam \R1Reg_IDEX[4]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[4]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[4]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[4]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[4]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[4]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[4]~I .operation_mode = "output";
defparam \R1Reg_IDEX[4]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[4]~I .output_power_up = "low";
defparam \R1Reg_IDEX[4]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[5]~I (
	.datain(\R1Reg_IDEX~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[5]));
// synopsys translate_off
defparam \R1Reg_IDEX[5]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[5]~I .input_power_up = "low";
defparam \R1Reg_IDEX[5]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[5]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[5]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[5]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[5]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[5]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[5]~I .operation_mode = "output";
defparam \R1Reg_IDEX[5]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[5]~I .output_power_up = "low";
defparam \R1Reg_IDEX[5]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[6]~I (
	.datain(\R1Reg_IDEX~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[6]));
// synopsys translate_off
defparam \R1Reg_IDEX[6]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[6]~I .input_power_up = "low";
defparam \R1Reg_IDEX[6]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[6]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[6]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[6]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[6]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[6]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[6]~I .operation_mode = "output";
defparam \R1Reg_IDEX[6]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[6]~I .output_power_up = "low";
defparam \R1Reg_IDEX[6]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[7]~I (
	.datain(\R1Reg_IDEX~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[7]));
// synopsys translate_off
defparam \R1Reg_IDEX[7]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[7]~I .input_power_up = "low";
defparam \R1Reg_IDEX[7]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[7]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[7]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[7]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[7]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[7]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[7]~I .operation_mode = "output";
defparam \R1Reg_IDEX[7]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[7]~I .output_power_up = "low";
defparam \R1Reg_IDEX[7]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[8]~I (
	.datain(\R1Reg_IDEX~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[8]));
// synopsys translate_off
defparam \R1Reg_IDEX[8]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[8]~I .input_power_up = "low";
defparam \R1Reg_IDEX[8]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[8]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[8]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[8]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[8]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[8]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[8]~I .operation_mode = "output";
defparam \R1Reg_IDEX[8]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[8]~I .output_power_up = "low";
defparam \R1Reg_IDEX[8]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[9]~I (
	.datain(\R1Reg_IDEX~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[9]));
// synopsys translate_off
defparam \R1Reg_IDEX[9]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[9]~I .input_power_up = "low";
defparam \R1Reg_IDEX[9]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[9]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[9]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[9]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[9]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[9]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[9]~I .operation_mode = "output";
defparam \R1Reg_IDEX[9]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[9]~I .output_power_up = "low";
defparam \R1Reg_IDEX[9]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[10]~I (
	.datain(\R1Reg_IDEX~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[10]));
// synopsys translate_off
defparam \R1Reg_IDEX[10]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[10]~I .input_power_up = "low";
defparam \R1Reg_IDEX[10]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[10]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[10]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[10]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[10]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[10]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[10]~I .operation_mode = "output";
defparam \R1Reg_IDEX[10]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[10]~I .output_power_up = "low";
defparam \R1Reg_IDEX[10]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[11]~I (
	.datain(\R1Reg_IDEX~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[11]));
// synopsys translate_off
defparam \R1Reg_IDEX[11]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[11]~I .input_power_up = "low";
defparam \R1Reg_IDEX[11]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[11]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[11]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[11]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[11]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[11]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[11]~I .operation_mode = "output";
defparam \R1Reg_IDEX[11]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[11]~I .output_power_up = "low";
defparam \R1Reg_IDEX[11]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[12]~I (
	.datain(\R1Reg_IDEX~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[12]));
// synopsys translate_off
defparam \R1Reg_IDEX[12]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[12]~I .input_power_up = "low";
defparam \R1Reg_IDEX[12]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[12]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[12]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[12]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[12]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[12]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[12]~I .operation_mode = "output";
defparam \R1Reg_IDEX[12]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[12]~I .output_power_up = "low";
defparam \R1Reg_IDEX[12]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[13]~I (
	.datain(\R1Reg_IDEX~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[13]));
// synopsys translate_off
defparam \R1Reg_IDEX[13]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[13]~I .input_power_up = "low";
defparam \R1Reg_IDEX[13]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[13]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[13]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[13]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[13]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[13]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[13]~I .operation_mode = "output";
defparam \R1Reg_IDEX[13]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[13]~I .output_power_up = "low";
defparam \R1Reg_IDEX[13]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[14]~I (
	.datain(\R1Reg_IDEX~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[14]));
// synopsys translate_off
defparam \R1Reg_IDEX[14]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[14]~I .input_power_up = "low";
defparam \R1Reg_IDEX[14]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[14]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[14]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[14]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[14]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[14]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[14]~I .operation_mode = "output";
defparam \R1Reg_IDEX[14]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[14]~I .output_power_up = "low";
defparam \R1Reg_IDEX[14]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1Reg_IDEX[15]~I (
	.datain(\R1Reg_IDEX~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1Reg_IDEX[15]));
// synopsys translate_off
defparam \R1Reg_IDEX[15]~I .input_async_reset = "none";
defparam \R1Reg_IDEX[15]~I .input_power_up = "low";
defparam \R1Reg_IDEX[15]~I .input_register_mode = "none";
defparam \R1Reg_IDEX[15]~I .input_sync_reset = "none";
defparam \R1Reg_IDEX[15]~I .oe_async_reset = "none";
defparam \R1Reg_IDEX[15]~I .oe_power_up = "low";
defparam \R1Reg_IDEX[15]~I .oe_register_mode = "none";
defparam \R1Reg_IDEX[15]~I .oe_sync_reset = "none";
defparam \R1Reg_IDEX[15]~I .operation_mode = "output";
defparam \R1Reg_IDEX[15]~I .output_async_reset = "none";
defparam \R1Reg_IDEX[15]~I .output_power_up = "low";
defparam \R1Reg_IDEX[15]~I .output_register_mode = "none";
defparam \R1Reg_IDEX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[0]~I (
	.datain(\R2Reg_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[0]));
// synopsys translate_off
defparam \R2Reg_IDEX[0]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[0]~I .input_power_up = "low";
defparam \R2Reg_IDEX[0]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[0]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[0]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[0]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[0]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[0]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[0]~I .operation_mode = "output";
defparam \R2Reg_IDEX[0]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[0]~I .output_power_up = "low";
defparam \R2Reg_IDEX[0]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[1]~I (
	.datain(\R2Reg_IDEX~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[1]));
// synopsys translate_off
defparam \R2Reg_IDEX[1]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[1]~I .input_power_up = "low";
defparam \R2Reg_IDEX[1]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[1]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[1]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[1]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[1]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[1]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[1]~I .operation_mode = "output";
defparam \R2Reg_IDEX[1]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[1]~I .output_power_up = "low";
defparam \R2Reg_IDEX[1]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[2]~I (
	.datain(\R2Reg_IDEX~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[2]));
// synopsys translate_off
defparam \R2Reg_IDEX[2]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[2]~I .input_power_up = "low";
defparam \R2Reg_IDEX[2]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[2]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[2]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[2]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[2]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[2]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[2]~I .operation_mode = "output";
defparam \R2Reg_IDEX[2]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[2]~I .output_power_up = "low";
defparam \R2Reg_IDEX[2]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[3]~I (
	.datain(\R2Reg_IDEX~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[3]));
// synopsys translate_off
defparam \R2Reg_IDEX[3]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[3]~I .input_power_up = "low";
defparam \R2Reg_IDEX[3]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[3]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[3]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[3]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[3]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[3]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[3]~I .operation_mode = "output";
defparam \R2Reg_IDEX[3]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[3]~I .output_power_up = "low";
defparam \R2Reg_IDEX[3]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[4]~I (
	.datain(\R2Reg_IDEX~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[4]));
// synopsys translate_off
defparam \R2Reg_IDEX[4]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[4]~I .input_power_up = "low";
defparam \R2Reg_IDEX[4]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[4]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[4]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[4]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[4]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[4]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[4]~I .operation_mode = "output";
defparam \R2Reg_IDEX[4]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[4]~I .output_power_up = "low";
defparam \R2Reg_IDEX[4]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[5]~I (
	.datain(\R2Reg_IDEX~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[5]));
// synopsys translate_off
defparam \R2Reg_IDEX[5]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[5]~I .input_power_up = "low";
defparam \R2Reg_IDEX[5]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[5]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[5]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[5]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[5]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[5]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[5]~I .operation_mode = "output";
defparam \R2Reg_IDEX[5]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[5]~I .output_power_up = "low";
defparam \R2Reg_IDEX[5]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[6]~I (
	.datain(\R2Reg_IDEX~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[6]));
// synopsys translate_off
defparam \R2Reg_IDEX[6]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[6]~I .input_power_up = "low";
defparam \R2Reg_IDEX[6]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[6]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[6]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[6]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[6]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[6]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[6]~I .operation_mode = "output";
defparam \R2Reg_IDEX[6]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[6]~I .output_power_up = "low";
defparam \R2Reg_IDEX[6]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[7]~I (
	.datain(\R2Reg_IDEX~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[7]));
// synopsys translate_off
defparam \R2Reg_IDEX[7]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[7]~I .input_power_up = "low";
defparam \R2Reg_IDEX[7]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[7]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[7]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[7]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[7]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[7]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[7]~I .operation_mode = "output";
defparam \R2Reg_IDEX[7]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[7]~I .output_power_up = "low";
defparam \R2Reg_IDEX[7]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[8]~I (
	.datain(\R2Reg_IDEX~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[8]));
// synopsys translate_off
defparam \R2Reg_IDEX[8]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[8]~I .input_power_up = "low";
defparam \R2Reg_IDEX[8]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[8]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[8]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[8]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[8]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[8]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[8]~I .operation_mode = "output";
defparam \R2Reg_IDEX[8]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[8]~I .output_power_up = "low";
defparam \R2Reg_IDEX[8]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[9]~I (
	.datain(\R2Reg_IDEX~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[9]));
// synopsys translate_off
defparam \R2Reg_IDEX[9]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[9]~I .input_power_up = "low";
defparam \R2Reg_IDEX[9]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[9]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[9]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[9]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[9]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[9]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[9]~I .operation_mode = "output";
defparam \R2Reg_IDEX[9]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[9]~I .output_power_up = "low";
defparam \R2Reg_IDEX[9]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[10]~I (
	.datain(\R2Reg_IDEX~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[10]));
// synopsys translate_off
defparam \R2Reg_IDEX[10]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[10]~I .input_power_up = "low";
defparam \R2Reg_IDEX[10]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[10]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[10]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[10]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[10]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[10]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[10]~I .operation_mode = "output";
defparam \R2Reg_IDEX[10]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[10]~I .output_power_up = "low";
defparam \R2Reg_IDEX[10]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[11]~I (
	.datain(\R2Reg_IDEX~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[11]));
// synopsys translate_off
defparam \R2Reg_IDEX[11]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[11]~I .input_power_up = "low";
defparam \R2Reg_IDEX[11]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[11]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[11]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[11]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[11]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[11]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[11]~I .operation_mode = "output";
defparam \R2Reg_IDEX[11]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[11]~I .output_power_up = "low";
defparam \R2Reg_IDEX[11]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[12]~I (
	.datain(\R2Reg_IDEX~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[12]));
// synopsys translate_off
defparam \R2Reg_IDEX[12]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[12]~I .input_power_up = "low";
defparam \R2Reg_IDEX[12]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[12]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[12]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[12]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[12]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[12]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[12]~I .operation_mode = "output";
defparam \R2Reg_IDEX[12]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[12]~I .output_power_up = "low";
defparam \R2Reg_IDEX[12]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[13]~I (
	.datain(\R2Reg_IDEX~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[13]));
// synopsys translate_off
defparam \R2Reg_IDEX[13]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[13]~I .input_power_up = "low";
defparam \R2Reg_IDEX[13]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[13]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[13]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[13]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[13]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[13]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[13]~I .operation_mode = "output";
defparam \R2Reg_IDEX[13]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[13]~I .output_power_up = "low";
defparam \R2Reg_IDEX[13]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[14]~I (
	.datain(\R2Reg_IDEX~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[14]));
// synopsys translate_off
defparam \R2Reg_IDEX[14]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[14]~I .input_power_up = "low";
defparam \R2Reg_IDEX[14]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[14]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[14]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[14]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[14]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[14]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[14]~I .operation_mode = "output";
defparam \R2Reg_IDEX[14]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[14]~I .output_power_up = "low";
defparam \R2Reg_IDEX[14]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2Reg_IDEX[15]~I (
	.datain(\R2Reg_IDEX~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2Reg_IDEX[15]));
// synopsys translate_off
defparam \R2Reg_IDEX[15]~I .input_async_reset = "none";
defparam \R2Reg_IDEX[15]~I .input_power_up = "low";
defparam \R2Reg_IDEX[15]~I .input_register_mode = "none";
defparam \R2Reg_IDEX[15]~I .input_sync_reset = "none";
defparam \R2Reg_IDEX[15]~I .oe_async_reset = "none";
defparam \R2Reg_IDEX[15]~I .oe_power_up = "low";
defparam \R2Reg_IDEX[15]~I .oe_register_mode = "none";
defparam \R2Reg_IDEX[15]~I .oe_sync_reset = "none";
defparam \R2Reg_IDEX[15]~I .operation_mode = "output";
defparam \R2Reg_IDEX[15]~I .output_async_reset = "none";
defparam \R2Reg_IDEX[15]~I .output_power_up = "low";
defparam \R2Reg_IDEX[15]~I .output_register_mode = "none";
defparam \R2Reg_IDEX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[0]~I (
	.datain(\immediate16_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[0]));
// synopsys translate_off
defparam \immediate16_IDEX[0]~I .input_async_reset = "none";
defparam \immediate16_IDEX[0]~I .input_power_up = "low";
defparam \immediate16_IDEX[0]~I .input_register_mode = "none";
defparam \immediate16_IDEX[0]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[0]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[0]~I .oe_power_up = "low";
defparam \immediate16_IDEX[0]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[0]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[0]~I .operation_mode = "output";
defparam \immediate16_IDEX[0]~I .output_async_reset = "none";
defparam \immediate16_IDEX[0]~I .output_power_up = "low";
defparam \immediate16_IDEX[0]~I .output_register_mode = "none";
defparam \immediate16_IDEX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[1]~I (
	.datain(\immediate16_IDEX~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[1]));
// synopsys translate_off
defparam \immediate16_IDEX[1]~I .input_async_reset = "none";
defparam \immediate16_IDEX[1]~I .input_power_up = "low";
defparam \immediate16_IDEX[1]~I .input_register_mode = "none";
defparam \immediate16_IDEX[1]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[1]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[1]~I .oe_power_up = "low";
defparam \immediate16_IDEX[1]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[1]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[1]~I .operation_mode = "output";
defparam \immediate16_IDEX[1]~I .output_async_reset = "none";
defparam \immediate16_IDEX[1]~I .output_power_up = "low";
defparam \immediate16_IDEX[1]~I .output_register_mode = "none";
defparam \immediate16_IDEX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[2]~I (
	.datain(\immediate16_IDEX~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[2]));
// synopsys translate_off
defparam \immediate16_IDEX[2]~I .input_async_reset = "none";
defparam \immediate16_IDEX[2]~I .input_power_up = "low";
defparam \immediate16_IDEX[2]~I .input_register_mode = "none";
defparam \immediate16_IDEX[2]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[2]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[2]~I .oe_power_up = "low";
defparam \immediate16_IDEX[2]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[2]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[2]~I .operation_mode = "output";
defparam \immediate16_IDEX[2]~I .output_async_reset = "none";
defparam \immediate16_IDEX[2]~I .output_power_up = "low";
defparam \immediate16_IDEX[2]~I .output_register_mode = "none";
defparam \immediate16_IDEX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[3]~I (
	.datain(\immediate16_IDEX~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[3]));
// synopsys translate_off
defparam \immediate16_IDEX[3]~I .input_async_reset = "none";
defparam \immediate16_IDEX[3]~I .input_power_up = "low";
defparam \immediate16_IDEX[3]~I .input_register_mode = "none";
defparam \immediate16_IDEX[3]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[3]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[3]~I .oe_power_up = "low";
defparam \immediate16_IDEX[3]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[3]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[3]~I .operation_mode = "output";
defparam \immediate16_IDEX[3]~I .output_async_reset = "none";
defparam \immediate16_IDEX[3]~I .output_power_up = "low";
defparam \immediate16_IDEX[3]~I .output_register_mode = "none";
defparam \immediate16_IDEX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[4]~I (
	.datain(\immediate16_IDEX~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[4]));
// synopsys translate_off
defparam \immediate16_IDEX[4]~I .input_async_reset = "none";
defparam \immediate16_IDEX[4]~I .input_power_up = "low";
defparam \immediate16_IDEX[4]~I .input_register_mode = "none";
defparam \immediate16_IDEX[4]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[4]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[4]~I .oe_power_up = "low";
defparam \immediate16_IDEX[4]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[4]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[4]~I .operation_mode = "output";
defparam \immediate16_IDEX[4]~I .output_async_reset = "none";
defparam \immediate16_IDEX[4]~I .output_power_up = "low";
defparam \immediate16_IDEX[4]~I .output_register_mode = "none";
defparam \immediate16_IDEX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[5]~I (
	.datain(\immediate16_IDEX~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[5]));
// synopsys translate_off
defparam \immediate16_IDEX[5]~I .input_async_reset = "none";
defparam \immediate16_IDEX[5]~I .input_power_up = "low";
defparam \immediate16_IDEX[5]~I .input_register_mode = "none";
defparam \immediate16_IDEX[5]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[5]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[5]~I .oe_power_up = "low";
defparam \immediate16_IDEX[5]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[5]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[5]~I .operation_mode = "output";
defparam \immediate16_IDEX[5]~I .output_async_reset = "none";
defparam \immediate16_IDEX[5]~I .output_power_up = "low";
defparam \immediate16_IDEX[5]~I .output_register_mode = "none";
defparam \immediate16_IDEX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[6]~I (
	.datain(\immediate16_IDEX~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[6]));
// synopsys translate_off
defparam \immediate16_IDEX[6]~I .input_async_reset = "none";
defparam \immediate16_IDEX[6]~I .input_power_up = "low";
defparam \immediate16_IDEX[6]~I .input_register_mode = "none";
defparam \immediate16_IDEX[6]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[6]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[6]~I .oe_power_up = "low";
defparam \immediate16_IDEX[6]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[6]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[6]~I .operation_mode = "output";
defparam \immediate16_IDEX[6]~I .output_async_reset = "none";
defparam \immediate16_IDEX[6]~I .output_power_up = "low";
defparam \immediate16_IDEX[6]~I .output_register_mode = "none";
defparam \immediate16_IDEX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[7]~I (
	.datain(\immediate16_IDEX~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[7]));
// synopsys translate_off
defparam \immediate16_IDEX[7]~I .input_async_reset = "none";
defparam \immediate16_IDEX[7]~I .input_power_up = "low";
defparam \immediate16_IDEX[7]~I .input_register_mode = "none";
defparam \immediate16_IDEX[7]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[7]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[7]~I .oe_power_up = "low";
defparam \immediate16_IDEX[7]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[7]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[7]~I .operation_mode = "output";
defparam \immediate16_IDEX[7]~I .output_async_reset = "none";
defparam \immediate16_IDEX[7]~I .output_power_up = "low";
defparam \immediate16_IDEX[7]~I .output_register_mode = "none";
defparam \immediate16_IDEX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[8]~I (
	.datain(\immediate16_IDEX~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[8]));
// synopsys translate_off
defparam \immediate16_IDEX[8]~I .input_async_reset = "none";
defparam \immediate16_IDEX[8]~I .input_power_up = "low";
defparam \immediate16_IDEX[8]~I .input_register_mode = "none";
defparam \immediate16_IDEX[8]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[8]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[8]~I .oe_power_up = "low";
defparam \immediate16_IDEX[8]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[8]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[8]~I .operation_mode = "output";
defparam \immediate16_IDEX[8]~I .output_async_reset = "none";
defparam \immediate16_IDEX[8]~I .output_power_up = "low";
defparam \immediate16_IDEX[8]~I .output_register_mode = "none";
defparam \immediate16_IDEX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[9]~I (
	.datain(\immediate16_IDEX~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[9]));
// synopsys translate_off
defparam \immediate16_IDEX[9]~I .input_async_reset = "none";
defparam \immediate16_IDEX[9]~I .input_power_up = "low";
defparam \immediate16_IDEX[9]~I .input_register_mode = "none";
defparam \immediate16_IDEX[9]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[9]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[9]~I .oe_power_up = "low";
defparam \immediate16_IDEX[9]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[9]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[9]~I .operation_mode = "output";
defparam \immediate16_IDEX[9]~I .output_async_reset = "none";
defparam \immediate16_IDEX[9]~I .output_power_up = "low";
defparam \immediate16_IDEX[9]~I .output_register_mode = "none";
defparam \immediate16_IDEX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[10]~I (
	.datain(\immediate16_IDEX~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[10]));
// synopsys translate_off
defparam \immediate16_IDEX[10]~I .input_async_reset = "none";
defparam \immediate16_IDEX[10]~I .input_power_up = "low";
defparam \immediate16_IDEX[10]~I .input_register_mode = "none";
defparam \immediate16_IDEX[10]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[10]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[10]~I .oe_power_up = "low";
defparam \immediate16_IDEX[10]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[10]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[10]~I .operation_mode = "output";
defparam \immediate16_IDEX[10]~I .output_async_reset = "none";
defparam \immediate16_IDEX[10]~I .output_power_up = "low";
defparam \immediate16_IDEX[10]~I .output_register_mode = "none";
defparam \immediate16_IDEX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[11]~I (
	.datain(\immediate16_IDEX~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[11]));
// synopsys translate_off
defparam \immediate16_IDEX[11]~I .input_async_reset = "none";
defparam \immediate16_IDEX[11]~I .input_power_up = "low";
defparam \immediate16_IDEX[11]~I .input_register_mode = "none";
defparam \immediate16_IDEX[11]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[11]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[11]~I .oe_power_up = "low";
defparam \immediate16_IDEX[11]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[11]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[11]~I .operation_mode = "output";
defparam \immediate16_IDEX[11]~I .output_async_reset = "none";
defparam \immediate16_IDEX[11]~I .output_power_up = "low";
defparam \immediate16_IDEX[11]~I .output_register_mode = "none";
defparam \immediate16_IDEX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[12]~I (
	.datain(\immediate16_IDEX~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[12]));
// synopsys translate_off
defparam \immediate16_IDEX[12]~I .input_async_reset = "none";
defparam \immediate16_IDEX[12]~I .input_power_up = "low";
defparam \immediate16_IDEX[12]~I .input_register_mode = "none";
defparam \immediate16_IDEX[12]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[12]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[12]~I .oe_power_up = "low";
defparam \immediate16_IDEX[12]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[12]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[12]~I .operation_mode = "output";
defparam \immediate16_IDEX[12]~I .output_async_reset = "none";
defparam \immediate16_IDEX[12]~I .output_power_up = "low";
defparam \immediate16_IDEX[12]~I .output_register_mode = "none";
defparam \immediate16_IDEX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[13]~I (
	.datain(\immediate16_IDEX~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[13]));
// synopsys translate_off
defparam \immediate16_IDEX[13]~I .input_async_reset = "none";
defparam \immediate16_IDEX[13]~I .input_power_up = "low";
defparam \immediate16_IDEX[13]~I .input_register_mode = "none";
defparam \immediate16_IDEX[13]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[13]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[13]~I .oe_power_up = "low";
defparam \immediate16_IDEX[13]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[13]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[13]~I .operation_mode = "output";
defparam \immediate16_IDEX[13]~I .output_async_reset = "none";
defparam \immediate16_IDEX[13]~I .output_power_up = "low";
defparam \immediate16_IDEX[13]~I .output_register_mode = "none";
defparam \immediate16_IDEX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[14]~I (
	.datain(\immediate16_IDEX~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[14]));
// synopsys translate_off
defparam \immediate16_IDEX[14]~I .input_async_reset = "none";
defparam \immediate16_IDEX[14]~I .input_power_up = "low";
defparam \immediate16_IDEX[14]~I .input_register_mode = "none";
defparam \immediate16_IDEX[14]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[14]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[14]~I .oe_power_up = "low";
defparam \immediate16_IDEX[14]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[14]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[14]~I .operation_mode = "output";
defparam \immediate16_IDEX[14]~I .output_async_reset = "none";
defparam \immediate16_IDEX[14]~I .output_power_up = "low";
defparam \immediate16_IDEX[14]~I .output_register_mode = "none";
defparam \immediate16_IDEX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \immediate16_IDEX[15]~I (
	.datain(\immediate16_IDEX~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(immediate16_IDEX[15]));
// synopsys translate_off
defparam \immediate16_IDEX[15]~I .input_async_reset = "none";
defparam \immediate16_IDEX[15]~I .input_power_up = "low";
defparam \immediate16_IDEX[15]~I .input_register_mode = "none";
defparam \immediate16_IDEX[15]~I .input_sync_reset = "none";
defparam \immediate16_IDEX[15]~I .oe_async_reset = "none";
defparam \immediate16_IDEX[15]~I .oe_power_up = "low";
defparam \immediate16_IDEX[15]~I .oe_register_mode = "none";
defparam \immediate16_IDEX[15]~I .oe_sync_reset = "none";
defparam \immediate16_IDEX[15]~I .operation_mode = "output";
defparam \immediate16_IDEX[15]~I .output_async_reset = "none";
defparam \immediate16_IDEX[15]~I .output_power_up = "low";
defparam \immediate16_IDEX[15]~I .output_register_mode = "none";
defparam \immediate16_IDEX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1AD_IDEX[0]~I (
	.datain(\R1AD_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1AD_IDEX[0]));
// synopsys translate_off
defparam \R1AD_IDEX[0]~I .input_async_reset = "none";
defparam \R1AD_IDEX[0]~I .input_power_up = "low";
defparam \R1AD_IDEX[0]~I .input_register_mode = "none";
defparam \R1AD_IDEX[0]~I .input_sync_reset = "none";
defparam \R1AD_IDEX[0]~I .oe_async_reset = "none";
defparam \R1AD_IDEX[0]~I .oe_power_up = "low";
defparam \R1AD_IDEX[0]~I .oe_register_mode = "none";
defparam \R1AD_IDEX[0]~I .oe_sync_reset = "none";
defparam \R1AD_IDEX[0]~I .operation_mode = "output";
defparam \R1AD_IDEX[0]~I .output_async_reset = "none";
defparam \R1AD_IDEX[0]~I .output_power_up = "low";
defparam \R1AD_IDEX[0]~I .output_register_mode = "none";
defparam \R1AD_IDEX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1AD_IDEX[1]~I (
	.datain(\R1AD_IDEX~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1AD_IDEX[1]));
// synopsys translate_off
defparam \R1AD_IDEX[1]~I .input_async_reset = "none";
defparam \R1AD_IDEX[1]~I .input_power_up = "low";
defparam \R1AD_IDEX[1]~I .input_register_mode = "none";
defparam \R1AD_IDEX[1]~I .input_sync_reset = "none";
defparam \R1AD_IDEX[1]~I .oe_async_reset = "none";
defparam \R1AD_IDEX[1]~I .oe_power_up = "low";
defparam \R1AD_IDEX[1]~I .oe_register_mode = "none";
defparam \R1AD_IDEX[1]~I .oe_sync_reset = "none";
defparam \R1AD_IDEX[1]~I .operation_mode = "output";
defparam \R1AD_IDEX[1]~I .output_async_reset = "none";
defparam \R1AD_IDEX[1]~I .output_power_up = "low";
defparam \R1AD_IDEX[1]~I .output_register_mode = "none";
defparam \R1AD_IDEX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1AD_IDEX[2]~I (
	.datain(\R1AD_IDEX~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1AD_IDEX[2]));
// synopsys translate_off
defparam \R1AD_IDEX[2]~I .input_async_reset = "none";
defparam \R1AD_IDEX[2]~I .input_power_up = "low";
defparam \R1AD_IDEX[2]~I .input_register_mode = "none";
defparam \R1AD_IDEX[2]~I .input_sync_reset = "none";
defparam \R1AD_IDEX[2]~I .oe_async_reset = "none";
defparam \R1AD_IDEX[2]~I .oe_power_up = "low";
defparam \R1AD_IDEX[2]~I .oe_register_mode = "none";
defparam \R1AD_IDEX[2]~I .oe_sync_reset = "none";
defparam \R1AD_IDEX[2]~I .operation_mode = "output";
defparam \R1AD_IDEX[2]~I .output_async_reset = "none";
defparam \R1AD_IDEX[2]~I .output_power_up = "low";
defparam \R1AD_IDEX[2]~I .output_register_mode = "none";
defparam \R1AD_IDEX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2AD_IDEX[0]~I (
	.datain(\R2AD_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2AD_IDEX[0]));
// synopsys translate_off
defparam \R2AD_IDEX[0]~I .input_async_reset = "none";
defparam \R2AD_IDEX[0]~I .input_power_up = "low";
defparam \R2AD_IDEX[0]~I .input_register_mode = "none";
defparam \R2AD_IDEX[0]~I .input_sync_reset = "none";
defparam \R2AD_IDEX[0]~I .oe_async_reset = "none";
defparam \R2AD_IDEX[0]~I .oe_power_up = "low";
defparam \R2AD_IDEX[0]~I .oe_register_mode = "none";
defparam \R2AD_IDEX[0]~I .oe_sync_reset = "none";
defparam \R2AD_IDEX[0]~I .operation_mode = "output";
defparam \R2AD_IDEX[0]~I .output_async_reset = "none";
defparam \R2AD_IDEX[0]~I .output_power_up = "low";
defparam \R2AD_IDEX[0]~I .output_register_mode = "none";
defparam \R2AD_IDEX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2AD_IDEX[1]~I (
	.datain(\R2AD_IDEX~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2AD_IDEX[1]));
// synopsys translate_off
defparam \R2AD_IDEX[1]~I .input_async_reset = "none";
defparam \R2AD_IDEX[1]~I .input_power_up = "low";
defparam \R2AD_IDEX[1]~I .input_register_mode = "none";
defparam \R2AD_IDEX[1]~I .input_sync_reset = "none";
defparam \R2AD_IDEX[1]~I .oe_async_reset = "none";
defparam \R2AD_IDEX[1]~I .oe_power_up = "low";
defparam \R2AD_IDEX[1]~I .oe_register_mode = "none";
defparam \R2AD_IDEX[1]~I .oe_sync_reset = "none";
defparam \R2AD_IDEX[1]~I .operation_mode = "output";
defparam \R2AD_IDEX[1]~I .output_async_reset = "none";
defparam \R2AD_IDEX[1]~I .output_power_up = "low";
defparam \R2AD_IDEX[1]~I .output_register_mode = "none";
defparam \R2AD_IDEX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2AD_IDEX[2]~I (
	.datain(\R2AD_IDEX~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2AD_IDEX[2]));
// synopsys translate_off
defparam \R2AD_IDEX[2]~I .input_async_reset = "none";
defparam \R2AD_IDEX[2]~I .input_power_up = "low";
defparam \R2AD_IDEX[2]~I .input_register_mode = "none";
defparam \R2AD_IDEX[2]~I .input_sync_reset = "none";
defparam \R2AD_IDEX[2]~I .oe_async_reset = "none";
defparam \R2AD_IDEX[2]~I .oe_power_up = "low";
defparam \R2AD_IDEX[2]~I .oe_register_mode = "none";
defparam \R2AD_IDEX[2]~I .oe_sync_reset = "none";
defparam \R2AD_IDEX[2]~I .operation_mode = "output";
defparam \R2AD_IDEX[2]~I .output_async_reset = "none";
defparam \R2AD_IDEX[2]~I .output_power_up = "low";
defparam \R2AD_IDEX[2]~I .output_register_mode = "none";
defparam \R2AD_IDEX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[0]~I (
	.datain(\jumpShortAddr_IDEX~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[0]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[0]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[0]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[0]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[0]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[0]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[0]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[0]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[0]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[0]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[0]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[0]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[0]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[1]~I (
	.datain(\jumpShortAddr_IDEX~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[1]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[1]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[1]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[1]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[1]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[1]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[1]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[1]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[1]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[1]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[1]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[1]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[1]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[2]~I (
	.datain(\jumpShortAddr_IDEX~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[2]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[2]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[2]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[2]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[2]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[2]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[2]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[2]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[2]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[2]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[2]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[2]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[2]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[3]~I (
	.datain(\jumpShortAddr_IDEX~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[3]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[3]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[3]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[3]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[3]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[3]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[3]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[3]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[3]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[3]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[3]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[3]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[3]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[4]~I (
	.datain(\jumpShortAddr_IDEX~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[4]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[4]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[4]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[4]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[4]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[4]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[4]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[4]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[4]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[4]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[4]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[4]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[4]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[5]~I (
	.datain(\jumpShortAddr_IDEX~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[5]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[5]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[5]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[5]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[5]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[5]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[5]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[5]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[5]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[5]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[5]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[5]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[5]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[6]~I (
	.datain(\jumpShortAddr_IDEX~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[6]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[6]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[6]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[6]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[6]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[6]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[6]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[6]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[6]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[6]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[6]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[6]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[6]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[7]~I (
	.datain(\jumpShortAddr_IDEX~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[7]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[7]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[7]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[7]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[7]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[7]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[7]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[7]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[7]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[7]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[7]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[7]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[7]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[8]~I (
	.datain(\jumpShortAddr_IDEX~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[8]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[8]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[8]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[8]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[8]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[8]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[8]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[8]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[8]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[8]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[8]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[8]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[8]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[9]~I (
	.datain(\jumpShortAddr_IDEX~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[9]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[9]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[9]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[9]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[9]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[9]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[9]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[9]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[9]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[9]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[9]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[9]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[9]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[10]~I (
	.datain(\jumpShortAddr_IDEX~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[10]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[10]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[10]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[10]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[10]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[10]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[10]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[10]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[10]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[10]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[10]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[10]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[10]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \jumpShortAddr_IDEX[11]~I (
	.datain(\jumpShortAddr_IDEX~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(jumpShortAddr_IDEX[11]));
// synopsys translate_off
defparam \jumpShortAddr_IDEX[11]~I .input_async_reset = "none";
defparam \jumpShortAddr_IDEX[11]~I .input_power_up = "low";
defparam \jumpShortAddr_IDEX[11]~I .input_register_mode = "none";
defparam \jumpShortAddr_IDEX[11]~I .input_sync_reset = "none";
defparam \jumpShortAddr_IDEX[11]~I .oe_async_reset = "none";
defparam \jumpShortAddr_IDEX[11]~I .oe_power_up = "low";
defparam \jumpShortAddr_IDEX[11]~I .oe_register_mode = "none";
defparam \jumpShortAddr_IDEX[11]~I .oe_sync_reset = "none";
defparam \jumpShortAddr_IDEX[11]~I .operation_mode = "output";
defparam \jumpShortAddr_IDEX[11]~I .output_async_reset = "none";
defparam \jumpShortAddr_IDEX[11]~I .output_power_up = "low";
defparam \jumpShortAddr_IDEX[11]~I .output_register_mode = "none";
defparam \jumpShortAddr_IDEX[11]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
