Alexander Aiken , Alexandru Nicolau, Loop Quantization: an Analysis and Algorithm, Cornell University, Ithaca, NY, 1987
ALLEN, F., ROSEN, B, AND ZADECK, K., ED. Optimization in compi}ers. To appear.
Marc Auslander , Martin Hopkins, An overview of the PL.8 compiler, Proceedings of the 1982 SIGPLAN symposium on Compiler construction, p.22-31, June 23-25, 1982, Boston, Massachusetts, USA[doi>10.1145/800230.806977]
David Bernstein , Izidor Gertner, Scheduling expressions on a pipelined processor with a maximal delay of one cycle, ACM Transactions on Programming Languages and Systems (TOPLAS), v.11 n.1, p.57-66, Jan. 1989[doi>10.1145/59287.59291]
David Bernstein , Micheal Rodeh , Izidor Gertner, Approximation algorithms for scheduling arithmetic expressions on pipelined machines, Journal of Algorithms, v.10 n.1, p.120-139, Mar. 1989[doi>10.1016/0196-6774(89)90027-8]
BRUNO, J., JONES, J. W. III, AND SO, K. Determmistic scheduling wlth pipehnes processors. IEEE Trans. Comput. C-29 (1980), 308-316.
DAVE, A. Code generation for the Intel 80860. M.S. thesis, Indian Institute of Science, Bangalore. India, 1991.
John R. Ellis, Bulldog: a compiler for VLSI architectures, MIT Press, Cambridge, MA, 1986
FISHER, J.A. Trace scheduling: A technique for global microcode compaction. IEEE Trans. Comput. C-30, 7 (July 1981), 478 490.
Harold N. Gabow, Scheduling Uet systems on two uniform processors and length two pipelines, SIAM Journal on Computing, v.17 n.4, p.810-829, August 1988[doi>10.1137/0217051]
GAREY, M. R., AND JOHNSON, D. S. Computers and Intractab~l~ty W. H. Freeman, San Francisco, 1979.
J. R. Goodman , W.-C. Hsu, Code scheduling and register allocation in large basic blocks, Proceedings of the 2nd international conference on Supercomputing, p.442-452, June 1988, St. Malo, France[doi>10.1145/55364.55407]
Philip B. Gibbons , Steven S. Muchnick, Efficient instruction scheduling for a pipelined architecture, Proceedings of the 1986 SIGPLAN symposium on Compiler construction, p.11-16, June 25-27, 1986, Palo Alto, California, USA[doi>10.1145/12276.13312]
GRAHAM, R.L. Bounds for certain multiprocessor anomahes. Bell Syst. Tech. J. 45 (1966), 1563-1581.
GROSS~ T. Personal communication.
John L. Hennessy , Thomas R. Gross, Code generation and reorganization in the presence of pipeline constraints, Proceedings of the 9th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.120-127, January 25-27, 1982, Albuquerque, New Mexico[doi>10.1145/582153.582166]
John L. Hennessy , Thomas Gross, Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems (TOPLAS), v.5 n.3, p.422-448, July 1983[doi>10.1145/2166.357217]
HENNESSY, J. JOuPPI, N. OEILL, J., BASKETT, F., STRONG, A., GROSS, T., ROWnN, C., AND LEONARD, J. The MIPS machine. In Proceedzngs IEEE Coupcon (San Francisco Feb. 1982), 2-7.
Manolis G. H. Katevenis, Reduced instruction set computer architectures for VLSI, Massachusetts Institute of Technology, Cambridge, MA, 1985
LAWLER, E. LENST~A, J. K., MARTEL, C., SIMONS, B., AND STOCKMEYER, L. Pipeline scheduling: A survey. Tech. Rep. RJ 5738, IBM Research Div., San Jose, Calif., 1987.
Joseph Y-T. Leung , Oliver Vornberger , James D. Witthoff, On some variants of the bandwidth minimization problem, SIAM Journal on Computing, v.13 n.3, p.650-667, August 1984[doi>10.1137/0213040]
A. Nicolau, Loop quantization of unwinding done right, Proceedings of the 1st International Conference on Supercomputing, p.294-308, March 1988, Athens, Greece
Krishna SSV. Palem, On the Complexity of Precedence Constrained Scheduling, University of Texas at Austin, Austin, TX, 1986
PAPADIMITRIOU, C., AND YANNAKAKIS, M. Scheduling interval-ordered tasks. SIAM J. Coinput. B (l~Wg)~ 4,05-409.
David A. Patterson, Reduced instruction set computers, Communications of the ACM, v.28 n.1, p.8-21, Jan. 1985[doi>10.1145/2465.214917]
RADIN, G. The 801 mimcomputer. IBM J. Res. Der. 27 (1983), 237-246.
Richard O Simpson, The IBM RT personal computer, BYTE, v.11 n.11, p.43-78, Oct. 1986
CORPORATE SPARC International, Inc., The SPARC architecture manual: version 8, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
Robert Endre Tarjan, Efficiency of a Good But Not Linear Set Union Algorithm, Journal of the ACM (JACM), v.22 n.2, p.215-225, April 1975[doi>10.1145/321879.321884]
H. S. Warren, Jr., Instruction scheduling for the IBM RISC System/6000 processor, IBM Journal of Research and Development, v.34 n.1, p.85-92, Jan. 1990[doi>10.1147/rd.341.0085]
