
---------- Begin Simulation Statistics ----------
final_tick                                   48788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198419                       # Simulator instruction rate (inst/s)
host_mem_usage                                 818356                       # Number of bytes of host memory used
host_op_rate                                   201401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.35                       # Real time elapsed on the host
host_tick_rate                              138154451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       70045                       # Number of instructions simulated
sim_ops                                         71120                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    48788000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.552561                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    7090                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7420                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               760                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8610                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              77                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               77                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9380                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     249                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     21783                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    21750                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               606                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7771                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6433                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3724                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                70062                       # Number of instructions committed
system.cpu.commit.committedOps                  71137                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        75220                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.945719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.235207                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        52403     69.67%     69.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14577     19.38%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1046      1.39%     90.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          301      0.40%     90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          274      0.36%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          131      0.17%     91.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           35      0.05%     91.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           20      0.03%     91.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6433      8.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        75220                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  111                       # Number of function calls committed.
system.cpu.commit.int_insts                     44624                       # Number of committed integer instructions.
system.cpu.commit.loads                         20015                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            11485     16.14%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     16.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              11      0.02%     16.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     16.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6408      9.01%     25.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            6409      9.01%     34.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     34.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              8      0.01%     34.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     34.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     34.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     34.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     34.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     34.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     34.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        12800     17.99%     52.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            1      0.00%     52.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     52.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     52.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         6400      9.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu          101      0.14%     61.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20015     28.14%     89.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7492     10.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             71137                       # Class of committed instruction
system.cpu.commit.refs                          27507                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     44882                       # Number of committed Vector instructions.
system.cpu.committedInsts                       70045                       # Number of Instructions Simulated
system.cpu.committedOps                         71120                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.393062                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.393062                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 21124                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   159                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 7087                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  77259                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    23123                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     22810                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    616                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1382                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  8369                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        9380                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     24188                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         42625                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   366                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          79265                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.096129                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              32635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7339                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.812333                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              76042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.066279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.206061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    36122     47.50%     47.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15587     20.50%     68.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7504      9.87%     77.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    16829     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                76042                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           21535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  627                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8044                       # Number of branches executed
system.cpu.iew.exec_nop                            33                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.750423                       # Inst execution rate
system.cpu.iew.exec_refs                        28299                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7593                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     206                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 21024                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 7854                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               75009                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 20706                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               755                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 73224                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2062                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    616                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2160                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            61                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               10                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1009                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          362                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          523                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            104                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    108083                       # num instructions consuming a value
system.cpu.iew.wb_count                         72700                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.506407                       # average fanout of values written-back
system.cpu.iew.wb_producers                     54734                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.745053                       # insts written-back per cycle
system.cpu.iew.wb_sent                          72774                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    80437                       # number of integer regfile reads
system.cpu.int_regfile_writes                   12393                       # number of integer regfile writes
system.cpu.ipc                               0.717843                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.717843                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 12950     17.50%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    3      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     17.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   11      0.01%     17.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     17.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6508      8.80%     26.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 6508      8.80%     35.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     35.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   8      0.01%     35.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     35.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     35.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     35.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     35.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     35.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     35.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           12800     17.30%     52.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               1      0.00%     52.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            6400      8.65%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu              102      0.14%     61.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                21042     28.44%     89.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7642     10.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  73979                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       15237                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.205964                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     453      2.97%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    596      3.91%      6.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    497      3.26%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                99      0.65%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     10.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13082     85.86%     96.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   510      3.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  30799                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             135445                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        27718                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             32130                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      74947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     73979                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  29                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                84                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         76042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.972870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.000316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               31222     41.06%     41.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               22733     29.90%     70.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               15825     20.81%     91.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5452      7.17%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 810      1.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           76042                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.758160                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  58415                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             103876                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        44982                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             46704                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                21024                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7854                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  240683                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  19257                       # number of misc regfile writes
system.cpu.numCycles                            97577                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   51981                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                   6503                       # number of predicate regfile writes
system.cpu.rename.BlockCycles                    2878                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 96727                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                    28744                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  11837                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2238                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                323438                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  75863                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              102106                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     25543                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1484                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    616                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   433                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                 16426                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5379                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            82889                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1835                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 58                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     16520                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             29                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups        33200                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups            46216                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       143557                       # The number of ROB reads
system.cpu.rob.rob_writes                      150545                       # The number of ROB writes
system.cpu.timesIdled                             257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    44901                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   38539                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                483                       # Transaction distribution
system.membus.trans_dist::WritebackClean           41                       # Transaction distribution
system.membus.trans_dist::ReadExReq                84                       # Transaction distribution
system.membus.trans_dist::ReadExResp               84                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           155                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        23616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        15296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   38912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               575                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003478                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.058925                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     573     99.65%     99.65% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.35%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 575                       # Request fanout histogram
system.membus.reqLayer0.occupancy              937500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1745500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1262250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20992                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 567                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         430269738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         313519718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             743789456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    430269738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        430269738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        430269738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        313519718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743789456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        41.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000083277500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1157                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 18                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         41                       # Number of write requests accepted
system.mem_ctrls.readBursts                       568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       41                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5056000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15668500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8932.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27682.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      461                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   41                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.120000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.607306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.767375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           24     24.00%     24.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           23     23.00%     47.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     21.00%     68.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      7.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      4.00%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      3.00%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      2.00%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      3.00%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13     13.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean           547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             19                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  36224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       742.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    745.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      48779500                       # Total gap between requests
system.mem_ctrls.avgGap                      80097.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        15296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 428957940.477166533470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 313519717.963433623314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24924161.679101418704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           41                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8623000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7045500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    374496500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26209.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29479.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9134060.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3070200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              99180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         12346770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          8337600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           28350330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.092277                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     21545250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     25682750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               235620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               106260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              963900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         12252150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          8417280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           25663050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.011519                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     21781500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     25446500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        48788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        23743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            23743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        23743                       # number of overall hits
system.cpu.icache.overall_hits::total           23743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23743499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23743499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23743499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23743499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        24188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        24188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        24188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        24188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018398                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018398                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018398                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018398                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53356.177528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53356.177528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53356.177528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53356.177528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18959499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18959499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18959499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18959499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57627.656535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57627.656535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57627.656535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57627.656535                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        23743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           23743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23743499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23743499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        24188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        24188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53356.177528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53356.177528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18959499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18959499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57627.656535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57627.656535                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           207.012792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               24071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.387195                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   207.012792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.404322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.404322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             48704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            48704                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        52432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            52432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        52436                       # number of overall hits
system.cpu.dcache.overall_hits::total           52436                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          912                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            912                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          914                       # number of overall misses
system.cpu.dcache.overall_misses::total           914                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46700998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46700998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46700998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46700998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        53344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        53344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        53350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        53350                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017097                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017132                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51207.234649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51207.234649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51095.183807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51095.183807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1706                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                63                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.079365                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          669                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          245                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14505999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14505999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14647999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14647999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004555                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004555                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59695.469136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59695.469136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59787.751020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59787.751020                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        38956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           38956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22627000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22627000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012923                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44366.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44366.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8874000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58381.578947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58381.578947                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13476                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13476                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24000998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24000998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60762.020253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60762.020253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5565999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5565999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66261.892857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66261.892857                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       142000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       142000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        71000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        71000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data        73000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total        73000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 10428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 10428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        66000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        66000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data  9428.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total  9428.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        59000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        59000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        50500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        50500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        50500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     48788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           177.733758                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               52710                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            214.268293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   177.733758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.173568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.173568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            107006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           107006                       # Number of data accesses

---------- End Simulation Statistics   ----------
