#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 16 22:04:44 2023
# Process ID: 10124
# Current directory: D:/csw/Desk/CS202/CPU/simple-cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17812 D:\csw\Desk\CS202\CPU\simple-cpu\cpu\cpu.xpr
# Log file: D:/csw/Desk/CS202/CPU/simple-cpu/cpu/vivado.log
# Journal file: D:/csw/Desk/CS202/CPU/simple-cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
catch { config_ip_cache -export [get_ips -all IMem] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
reset_run IMem_synth_1
launch_runs -jobs 8 IMem_synth_1
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
catch { [ delete_ip_run [get_ips -all RAM] ] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source sim.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source sim.tcl
set_property -dict [list CONFIG.Coe_File {D:/csw/Desk/CS202/CPU/simple-cpu/coe/prgmip32.coe}] [get_ips IMem]
generate_target all [get_files  D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
catch { config_ip_cache -export [get_ips -all IMem] }
export_ip_user_files -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
reset_run IMem_synth_1
launch_runs -jobs 8 IMem_synth_1
export_simulation -of_objects [get_files D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/csw/Desk/CS202/CPU/simple-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
close_sim
