(wiring 
# Wiring file created by Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
 (resolution MIL 100)
# Net BACKPLANE_IN<1> 
 (wire (path BOTTOM 700  860000 1242090 860000 1190000))
 (wire (path TOP 700  860000 1242090 859990 1242100 830750 1242100
     830250 1242600 830250 1245000))
   (via VIA 860000 1242090)
# Net BACKPLANE_IN<2> 
 (wire (path BOTTOM 700  850000 1218600 850000 1190000))
 (wire (path TOP 700  850000 1218600 846400 1218600 835000 1230000
     835000 1231500 831500 1235000 830250 1235000))
   (via VIA 850000 1218600)
# Net BACKPLANE_IN<3> 
 (wire (path BOTTOM 700  840140 1234110 840140 1190140 840000 1190000))
 (wire (path TOP 700  840140 1234110 845510 1234110 846400 1235000
     849750 1235000))
   (via VIA 840140 1234110)
# Net BACKPLANE_IN<4> 
 (wire (path BOTTOM 700  834450 1245000 834450 1194450 830000 1190000))
 (wire (path TOP 700  834450 1245000 849750 1245000))
   (via VIA 834450 1245000)
# Net BACKPLANE_IN<5> 
 (wire (path TOP 700  780250 1245000 783600 1245000 783600 1238240
     782810 1237450 774950 1237450 772500 1235000 772500 1210000
     797250 1185250 854750 1185250 860000 1180000))
# Net BACKPLANE_IN<6> 
 (wire (path BOTTOM 700  787250 1235000 787250 1204850 818750 1173350
     843350 1173350 850000 1180000))
 (wire (path TOP 700  787250 1235000 780250 1235000))
   (via VIA 787250 1235000)
# Net BACKPLANE_IN<7> 
 (wire (path BOTTOM 700  805260 1235000 805260 1189150 818260 1176150
     836150 1176150 840000 1180000))
 (wire (path TOP 700  805260 1235000 799750 1235000))
   (via VIA 805260 1235000)
# Net BACKPLANE_IN<8> 
 (wire (path BOTTOM 700  810000 1245000 813720 1245000 825250 1233470
     825250 1184750 830000 1180000))
 (wire (path TOP 700  810000 1245000 799750 1245000))
   (via VIA 810000 1245000)
# Net BACKPLANE_IN<9> 
 (wire (path BOTTOM 700  814750 1205610 814750 1185250 820000 1180000))
 (wire (path TOP 700  814750 1205610 846200 1205610 865700 1225110
     865700 1231500 876700 1242500 880250 1242500))
   (via VIA 814750 1205610)
# Net BACKPLANE_IN<10> 
 (wire (path TOP 700  899750 1232500 903500 1232500 904500 1231500
     904500 1209510 891640 1196650 826650 1196650 820000 1190000))
# Net BACKPLANE_OUT<1> 
 (wire (path TOP 700  830250 1255000 826550 1255000 826550 1263550))
 (wire (path TOP 700  830250 1255000 834000 1255000 835000 1254000
     835000 1251000 834000 1250000 830250 1250000))
 (wire (path BOTTOM 700  826550 1263550 810000 1280100 810000 1290000))
   (via VIA 826550 1263550)
# Net BACKPLANE_OUT<2> 
 (wire (path TOP 700  825900 1230000 825900 1225790 826690 1225000
     830250 1225000))
 (wire (path TOP 700  825900 1230000 820350 1235550 820350 1289650
     820000 1290000))
 (wire (path TOP 700  825900 1230000 830250 1230000))
# Net BACKPLANE_OUT<3> 
 (wire (path TOP 700  849750 1230000 838500 1230000 837500 1231000
     837500 1235000 835050 1237450 827800 1237450 822710 1242540
     822710 1274750 830000 1282040 830000 1290000))
 (wire (path TOP 700  849750 1230000 849750 1225000))
# Net BACKPLANE_OUT<4> 
 (wire (path TOP 700  846400 1255000 846400 1263340 851590 1268530
     851590 1278410 840000 1290000))
 (wire (path TOP 700  846400 1255000 846400 1250000 849750 1250000))
 (wire (path TOP 700  846400 1255000 849750 1255000))
# Net BACKPLANE_OUT<5> 
 (wire (path TOP 700  785000 1250000 785000 1254000 784000 1255000
     780250 1255000))
 (wire (path TOP 700  785000 1250000 787100 1247900 803400 1247900
     805900 1250400 805900 1295900 810000 1300000))
 (wire (path TOP 700  785000 1250000 780250 1250000))
# Net BACKPLANE_OUT<6> 
 (wire (path BOTTOM 700  791550 1230000 791550 1277250 809550 1295250
     815250 1295250 820000 1300000))
 (wire (path TOP 700  783600 1230000 783600 1225000 780250 1225000))
 (wire (path TOP 700  791550 1230000 783600 1230000))
 (wire (path TOP 700  783600 1230000 780250 1230000))
   (via VIA 791550 1230000)
# Net BACKPLANE_OUT<7> 
 (wire (path TOP 700  796400 1230000 796400 1225000 799750 1225000))
 (wire (path TOP 700  796400 1230000 796400 1241660 797190 1242450
     814200 1242450 815770 1244020 815770 1291250 819770 1295250
     825250 1295250 830000 1300000))
 (wire (path TOP 700  796400 1230000 799750 1230000))
# Net BACKPLANE_OUT<8> 
 (wire (path TOP 700  804500 1255000 804500 1251000 803500 1250000
     799750 1250000))
 (wire (path TOP 700  804500 1255000 804500 1300250 809500 1305250
     834750 1305250 840000 1300000))
 (wire (path TOP 700  804500 1255000 799750 1255000))
# Net BACKPLANE_OUT<9> 
 (wire (path TOP 700  880250 1247500 876550 1247500 869050 1255000
     869050 1263620 846150 1286520 846150 1296150 850000 1300000))
 (wire (path TOP 700  880250 1247500 884000 1247500 885000 1246500
     885000 1238500 884000 1237500 880250 1237500))
# Net BACKPLANE_OUT<10> 
 (wire (path TOP 700  905000 1242500 905900 1243400 905900 1264500
     880400 1290000 850000 1290000))
 (wire (path TOP 700  905000 1242500 899750 1242500))
 (wire (path TOP 700  905000 1242500 905000 1241500 901000 1237500
     899750 1237500))
# Net BCKP_CLK* 
# Net BCKP_CLK_BUFD_N 
# Net BCKP_CLK_BUFD_P 
# Net CAEN_BUFF_CNTRL<0> 
# Net CAEN_BUFF_CNTRL<1> 
# Net CAEN_BUFF_CNTRL<2> 
# Net CAEN_BUFF_CNTRL<3> 
# Net CAEN_BUFF_CNTRL<4> 
# Net CAEN_BUFF_CNTRL<5> 
# Net CAEN_BUFF_CNTRL<6> 
# Net CAEN_BUFF_CNTRL<7> 
# Net CHANGE_CLK2_N 
# Net CHANGE_CLK2_P 
# Net CHOSEN_CLK2_N 
# Net CHOSEN_CLK2_P 
# Net CHOSEN_CLK_N 
# Net CHOSEN_CLK_P 
# Net CLK_BAD_N 
# Net CLK_BAD_P 
# Net CLK_MISSED 
# Net CLK_SEL_ECL_N 
# Net CLK_SEL_ECL_P 
# Net CLK_STATE 
# Net CNTRL_RAW<0> 
 (wire (path TOP 700  300000 1272400 300000 1280000))
 (wire (path BOTTOM 700  305000 1330000 305000 1325000 307050 1325000))
 (wire (path BOTTOM 700  300000 1272400 307050 1272400 307050 1325000))
 (wire (path BOTTOM 700  331950 1325000 307050 1325000))
 (wire (path TOP 700  305000 1330000 301150 1330000 301150 1326160
     293800 1326160))
 (wire (path TOP 700  331950 1325000 347250 1325000))
   (via VIA 331950 1325000)
   (via VIA 300000 1272400)
# Net CNTRL_RAW<1> 
 (wire (path TOP 700  298750 1328720 293800 1328720))
 (wire (path TOP 700  337500 1280000 337500 1274750 367750 1274750
     367750 1330000 347250 1330000))
 (wire (path TOP 700  337500 1280000 337500 1285250 298750 1285250))
 (wire (path TOP 700  298750 1285250 295000 1285250 295000 1280000))
 (wire (path BOTTOM 700  298750 1285250 298750 1328720))
   (via VIA 298750 1328720)
   (via VIA 298750 1285250)
# Net CNTRL_RAW<2> 
 (wire (path TOP 700  287100 1331280 293800 1331280))
 (wire (path TOP 700  305000 1355000 354800 1355000 354800 1335000
     347250 1335000))
 (wire (path BOTTOM 700  305000 1355000 305000 1336400 290000 1336400
     290000 1331280))
 (wire (path BOTTOM 700  290000 1284200 290000 1331280))
 (wire (path BOTTOM 700  287100 1331280 290000 1331280))
 (wire (path TOP 700  290000 1284200 290000 1280000))
   (via VIA 287100 1331280)
   (via VIA 290000 1284200)
# Net CNTRL_RAW<3> 
 (wire (path TOP 700  285000 1284200 285000 1280000))
 (wire (path TOP 700  285000 1333840 293800 1333840))
 (wire (path BOTTOM 700  285000 1333840 285000 1284200))
 (wire (path TOP 700  280000 1355000 280000 1348500 350600 1348500
     350600 1340000 347250 1340000))
 (wire (path BOTTOM 700  280000 1355000 280000 1333840 285000 1333840))
   (via VIA 285000 1284200)
   (via VIA 285000 1333840)
# Net CNTRL_RAW<4> 
 (wire (path BOTTOM 700  255000 1330000 255000 1284200 277950 1284200))
 (wire (path BOTTOM 700  318450 1335000 300800 1335000 300800 1280750
     277950 1280750 277950 1284200))
 (wire (path BOTTOM 700  280000 1284200 277950 1284200))
 (wire (path TOP 700  255000 1330000 258850 1330000 258850 1333840
     266200 1333840))
 (wire (path TOP 700  280000 1284200 280000 1280000))
 (wire (path TOP 700  318450 1335000 327750 1335000))
   (via VIA 280000 1284200)
   (via VIA 318450 1335000)
# Net CNTRL_RAW<5> 
 (wire (path TOP 700  266200 1331280 260250 1331280 260250 1326150
     249750 1326150 249750 1355000 255000 1355000))
 (wire (path TOP 700  266200 1331280 282050 1331280))
 (wire (path TOP 700  282050 1331280 282050 1318140 319000 1318140
     319000 1330000 327750 1330000))
 (wire (path BOTTOM 700  282050 1331280 282050 1288500))
 (wire (path TOP 700  282050 1288500 275000 1288500 275000 1280000))
   (via VIA 282050 1288500)
   (via VIA 282050 1331280)
# Net CNTRL_RAW<6> 
 (wire (path TOP 700  270000 1294650 270000 1280000))
 (wire (path TOP 700  272350 1328720 266200 1328720))
 (wire (path BOTTOM 700  272350 1328720 270000 1328720 270000 1294650))
 (wire (path BOTTOM 700  362500 1322900 362500 1305000))
 (wire (path BOTTOM 700  272350 1328720 272350 1360250 362500 1360250
     362500 1322900))
 (wire (path TOP 700  362500 1322900 324400 1322900 324400 1325000
     327750 1325000))
   (via VIA 362500 1322900)
   (via VIA 270000 1294650)
   (via VIA 272350 1328720)
# Net CNTRL_RAW<7> 
 (wire (path TOP 700  331100 1309950 331100 1293650 362500 1293650
     362500 1280000))
 (wire (path TOP 700  270300 1309950 270300 1326160 266200 1326160))
 (wire (path TOP 700  270300 1309950 265000 1309950 265000 1280000))
 (wire (path TOP 700  331100 1309950 270300 1309950))
 (wire (path TOP 700  331100 1309950 331100 1320000 327750 1320000))
# Net COMP1_THRESH 
# Net COMP2_THRESH 
# Net COUNT 
# Net COUNT_DATA_ECL<0> 
# Net COUNT_DATA_ECL<1> 
# Net COUNT_DATA_ECL<2> 
# Net COUNT_DATA_ECL<3> 
# Net COUNT_DATA_ECL<4> 
# Net COUNT_DATA_ECL<5> 
# Net COUNT_DATA_ECL<6> 
# Net COUNT_DATA_ECL<7> 
# Net DDGT_BITS 
# Net DDGT_TTL 
# Net DEF_CLK_DIV2_N 
# Net DEF_CLK_DIV2_P 
# Net DEF_CLK_DIV4_N 
# Net DEF_CLK_DIV4_P 
# Net DEF_CLK_DIV8_N 
# Net DEF_CLK_DIV8_P 
# Net DEF_CLK_DIVD_N 
# Net DEF_CLK_DIVD_P 
# Net DGT_GATE 
# Net DGT_TTL 
# Net DIVD_CLK_TTL 
# Net ECAL_ACTIVE_ECL_N 
# Net ECAL_ACTIVE_ECL_P 
# Net EN_CLK_DIV_ECL 
# Net FOX_100MHZ_P 
# Net FOX_CLK_LVPECL_N 
# Net FOX_CLK_LVPECL_P 
# Net FUZZD_CLK_N 
# Net FUZZD_CLK_P 
# Net GND 
 (wire (path BOTTOM 700  1232500 982500 1230000 982500 1212500 1000000
     1212500 1007500 1220000 1015000 1240000 1015000))
 (wire (path TOP 700  1245000 993000 1245000 991750 1243140 989890
     1241890 989890 1237500 985500 1237500 983200 1236800 982500
     1232500 982500))
 (wire (path TOP 700  1235000 993000 1235000 994250 1236860 996110
     1238150 996110 1238390 996350 1241610 996350 1241850 996110
     1243140 996110 1245000 994250 1245000 993000))
 (wire (path TOP 700  1235000 993000 1235000 987500)
    (attr fanout))
 (wire (path BOTTOM 700  1162500 1015000 1150000 1015000 1144800 1020200
     1137500 1020200)
    (attr fanout))
 (wire (path TOP 700  1185750 1015000 1183890 1013140 1183890 1011890
     1183650 1011650 1183650 1008390 1183890 1008150 1183890 1006860
     1185750 1005000 1187000 1005000)
    (attr fanout))
 (wire (path TOP 700  1162500 1015000 1172500 1015000)
    (attr fanout))
 (wire (path TOP 700  1170000 1017500 1172500 1015000)
    (attr fanout))
 (wire (path TOP 700  1185750 1015000 1172500 1015000)
    (attr fanout))
 (wire (path TOP 700  1185750 1015000 1187000 1015000)
    (attr fanout))
 (wire (path TOP 700  832500 777500 842750 777500)
    (attr fanout))
 (wire (path TOP 700  266200 1321040 262100 1321040 262100 1267900
     330000 1267900 330000 1245000))
   (via VIA 1235000 987500
    (attr fanout))
   (via VIA 1232500 982500)
   (via VIA 1170000 1017500
    (attr fanout))
   (via VIA 1162500 1015000)
   (via VIA 832500 777500
    (attr fanout))
# Net GNG 
# Net GT_2 
# Net LE_CAEN 
# Net LE_CLKS 
# Net LE_CNTRL_REG 
# Net LE_GEN_UTILS 
# Net LE_GT_DELAYS 
# Net LE_MTCA_MIMIC 
# Net LO_SEL_ECL_N 
 (wire (path TOP 700  857500 958940 857500 963690 892500 963690
     892500 949500))
# Net LO_SEL_ECL_P 
 (wire (path TOP 700  907500 940400 931250 940400 931250 963690
     942500 963690 942500 958940))
 (wire (path TOP 700  907500 940400 874880 940400 860790 926310
     850350 926310 850350 1012500 847000 1012500))
 (wire (path TOP 700  907500 940400 907500 949500))
# Net LO_STAR_RAW 
 (wire (path TOP 700  919500 942500 912500 942500 912500 949500))
 (wire (path TOP 700  912500 949500 912500 992500 922000 992500))
# Net LOAD_COUNT* 
# Net NEG_TRIG1 
# Net NEG_TRIG2 
# Net POS_TRIG1 
# Net POS_TRIG2 
# Net PREP_RETRIG1 
# Net PREP_RETRIG2 
# Net RESET_CLK_DIV_ECL 
# Net RESTART_COUNT 
# Net RETRIG_GATE1 
# Net RETRIG_GATE2 
# Net RIB1_N 
 (wire (path TOP 700  1250000 993000 1250000 991750 1238250 980000
     1230000 980000 1204050 1005950 1204050 1028390 1180700 1051740
     1180700 1060000 1180000 1060000))
# Net RIB1_P 
 (wire (path TOP 700  1257000 1000000 1257000 995040 1239460 977500
     1230000 977500 1202650 1004850 1202650 1027810 1179300 1051160
     1179300 1055250 1176150 1058400 1176150 1061600 1180000 1065450
     1180000 1070000))
# Net RIB2_N 
 (wire (path TOP 700  1175000 1027000 1175000 1022490)
    (attr fanout))
 (wire (path BOTTOM 700  1192570 1005210 1195850 1005210 1195850 1004830
     1195980 1004700 1204790 1004700 1204790 975300 1215250 964840
     1215250 960740 1215990 960000 1220000 960000))
 (wire (path TOP 700  1192060 1015460 1192060 1012180 1192440 1012180
     1193080 1011540 1193080 1007260 1192570 1007260 1192570 1005210))
 (wire (path TOP 700  1192060 1020760 1192060 1015460))
 (wire (path BOTTOM 700  1176060 1040000 1170700 1040000 1170700 1043810
     1190370 1043810 1196540 1037640 1196540 1018500 1194110 1016070
     1194110 1015460 1192060 1015460))
 (wire (path BOTTOM 700  1175000 1022490 1176450 1021040 1177200 1021790
     1190010 1021790 1190010 1020760 1192060 1020760))
   (via VIA 1175000 1022490
    (attr fanout))
   (via VIA 1192570 1005210)
   (via VIA 1192060 1020760)
   (via VIA 1192060 1015460)
# Net RIB2_P 
 (wire (path TOP 700  1165000 1027000 1165000 1022490)
    (attr fanout))
 (wire (path BOTTOM 700  1195000 1002780 1197050 1002780 1197050 1003300
     1203390 1003300 1203390 974720 1213850 964260 1213850 960160
     1220000 954010 1220000 950000))
 (wire (path TOP 700  1194490 1013030 1194490 1010980 1194480 1010980
     1194480 1006200 1195000 1005680 1195000 1002780))
 (wire (path TOP 700  1194490 1023190 1194490 1021140 1194480 1021140
     1194480 1015080 1194490 1015080 1194490 1013030))
 (wire (path BOTTOM 700  1163940 1040000 1169300 1040000 1169300 1045210
     1190950 1045210 1197940 1038220 1197940 1017920 1195940 1015920
     1195940 1014480 1194490 1013030))
 (wire (path BOTTOM 700  1165000 1022490 1172100 1022490 1174150 1024540
     1175850 1024540 1177200 1023190 1194490 1023190))
   (via VIA 1165000 1022490
    (attr fanout))
   (via VIA 1195000 1002780)
   (via VIA 1194490 1023190)
   (via VIA 1194490 1013030)
# Net RIB3_N 
 (wire (path TOP 700  1187000 1020000 1187000 1025240 1197050 1025240
     1197050 964480 1194750 962180 1194750 957820 1198270 954300
     1206150 954300 1206150 948400 1208400 946150 1211600 946150
     1213850 948400 1213850 951600 1211400 954050 1211400 956280
     1210580 957100 1210000 957100 1210000 960000))
# Net RIB3_P 
 (wire (path TOP 700  1180000 1027000 1180000 1026640 1198450 1026640
     1198450 963900 1196150 961600 1196150 958400 1198850 955700
     1210000 955700 1210000 950000))
# Net RIB4_N 
 (wire (path BOTTOM 700  1231550 1040000 1236060 1040000)
    (attr fanout))
 (wire (path TOP 700  1211230 1038270 1213280 1038270 1213280 1039300
     1226250 1039300 1227600 1037950 1229300 1037950 1231350 1040000
     1231550 1040000))
 (wire (path TOP 700  1190000 1060000 1190000 1049420 1200120 1039300
     1207300 1039300 1208330 1038270 1211230 1038270))
 (wire (path BOTTOM 700  1211230 1038270 1211230 1034660 1230300 1034660
     1230630 1034990 1233530 1034990))
 (wire (path TOP 700  1233530 1034990 1235000 1033520 1235000 1027000))
   (via VIA 1231550 1040000
    (attr fanout))
   (via VIA 1211230 1038270)
   (via VIA 1233530 1034990)
# Net RIB4_P 
 (wire (path BOTTOM 700  1228450 1040000 1223940 1040000)
    (attr fanout))
 (wire (path TOP 700  1208800 1040700 1226250 1040700 1227000 1041450
     1228450 1040000))
 (wire (path TOP 700  1190000 1070000 1190000 1065450 1193850 1061600
     1193850 1058400 1191400 1055950 1191400 1050010 1200710 1040700
     1208800 1040700))
 (wire (path BOTTOM 700  1208800 1040700 1208800 1037420 1209180 1037420
     1209320 1037280 1209320 1033260 1229420 1033260 1229420 1032930
     1231470 1032930))
 (wire (path TOP 700  1231470 1032930 1231470 1030350 1230000 1030350
     1230000 1027000))
   (via VIA 1228450 1040000
    (attr fanout))
   (via VIA 1208800 1040700)
   (via VIA 1231470 1032930)
# Net RIB5_N 
 (wire (path TOP 700  1257000 1020000 1260350 1020000 1260350 1021600
     1259850 1022100 1254900 1022100 1254820 1022180 1254820 1051020
     1227800 1078050 1199300 1078050 1199300 1074750 1196150 1071600
     1196150 1068400 1200000 1064550 1200000 1060000))
# Net RIB5_P 
 (wire (path TOP 700  1250000 1027000 1250000 1023650 1251600 1023650
     1252100 1024150 1252100 1029100 1253420 1030420 1253420 1050440
     1227210 1076650 1200700 1076650 1200700 1070000 1200000 1070000))
# Net RIB6_N 
 (wire (path BOTTOM 700  1200000 960000 1200000 980000 1185000 995000
     1185000 1000000 1180000 1005000 1167500 1005000 1166060 1006440
     1166060 1009800))
 (wire (path BOTTOM 700  1166060 1009800 1166060 1010000))
 (wire (path BOTTOM 700  1166060 1009800 1161260 1005000 1145000 1005000))
 (wire (path TOP 700  1145000 1005000 1153000 1005000))
   (via VIA 1145000 1005000)
# Net RIB6_P 
 (wire (path BOTTOM 700  1200000 950000 1195050 954950 1195050 965060
     1197500 967510 1197500 979300 1184300 992500 1170000 992500
     1166060 996440 1166060 1000000))
 (wire (path BOTTOM 700  1166060 1000000 1145000 1000000))
 (wire (path TOP 700  1145000 1000000 1153000 1000000))
   (via VIA 1145000 1000000)
# Net RIB7_N 
 (wire (path TOP 700  1160000 1027000 1160000 1023650 1157900 1023650
     1157900 971690 1173890 955700 1185700 955700 1190000 960000))
# Net RIB7_P 
 (wire (path TOP 700  1153000 1020000 1156500 1020000 1156500 971110
     1173310 954300 1185700 954300 1190000 950000))
# Net RIB8_N 
 (wire (path TOP 700  1223000 1015000 1221750 1015000 1219890 1013140
     1219890 1011890 1218000 1010000 1210000 1010000))
 (wire (path BOTTOM 700  1207500 1052500 1207500 1050440 1205000 1047940
     1205000 1018200 1205700 1017500 1205700 1016800 1206440 1016060
     1210000 1016060))
 (wire (path TOP 700  1210000 1060000 1210000 1055000 1207500 1052500))
 (wire (path BOTTOM 700  1210000 1016060 1210000 1010000))
   (via VIA 1210000 1010000)
   (via VIA 1207500 1052500)
# Net RIB8_P 
 (wire (path TOP 700  1210000 1070000 1215250 1064750 1215250 1056790
     1217910 1054130 1227630 1054130 1237100 1044660 1237100 1007690
     1234410 1005000 1223000 1005000))
 (wire (path TOP 700  1218800 1006850 1218810 1006840 1218810 1006120
     1219650 1005280 1223000 1005280 1223000 1005000))
 (wire (path BOTTOM 700  1236060 1000000 1225650 1000000 1218800 1006850))
   (via VIA 1218800 1006850)
# Net RIB9_N 
 (wire (path TOP 700  1223000 1000000 1219650 1000000 1219650 1001600
     1220150 1002100 1225100 1002100 1226500 1003500 1246390 1003500
     1246390 1003830 1248440 1003830))
 (wire (path BOTTOM 700  1248440 1003830 1248440 1005880 1248770 1005880
     1248770 1049970 1234440 1064300 1224300 1064300 1220000 1060000))
   (via VIA 1248440 1003830)
# Net RIB9_P 
 (wire (path TOP 700  1230000 993000 1230000 1002100 1247270 1002100
     1247600 1001770 1250500 1001770))
 (wire (path BOTTOM 700  1250500 1001770 1250500 1004670 1250170 1005000
     1250170 1050550 1235020 1065700 1224300 1065700 1220000 1070000))
   (via VIA 1250500 1001770)
# Net RIB10_N 
 (wire (path TOP 700  1168450 980000 1168450 988300 1165000 991750
     1165000 993000)
    (net RIB10_N )
    (type route)
    (attr fanout))
 (wire (path BOTTOM 700  1168450 980000 1163940 980000)
    (net RIB10_N )
    (type route)
    (attr fanout))
 (wire (path BOTTOM 700  1180000 960000 1180000 965010 1168450 976560
     1168450 980000)
    (net RIB10_N )
    (type route))
   (via VIA 1168450 980000 (net RIB10_N )
    (type route)
    (attr fanout))
# Net RIB10_P 
 (wire (path TOP 700  1171790 980000 1171790 988540 1175000 991750
     1175000 993000)
    (net RIB10_P )
    (type route)
    (attr fanout))
 (wire (path BOTTOM 700  1180000 950000 1180000 954550 1184950 959500
     1184950 962560 1171790 975720 1171790 980000)
    (net RIB10_P )
    (type route))
 (wire (path BOTTOM 700  1176060 980000 1171790 980000)
    (net RIB10_P )
    (type route)
    (attr fanout))
   (via VIA 1171790 980000 (net RIB10_P )
    (type route)
    (attr fanout))
# Net SET_RETRIG1 
# Net SET_RETRIG2 
# Net SMELLIE_DELAY_BUF_N 
# Net SMELLIE_DELAY_BUF_P 
# Net SPKR 
# Net SR_CLK 
 (wire (path TOP 700  266200 1336400 262100 1336400 262100 1345000
     327750 1345000))
# Net SR_DATA 
# Net SYNC24_2_N 
# Net SYNC24_2_P 
# Net SYNC_2_N 
# Net SYNC_2_P 
# Net TC 
# Net TELLIE_DELAY_BUF_N 
# Net TELLIE_DELAY_BUF_P 
# Net TRIG_GATE1_N 
# Net TRIG_GATE1_P 
# Net TRIG_GATE2_N 
# Net TRIG_GATE2_P 
# Net TRIG_PULS1_N 
# Net TRIG_PULS1_P 
# Net TRIG_PULS2_N 
# Net TRIG_PULS2_P 
# Net UNNAMED_1_74F06_I2_D1 
# Net UNNAMED_1_74F06_I2_Q1 
# Net UNNAMED_1_74F06_I3_Q1 
# Net UNNAMED_1_74F07_I41_A0 
# Net UNNAMED_1_74F07_I41_A1 
# Net UNNAMED_1_74F07_I41_A2 
# Net UNNAMED_1_74F07_I41_A3 
# Net UNNAMED_1_74F07_I41_Y0 
# Net UNNAMED_1_74F07_I41_Y1 
# Net UNNAMED_1_74F07_I41_Y2 
# Net UNNAMED_1_74F07_I41_Y3 
# Net UNNAMED_1_74F164_I1_GND 
 (wire (path TOP 700  347250 1345000 338100 1345000 338100 1342100
     312400 1342100 312400 1327900 315000 1327900 315000 1330000))
# Net UNNAMED_1_74F164_I1_VCC 
 (wire (path TOP 700  315000 1335200 315000 1332100 331100 1332100
     331100 1327100 323000 1327100 323000 1315000 327750 1315000))
# Net UNNAMED_1_74F164_I4_Q0 
# Net UNNAMED_1_74F164_I4_Q1 
# Net UNNAMED_1_74F164_I4_Q2 
# Net UNNAMED_1_74F164_I4_Q3 
# Net UNNAMED_1_74F164_I4_Q4 
# Net UNNAMED_1_74F164_I4_Q5 
# Net UNNAMED_1_74F164_I4_Q6 
# Net UNNAMED_1_74F164_I4_Q7 
# Net UNNAMED_1_74F164_I47_Q0 
# Net UNNAMED_1_74F164_I47_Q1 
# Net UNNAMED_1_74F164_I47_Q2 
# Net UNNAMED_1_74F164_I47_Q3 
# Net UNNAMED_1_74F164_I47_Q7 
# Net UNNAMED_1_74F164_I49_Q0 
# Net UNNAMED_1_74F164_I49_Q1 
# Net UNNAMED_1_74F164_I49_Q2 
# Net UNNAMED_1_74F164_I49_Q3 
# Net UNNAMED_1_74F164_I49_Q4 
# Net UNNAMED_1_74F164_I49_Q5 
# Net UNNAMED_1_74F164_I49_Q6 
# Net UNNAMED_1_74F164_I49_Q7 
# Net UNNAMED_1_7815SL_I15_INPUT 
# Net UNNAMED_1_7915L_I16_INPUT 
# Net UNNAMED_1_AD7243_I2_REFIN 
# Net UNNAMED_1_AD7243_I2_VDD 
# Net UNNAMED_1_AD7243_I2_VSS 
# Net UNNAMED_1_AD8009_I1_IN 
 (wire (path TOP 700  844000 782500 847500 782500 850000 780000
     850000 767500 846060 763560 846060 760000))
 (wire (path TOP 700  844000 782500 842750 782500))
 (wire (path TOP 700  844000 782500 851060 789560 851060 807500))
# Net UNNAMED_1_AD8009_I1_V 
 (wire (path TOP 700  862250 782500 877000 782500 879500 785000
     880000 785000))
# Net UNNAMED_1_AD8009_I1_V_1 
 (wire (path TOP 700  842750 772500 825310 772500 825110 772300
     822500 772300))
# Net UNNAMED_1_AD96687_I1_Q1 
# Net UNNAMED_1_AD96687_I1_Q1_1 
# Net UNNAMED_1_AD96687_I1_Q2 
# Net UNNAMED_1_AD96687_I1_Q2_1 
# Net UNNAMED_1_CAENBUFFER_I5_INANAL 
# Net UNNAMED_1_CAENBUFFER_I18_INANAL 
# Net UNNAMED_1_CAENBUFFER_I19_INANAL 
# Net UNNAMED_1_CAENBUFFER_I20_INANAL 
# Net UNNAMED_1_CAENCOMS_I8_DATARDY 
# Net UNNAMED_1_CAENCOMS_I8_GT2P 
# Net UNNAMED_1_CAENCOMS_I8_GTTTL 
# Net UNNAMED_1_CAENCOMS_I8_SYNC24TTL 
# Net UNNAMED_1_CAENCOMS_I8_SYNCTTL 
# Net UNNAMED_1_CHANGECLKS_I3_BCKPC_1 
# Net UNNAMED_1_CHANGECLKS_I3_BCKPC_2 
# Net UNNAMED_1_CHANGECLKS_I3_BCKPC_3 
# Net UNNAMED_1_CHANGECLKS_I3_BCKPCLK 
# Net UNNAMED_1_CHANGECLKS_I3_CHANG_1 
# Net UNNAMED_1_CHANGECLKS_I3_CHANGEC 
# Net UNNAMED_1_CHANGECLKS_I3_DEFAU_1 
# Net UNNAMED_1_CHANGECLKS_I3_DEFAULT 
# Net UNNAMED_1_CLOCKS_I2_BCKPUSED 
# Net UNNAMED_1_CLOCKS_I2_CLK100TTL 
# Net UNNAMED_1_CLOCKS_I2_CLKSEL 
# Net UNNAMED_1_CLOCKS_I2_DATARDY 
# Net UNNAMED_1_CLOCKS_I2_RESET 
# Net UNNAMED_1_CNTRLREGISTER_I10_DAT 
# Net UNNAMED_1_CNTRLREGISTER_I10_ECA 
# Net UNNAMED_1_CNTRLREGISTER_I10_LOS 
# Net UNNAMED_1_CNTRLREGISTER_I10_REA 
 (wire (path TOP 700  266200 1338960 284360 1338960 284360 1336400
     293800 1336400))
# Net UNNAMED_1_CNTRLREGISTER_I10_REG 
 (wire (path TOP 700  293800 1321040 299300 1321040 299300 1323600
     293800 1323600))
# Net UNNAMED_1_CONN34_I1_1 
# Net UNNAMED_1_COTO2342_I1_CTRLIN 
# Net UNNAMED_1_COTO2342_I1_CTRLIN_1 
# Net UNNAMED_1_COTO2342_I1_CTRLIN_2 
# Net UNNAMED_1_COTO2342_I1_CTRLIN_3 
# Net UNNAMED_1_COTO2342_I1_CTRLIN_4 
# Net UNNAMED_1_COTO2342_I1_CTRLIN_5 
# Net UNNAMED_1_COTO2342_I1_CTRLIN_6 
# Net UNNAMED_1_COTO2342_I1_CTRLIN_7 
# Net UNNAMED_1_COTO2342_I1_IN1 
# Net UNNAMED_1_COTO2342_I1_IN1_1 
# Net UNNAMED_1_COTO2342_I1_IN1_2 
# Net UNNAMED_1_COTO2342_I1_IN1_3 
# Net UNNAMED_1_COTO2342_I1_IN1_4 
# Net UNNAMED_1_COTO2342_I1_IN1_5 
# Net UNNAMED_1_COTO2342_I1_IN1_6 
# Net UNNAMED_1_COTO2342_I1_IN1_7 
# Net UNNAMED_1_COTO2342_I1_IN2 
# Net UNNAMED_1_COTO2342_I1_IN2_1 
# Net UNNAMED_1_COTO2342_I1_IN2_2 
# Net UNNAMED_1_COTO2342_I1_IN2_3 
# Net UNNAMED_1_COTO2342_I1_IN2_4 
# Net UNNAMED_1_COTO2342_I1_IN2_5 
# Net UNNAMED_1_COTO2342_I1_IN2_6 
# Net UNNAMED_1_COTO2342_I1_IN2_7 
# Net UNNAMED_1_COTO2342_I1_NC1 
# Net UNNAMED_1_COTO2342_I1_NC1_1 
# Net UNNAMED_1_COTO2342_I1_NC1_2 
# Net UNNAMED_1_COTO2342_I1_NC1_3 
# Net UNNAMED_1_COTO2342_I1_NC1_4 
# Net UNNAMED_1_COTO2342_I1_NC1_5 
# Net UNNAMED_1_COTO2342_I1_NC1_6 
# Net UNNAMED_1_COTO2342_I1_NC1_7 
# Net UNNAMED_1_COTO2342_I1_NC2 
# Net UNNAMED_1_COTO2342_I1_NC2_1 
# Net UNNAMED_1_COTO2342_I1_NC2_2 
# Net UNNAMED_1_COTO2342_I1_NC2_3 
# Net UNNAMED_1_COTO2342_I1_NC2_4 
# Net UNNAMED_1_COTO2342_I1_NC2_5 
# Net UNNAMED_1_COTO2342_I1_NC2_6 
# Net UNNAMED_1_COTO2342_I1_NC2_7 
# Net UNNAMED_1_COTO2342_I1_NO1 
# Net UNNAMED_1_COTO2342_I1_NO1_1 
# Net UNNAMED_1_COTO2342_I1_NO1_2 
# Net UNNAMED_1_COTO2342_I1_NO1_3 
# Net UNNAMED_1_COTO2342_I1_NO1_4 
# Net UNNAMED_1_COTO2342_I1_NO1_5 
# Net UNNAMED_1_COTO2342_I1_NO1_6 
# Net UNNAMED_1_COTO2342_I1_NO1_7 
# Net UNNAMED_1_COTO2342_I1_NO2 
# Net UNNAMED_1_COTO2342_I1_NO2_1 
# Net UNNAMED_1_COTO2342_I1_NO2_2 
# Net UNNAMED_1_COTO2342_I1_NO2_3 
# Net UNNAMED_1_COTO2342_I1_NO2_4 
# Net UNNAMED_1_COTO2342_I1_NO2_5 
# Net UNNAMED_1_COTO2342_I1_NO2_6 
# Net UNNAMED_1_COTO2342_I1_NO2_7 
# Net UNNAMED_1_CSMD0603_I6_A 
 (wire (path TOP 700  305000 1245400 305000 1255000 315000 1255000))
# Net UNNAMED_1_CSMD0603_I6_A_1 
# Net UNNAMED_1_CSMD0603_I6_B 
 (wire (path TOP 700  260000 1280000 260000 1260200 315000 1260200))
# Net UNNAMED_1_CSMD0603_I6_B_1 
# Net UNNAMED_1_CSMD0603_I7_A 
# Net UNNAMED_1_CSMD0603_I7_B 
# Net UNNAMED_1_CSMD0603_I8_B 
# Net UNNAMED_1_CSMD0603_I9_A 
 (wire (path TOP 700  919500 927500 905950 927500))
 (wire (path BOTTOM 700  905950 927500 902500 927500))
 (wire (path TOP 700  919500 927500 920750 927500)
    (attr fanout))
 (wire (path TOP 700  920750 927500 925000 931750 925000 933250
     920750 937500)
    (attr fanout))
 (wire (path TOP 700  920750 937500 919500 937500)
    (attr fanout))
   (via VIA 905950 927500)
# Net UNNAMED_1_CSMD0603_I9_B 
 (wire (path BOTTOM 700  902500 936960 902500 932700))
 (wire (path TOP 700  902500 936960 901960 937500 885500 937500))
   (via VIA 902500 936960)
# Net UNNAMED_1_CSMD0603_I10_A 
# Net UNNAMED_1_CSMD0603_I10_B 
# Net UNNAMED_1_CSMD0603_I10_B_1 
# Net UNNAMED_1_CSMD0603_I12_A 
# Net UNNAMED_1_CSMD0603_I44_A 
# Net UNNAMED_1_CSMD0603_I44_B 
# Net UNNAMED_1_CSMD0603_I45_A 
# Net UNNAMED_1_CSMD0603_I45_B 
# Net UNNAMED_1_CSMD0603_I54_B 
# Net UNNAMED_1_CSMD0603_I55_A 
# Net UNNAMED_1_CSMD0805_I6_A 
 (wire (path TOP 700  830250 1240000 824460 1245790 824460 1264500
     829960 1270000 836060 1270000))
# Net UNNAMED_1_CSMD0805_I7_A 
# Net UNNAMED_1_CSMD0805_I7_A_1 
 (wire (path TOP 700  849750 1240000 853500 1240000 854500 1239000
     854500 1217000 847500 1210000 843940 1210000))
# Net UNNAMED_1_CSMD0805_I7_B 
# Net UNNAMED_1_CSMD0805_I8_A 
# Net UNNAMED_1_CSMD0805_I8_A_1 
 (wire (path TOP 700  780250 1240000 775000 1240000 770000 1245000
     770000 1257950 782050 1270000 786060 1270000))
# Net UNNAMED_1_CSMD0805_I8_B 
# Net UNNAMED_1_CSMD0805_I9_B 
# Net UNNAMED_1_CSMD0805_I9_B_1 
 (wire (path TOP 700  799750 1240000 803710 1240000 808710 1235000
     808710 1221000 797710 1210000 793940 1210000))
# Net UNNAMED_1_CSMD0805_I10_A 
 (wire (path TOP 700  899750 1247500 899750 1260630 893940 1266440
     893940 1270000))
# Net UNNAMED_1_CSMD0805_I11_A 
 (wire (path TOP 700  880250 1232500 876500 1232500 875500 1231500
     875500 1217000 882500 1210000 886060 1210000))
# Net UNNAMED_1_CSMD0805_I11_B 
# Net UNNAMED_1_CSMD0805_I13_A 
# Net UNNAMED_1_CSMD0805_I13_B 
# Net UNNAMED_1_CSMD0805_I13_B_1 
# Net UNNAMED_1_CSMD0805_I14_B 
# Net UNNAMED_1_CSMD0805_I14_B_1 
# Net UNNAMED_1_CSMD0805_I15_B 
# Net UNNAMED_1_CSMD0805_I20_B 
# Net UNNAMED_1_CSMD0805_I20_B_1 
# Net UNNAMED_1_CSMD0805_I20_B_2 
# Net UNNAMED_1_CSMD0805_I20_B_3 
# Net UNNAMED_1_CSMD0805_I20_B_4 
# Net UNNAMED_1_CSMD0805_I20_B_5 
# Net UNNAMED_1_CSMD0805_I20_B_6 
# Net UNNAMED_1_CSMD0805_I20_B_7 
# Net UNNAMED_1_CSMD0805_I21_B 
# Net UNNAMED_1_CSMD0805_I21_B_1 
# Net UNNAMED_1_CSMD0805_I21_B_2 
# Net UNNAMED_1_CSMD0805_I21_B_3 
# Net UNNAMED_1_CSMD0805_I21_B_4 
# Net UNNAMED_1_CSMD0805_I21_B_5 
# Net UNNAMED_1_CSMD0805_I21_B_6 
# Net UNNAMED_1_CSMD0805_I21_B_7 
# Net UNNAMED_1_CSMD0805_I21_B_8 
# Net UNNAMED_1_CSMD0805_I22_A 
# Net UNNAMED_1_CSMD0805_I22_A_1 
# Net UNNAMED_1_CSMD0805_I22_A_2 
# Net UNNAMED_1_CSMD0805_I22_A_3 
# Net UNNAMED_1_CSMD0805_I22_A_4 
# Net UNNAMED_1_CSMD0805_I22_A_5 
# Net UNNAMED_1_CSMD0805_I22_A_6 
# Net UNNAMED_1_CSMD0805_I22_A_7 
# Net UNNAMED_1_CSMD0805_I22_B 
# Net UNNAMED_1_CSMD0805_I23_A 
# Net UNNAMED_1_CSMD0805_I23_A_1 
# Net UNNAMED_1_CSMD0805_I23_A_2 
# Net UNNAMED_1_CSMD0805_I23_A_3 
# Net UNNAMED_1_CSMD0805_I23_A_4 
# Net UNNAMED_1_CSMD0805_I23_A_5 
# Net UNNAMED_1_CSMD0805_I23_A_6 
# Net UNNAMED_1_CSMD0805_I23_A_7 
# Net UNNAMED_1_CSMD0805_I23_A_8 
# Net UNNAMED_1_CSMD0805_I23_B 
# Net UNNAMED_1_CSMD0805_I24_B 
# Net UNNAMED_1_CSMD0805_I24_B_1 
# Net UNNAMED_1_CSMD0805_I24_B_2 
# Net UNNAMED_1_CSMD0805_I24_B_3 
# Net UNNAMED_1_CSMD0805_I24_B_4 
# Net UNNAMED_1_CSMD0805_I24_B_5 
# Net UNNAMED_1_CSMD0805_I24_B_6 
# Net UNNAMED_1_CSMD0805_I24_B_7 
# Net UNNAMED_1_CSMD0805_I46_A 
# Net UNNAMED_1_CSMD0805_I46_B 
# Net UNNAMED_1_CSMD0805_I57_A 
# Net UNNAMED_1_CSMD0805_I57_B 
# Net UNNAMED_1_CSMD0805_I64_B 
# Net UNNAMED_1_CSMD0805_I70_B 
# Net UNNAMED_1_CSMD0805_I71_A 
# Net UNNAMED_1_DEFAULTCLKSEL_I1_BCKP 
# Net UNNAMED_1_DEFAULTCLKSEL_I1_DEFA 
# Net UNNAMED_1_DEFAULTCLKSEL_I1_RESE 
# Net UNNAMED_1_DS90LV019_I14_DIN 
# Net UNNAMED_1_DS90LV019_I14_ROUT 
# Net UNNAMED_1_DS102350_I1_Q 
# Net UNNAMED_1_ELLIECOMS_I9_SMELLI_1 
# Net UNNAMED_1_ELLIECOMS_I9_SMELLIED 
# Net UNNAMED_1_ELLIECOMS_I9_SMELLIEP 
# Net UNNAMED_1_ELLIECOMS_I9_TELLIEDE 
# Net UNNAMED_1_ELLIECOMS_I9_TELLIEPR 
# Net UNNAMED_1_ELLIECOMS_I9_TELLIEPU 
# Net UNNAMED_1_EXTTRIGS_I70_EXTT<10> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTT<11> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTT<12> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTT<13> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTT<14> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTT<15> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<0> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<1> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<2> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<3> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<4> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<5> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<6> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<7> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<8> 
# Net UNNAMED_1_EXTTRIGS_I70_EXTTR<9> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<0> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<1> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<2> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<3> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<4> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<5> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<6> 
# Net UNNAMED_1_FRONTPORTS_I2_CAEN<7> 
# Net UNNAMED_1_FRONTPORTS_I2_CLK100N 
# Net UNNAMED_1_FRONTPORTS_I2_CLK100P 
# Net UNNAMED_1_FRONTPORTS_I2_DGTN 
# Net UNNAMED_1_FRONTPORTS_I2_DGTP 
# Net UNNAMED_1_FRONTPORTS_I2_ECLTO_1 
# Net UNNAMED_1_FRONTPORTS_I2_ECLTO_2 
# Net UNNAMED_1_FRONTPORTS_I2_ECLTO_3 
# Net UNNAMED_1_FRONTPORTS_I2_ECLTO_4 
# Net UNNAMED_1_FRONTPORTS_I2_ECLTOLV 
# Net UNNAMED_1_FRONTPORTS_I2_ECLTONI 
# Net UNNAMED_1_FRONTPORTS_I2_ECLTOTT 
# Net UNNAMED_1_FRONTPORTS_I2_EXT<10> 
# Net UNNAMED_1_FRONTPORTS_I2_EXT<11> 
# Net UNNAMED_1_FRONTPORTS_I2_EXT<12> 
# Net UNNAMED_1_FRONTPORTS_I2_EXT<13> 
# Net UNNAMED_1_FRONTPORTS_I2_EXT<14> 
# Net UNNAMED_1_FRONTPORTS_I2_EXT<15> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTPEDI 
# Net UNNAMED_1_FRONTPORTS_I2_EXTPEDO 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<0> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<1> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<2> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<3> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<4> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<5> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<6> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<7> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<8> 
# Net UNNAMED_1_FRONTPORTS_I2_EXTT<9> 
# Net UNNAMED_1_FRONTPORTS_I2_GENER_1 
# Net UNNAMED_1_FRONTPORTS_I2_GENER_2 
# Net UNNAMED_1_FRONTPORTS_I2_GENERIC 
# Net UNNAMED_1_FRONTPORTS_I2_GTN 
# Net UNNAMED_1_FRONTPORTS_I2_GTNIM 
# Net UNNAMED_1_FRONTPORTS_I2_GTP 
# Net UNNAMED_1_FRONTPORTS_I2_LOSTA_1 
# Net UNNAMED_1_FRONTPORTS_I2_LOSTARO 
# Net UNNAMED_1_FRONTPORTS_I2_LVDST_1 
# Net UNNAMED_1_FRONTPORTS_I2_LVDST_2 
# Net UNNAMED_1_FRONTPORTS_I2_LVDSTOE 
# Net UNNAMED_1_FRONTPORTS_I2_MTCAM_1 
# Net UNNAMED_1_FRONTPORTS_I2_MTCAM_2 
# Net UNNAMED_1_FRONTPORTS_I2_MTCAM_3 
# Net UNNAMED_1_FRONTPORTS_I2_MTCAM_4 
# Net UNNAMED_1_FRONTPORTS_I2_MTCAM_5 
# Net UNNAMED_1_FRONTPORTS_I2_MTCAMIM 
# Net UNNAMED_1_FRONTPORTS_I2_MTCDLO 
# Net UNNAMED_1_FRONTPORTS_I2_NIMTO_1 
# Net UNNAMED_1_FRONTPORTS_I2_NIMTOEC 
# Net UNNAMED_1_FRONTPORTS_I2_PUL<10> 
# Net UNNAMED_1_FRONTPORTS_I2_PUL<11> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<0> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<1> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<2> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<3> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<4> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<5> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<6> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<7> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<8> 
# Net UNNAMED_1_FRONTPORTS_I2_PULS<9> 
# Net UNNAMED_1_FRONTPORTS_I2_PULSE_1 
 (wire (path TOP 700  853940 760000 853940 770440 861000 777500
     862250 777500))
# Net UNNAMED_1_FRONTPORTS_I2_PULSEIN 
# Net UNNAMED_1_FRONTPORTS_I2_RIBBO_1 
# Net UNNAMED_1_FRONTPORTS_I2_RIBBO_2 
# Net UNNAMED_1_FRONTPORTS_I2_RIBBO_3 
# Net UNNAMED_1_FRONTPORTS_I2_RIBBONP 
# Net UNNAMED_1_FRONTPORTS_I2_SCAL<1> 
# Net UNNAMED_1_FRONTPORTS_I2_SCAL<2> 
# Net UNNAMED_1_FRONTPORTS_I2_SCAL<3> 
# Net UNNAMED_1_FRONTPORTS_I2_SCAL<4> 
# Net UNNAMED_1_FRONTPORTS_I2_SCAL<5> 
# Net UNNAMED_1_FRONTPORTS_I2_SCAL<6> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<0> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<1> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<2> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<3> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<4> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<5> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<6> 
# Net UNNAMED_1_FRONTPORTS_I2_SCOP<7> 
# Net UNNAMED_1_FRONTPORTS_I2_SMELL_1 
# Net UNNAMED_1_FRONTPORTS_I2_SMELL_2 
# Net UNNAMED_1_FRONTPORTS_I2_SMELLIE 
# Net UNNAMED_1_FRONTPORTS_I2_SYNC2_1 
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24L 
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24N 
# Net UNNAMED_1_FRONTPORTS_I2_SYNC24P 
# Net UNNAMED_1_FRONTPORTS_I2_SYNCL_1 
# Net UNNAMED_1_FRONTPORTS_I2_SYNCLVD 
# Net UNNAMED_1_FRONTPORTS_I2_SYNCN 
# Net UNNAMED_1_FRONTPORTS_I2_SYNCP 
# Net UNNAMED_1_FRONTPORTS_I2_TELLI_1 
# Net UNNAMED_1_FRONTPORTS_I2_TELLIED 
# Net UNNAMED_1_FRONTPORTS_I2_TELLIEP 
# Net UNNAMED_1_FRONTPORTS_I2_TTLTO_1 
# Net UNNAMED_1_FRONTPORTS_I2_TTLTOEC 
# Net UNNAMED_1_FRONTPORTS_I2_TUBCLKI 
# Net UNNAMED_1_FRONTPORTS_I2_TUBIIRT 
# Net UNNAMED_1_GENERALUTILITIES_I4_1 
# Net UNNAMED_1_GENERALUTILITIES_I4_G 
# Net UNNAMED_1_GTDELAYS_I1_DDGTN 
 (wire (path TOP 700  885500 942500 857500 942500 857500 938940))
 (wire (path TOP 700  885500 942500 904600 942500 904600 965450
     907100 965450 907100 1222500 1140000 1222500 1140000 1247000))
# Net UNNAMED_1_GTDELAYS_I1_DDGTP 
# Net UNNAMED_1_HCT123_I9_Q1 
# Net UNNAMED_1_HCT123_I9_Q2 
# Net UNNAMED_1_HCT123_I22_Q1 
# Net UNNAMED_1_HCT123_I22_Q2 
# Net UNNAMED_1_HCT123_I29_CEXT1 
# Net UNNAMED_1_HCT123_I54_INB1 
# Net UNNAMED_1_HCT123_I54_INB2 
# Net UNNAMED_1_HCT123_I54_Q1 
# Net UNNAMED_1_HCT123_I54_Q2 
# Net UNNAMED_1_HCT238_I53_A0 
# Net UNNAMED_1_HCT238_I53_A1 
# Net UNNAMED_1_HCT238_I53_A2 
# Net UNNAMED_1_HCT374_I2_Q6 
 (wire (path TOP 700  280000 1230000 270000 1230000 270000 1245400))
# Net UNNAMED_1_HCT374_I2_Q7 
 (wire (path TOP 700  255000 1230000 265000 1230000 265000 1245400))
# Net UNNAMED_1_INDUCTORL_I3_A 
# Net UNNAMED_1_INDUCTORL_I4_A 
# Net UNNAMED_1_INDUCTORL_I5_A 
# Net UNNAMED_1_INDUCTORL_I6_A 
# Net UNNAMED_1_LEDL_I3_A 
# Net UNNAMED_1_LEDL_I11_A 
# Net UNNAMED_1_LEDL_I12_A 
# Net UNNAMED_1_LEDL_I13_A 
# Net UNNAMED_1_LEDL_I14_A 
# Net UNNAMED_1_LEDL_I17_A 
# Net UNNAMED_1_LEDL_I18_A 
# Net UNNAMED_1_LEDL_I18_A_1 
# Net UNNAMED_1_LEDL_I19_A 
# Net UNNAMED_1_LEDL_I19_B 
# Net UNNAMED_1_LEDL_I25_A 
# Net UNNAMED_1_LEDL_I32_A 
# Net UNNAMED_1_LEDL_I33_A 
# Net UNNAMED_1_LEDL_I42_B 
# Net UNNAMED_1_LEDL_I44_A 
# Net UNNAMED_1_LEDL_I46_B 
# Net UNNAMED_1_LEDL_I49_A 
# Net UNNAMED_1_LEDL_I50_A 
# Net UNNAMED_1_LM337TL_I14_REF 
# Net UNNAMED_1_LOGEN_I13_DGT2 
# Net UNNAMED_1_LOGEN_I13_LOSTAR2 
# Net UNNAMED_1_MC10E116_I1_D0 
# Net UNNAMED_1_MC10E116_I1_Q0 
# Net UNNAMED_1_MC10E116_I1_Q0_1 
# Net UNNAMED_1_MC10E116_I1_Q3 
# Net UNNAMED_1_MC10E116_I1_Q3_1 
# Net UNNAMED_1_MC10E116_I2_D0 
# Net UNNAMED_1_MC10E116_I2_Q0 
 (wire (path TOP 700  897500 949500 897500 944600 892890 944600))
 (wire (path BOTTOM 700  892890 944600 894990 942500 898560 942500))
 (wire (path TOP 700  897500 949500 897500 1002050 900000 1002050
     900000 1024500))
   (via VIA 892890 944600)
# Net UNNAMED_1_MC10E116_I3_Q0 
# Net UNNAMED_1_MC10E116_I3_Q0_1 
# Net UNNAMED_1_MC10E116_I3_Q1 
# Net UNNAMED_1_MC10E116_I3_Q1_1 
# Net UNNAMED_1_MC10E116_I3_Q2 
# Net UNNAMED_1_MC10E116_I3_Q2_1 
# Net UNNAMED_1_MC10E116_I3_Q3 
# Net UNNAMED_1_MC10E116_I3_Q3_1 
# Net UNNAMED_1_MC10E116_I4_Q0 
# Net UNNAMED_1_MC10E116_I4_Q0_1 
# Net UNNAMED_1_MC10E116_I4_Q1 
# Net UNNAMED_1_MC10E116_I4_Q1_1 
# Net UNNAMED_1_MC10E116_I4_Q2 
# Net UNNAMED_1_MC10E116_I4_Q2_1 
# Net UNNAMED_1_MC10E116_I4_Q3 
# Net UNNAMED_1_MC10E116_I4_Q3_1 
# Net UNNAMED_1_MC10E116_I22_D0 
# Net UNNAMED_1_MC10E116_I22_D3 
# Net UNNAMED_1_MC10E116_I22_Q0 
# Net UNNAMED_1_MC10E116_I22_Q0_1 
# Net UNNAMED_1_MC10E116_I22_Q1 
# Net UNNAMED_1_MC10E116_I22_Q1_1 
# Net UNNAMED_1_MC10E116_I22_Q2 
# Net UNNAMED_1_MC10E116_I63_Q0 
# Net UNNAMED_1_MC10E116_I63_Q1 
# Net UNNAMED_1_MC10H131_I17_CE1 
# Net UNNAMED_1_MICROZEDMODULE_I1_MTC 
# Net UNNAMED_1_MMBTH81_I9_C 
# Net UNNAMED_1_MPSH81_I17_C 
# Net UNNAMED_1_PRMA1C05B_I33_CTRLIN 
# Net UNNAMED_1_PRMA1C05B_I34_CTRLIN 
# Net UNNAMED_1_PRMA1C05B_I39_CTRLIN 
# Net UNNAMED_1_PRMA1C05B_I40_CTRLIN 
# Net UNNAMED_1_RESL_I7_A 
# Net UNNAMED_1_RESL_I7_A_1 
# Net UNNAMED_1_RESL_I7_A_2 
# Net UNNAMED_1_RESL_I7_A_3 
# Net UNNAMED_1_RESL_I7_A_4 
# Net UNNAMED_1_RESL_I7_A_5 
# Net UNNAMED_1_RESL_I7_A_6 
# Net UNNAMED_1_RESL_I7_A_7 
# Net UNNAMED_1_RESL_I10_B 
# Net UNNAMED_1_RESL_I10_B_1 
# Net UNNAMED_1_RESL_I10_B_2 
# Net UNNAMED_1_RESL_I10_B_3 
# Net UNNAMED_1_RESL_I10_B_4 
# Net UNNAMED_1_RESL_I10_B_5 
# Net UNNAMED_1_RESL_I10_B_6 
# Net UNNAMED_1_RESL_I10_B_7 
# Net UNNAMED_1_RESL_I11_A 
# Net UNNAMED_1_RESL_I11_A_1 
# Net UNNAMED_1_RESL_I11_A_2 
# Net UNNAMED_1_RESL_I11_A_3 
# Net UNNAMED_1_RESL_I11_A_4 
# Net UNNAMED_1_RESL_I11_A_5 
# Net UNNAMED_1_RESL_I11_A_6 
# Net UNNAMED_1_RESL_I11_A_7 
# Net UNNAMED_1_RESL_I11_B 
# Net UNNAMED_1_RESL_I11_B_1 
# Net UNNAMED_1_RESL_I11_B_2 
# Net UNNAMED_1_RESL_I11_B_3 
# Net UNNAMED_1_RESL_I11_B_4 
# Net UNNAMED_1_RESL_I11_B_5 
# Net UNNAMED_1_RESL_I11_B_6 
# Net UNNAMED_1_RESL_I11_B_7 
# Net UNNAMED_1_RESL_I16_A 
# Net UNNAMED_1_RESL_I16_A_1 
# Net UNNAMED_1_RESL_I16_A_2 
# Net UNNAMED_1_RESL_I16_A_3 
# Net UNNAMED_1_RESL_I16_A_4 
# Net UNNAMED_1_RESL_I16_A_5 
# Net UNNAMED_1_RESL_I16_A_6 
# Net UNNAMED_1_RESL_I16_A_7 
# Net UNNAMED_1_RESL_I16_B 
# Net UNNAMED_1_RESL_I16_B_1 
# Net UNNAMED_1_RESL_I16_B_2 
# Net UNNAMED_1_RESL_I16_B_3 
# Net UNNAMED_1_RESL_I16_B_4 
# Net UNNAMED_1_RESL_I16_B_5 
# Net UNNAMED_1_RESL_I16_B_6 
# Net UNNAMED_1_RESL_I16_B_7 
# Net UNNAMED_1_RSMD0805_I4_B 
# Net UNNAMED_1_RSMD0805_I5_B 
# Net UNNAMED_1_RSMD0805_I16_B 
# Net UNNAMED_1_RSMD0805_I17_B 
# Net UNNAMED_1_RSMD0805_I18_B 
# Net UNNAMED_1_RSMD0805_I18_B_1 
# Net UNNAMED_1_RSMD0805_I18_B_2 
# Net UNNAMED_1_RSMD0805_I18_B_3 
# Net UNNAMED_1_RSMD0805_I18_B_4 
# Net UNNAMED_1_RSMD0805_I18_B_5 
# Net UNNAMED_1_RSMD0805_I18_B_6 
# Net UNNAMED_1_RSMD0805_I18_B_7 
# Net UNNAMED_1_RSMD0805_I31_A 
# Net UNNAMED_1_SS22SDP2_I34_P1 
# Net UNNAMED_1_SS22SDP2_I34_P2 
# Net UNNAMED_1_SS22SDP2_I34_TA1 
# Net UNNAMED_1_SS22SDP2_I34_TA2 
# Net UNNAMED_1_SS22SDP2_I35_P1 
# Net UNNAMED_1_SS22SDP2_I35_P2 
# Net USE_BCKP_N 
# Net USE_BCKP_P 
# Net USE_DEFAULT_N 
# Net USE_DEFAULT_P 
# Net V3P3 
# Net VCC 
 (wire (path TOP 700  293800 1338960 288760 1338960))
 (wire (path TOP 700  305000 1280000 305000 1274450))
 (wire (path TOP 700  327750 1340000 323550 1340000))
 (wire (path TOP 700  881860 1272360 881860 1271200 883060 1270000
     886060 1270000))
 (wire (path TOP 700  799450 1270000 793940 1270000))
 (wire (path TOP 700  849450 1270000 843940 1270000))
 (wire (path TOP 700  880000 790200 880000 795000))
   (via VIA 288760 1338960 (contact VCC))
   (via VIA 305000 1274450 (contact VCC))
   (via VIA 323550 1340000 (contact VCC))
   (via VIA 881860 1272360 (contact VCC))
   (via VIA 799450 1270000 (contact VCC))
   (via VIA 849450 1270000 (contact VCC))
   (via VIA 880000 795000 (contact VCC))
# Net VCC15 
# Net VCC15M 
# Net VEE 
 (wire (path TOP 700  899450 1210000 893940 1210000))
 (wire (path TOP 700  781400 1210000 786060 1210000))
 (wire (path TOP 700  831860 1210000 836060 1210000))
 (wire (path TOP 700  1245000 1027000 1245000 1032500))
 (wire (path TOP 700  1245200 1019800 1245200 1023440 1245000 1023640
     1245000 1027000))
 (wire (path BOTTOM 700  1245200 1015000 1245200 1019800))
 (wire (path TOP 700  1151750 1015000 1145000 1015000))
 (wire (path TOP 700  1151750 1015000 1153000 1015000))
 (wire (path TOP 700  1151750 1015000 1149890 1013140 1149890 1011890
     1148000 1010000 1137500 1010000))
 (wire (path BOTTOM 700  1137500 1015000 1137500 1010000))
 (wire (path TOP 700  822500 777500 822500 782500))
   (via VIA 899450 1210000 (contact VEE))
   (via VIA 781400 1210000 (contact VEE))
   (via VIA 831860 1210000 (contact VEE))
   (via VIA 1245000 1032500 (contact VEE))
   (via VIA 1245200 1019800 (contact VEE))
   (via VIA 1145000 1015000 (contact VEE))
   (via VIA 1137500 1010000 (contact VEE))
   (via VIA 822500 782500 (contact VEE))
# Net VREF5M 
# Net VREF5M_1 
# Net VREF5M_2 
# Net VREF5M_3 
# Net VREF5M_4 
# Net VREF5M_5 
# Net VREF5M_6 
# Net VREF5M_7 
# Net VTT 
 (wire (path BOTTOM 700  1156060 980000 1147500 980000))
 (wire (path BOTTOM 700  1183940 980000 1183940 973560 1185000 972500))
 (wire (path BOTTOM 700  1173940 1010000 1180000 1010000))
 (wire (path BOTTOM 700  1173940 1000000 1180000 1000000))
 (wire (path BOTTOM 700  1183940 1040000 1183940 1036060 1185000 1035000))
 (wire (path BOTTOM 700  1156060 1040000 1147500 1040000))
 (wire (path BOTTOM 700  1210000 1023940 1210000 1030000))
 (wire (path BOTTOM 700  1243940 1000000 1243940 1006440 1245000 1007500))
 (wire (path BOTTOM 700  1243940 1040000 1243940 1043940 1245000 1045000))
 (wire (path BOTTOM 700  1216060 1040000 1216060 1043940 1215000 1045000))
 (wire (path TOP 700  1280000 996060 1280000 985000))
 (wire (path TOP 700  1280000 1023940 1280000 1032500))
   (via VIA 1147500 980000 (contact VTT))
   (via VIA 1185000 972500 (contact VTT))
   (via VIA 1180000 1010000 (contact VTT))
   (via VIA 1180000 1000000 (contact VTT))
   (via VIA 1185000 1035000 (contact VTT))
   (via VIA 1147500 1040000 (contact VTT))
   (via VIA 1210000 1030000 (contact VTT))
   (via VIA 1245000 1007500 (contact VTT))
   (via VIA 1245000 1045000 (contact VTT))
   (via VIA 1215000 1045000 (contact VTT))
   (via VIA 1280000 985000 (contact VTT))
   (via VIA 1280000 1032500 (contact VTT))
)
