// Seed: 3215893680
module module_0 (
    output wire id_0,
    input  wand id_1
);
  assign id_0 = id_1;
  wire id_3;
  assign id_0 = -1;
  assign id_0 = id_1;
endmodule
module module_1 (
    inout wand id_0,
    input wand id_1,
    input wire id_2,
    input wand id_3,
    input logic id_4,
    output supply0 id_5,
    input uwire id_6,
    input supply1 id_7,
    output logic id_8,
    output logic id_9
);
  parameter id_11 = id_7 * -1;
  id_12(
      id_0, -1 && 1, id_7, id_6
  );
  always begin : LABEL_0
    id_8 <= 1'b0;
  end
  module_0 modCall_1 (
      id_5,
      id_0
  );
  assign modCall_1.type_0 = 0;
  assign id_0 = -1;
  assign id_5 = id_3;
  assign (strong1, pull0) id_8 = -1;
  always_latch
    wait (id_12)
      if (id_1) id_8 <= id_4;
      else id_9 <= id_0 | id_11;
  wire id_13;
endmodule
