{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1656, "design__instance__area": 15368.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013096112525090575, "power__switching__total": 0.0006610021227970719, "power__leakage__total": 1.4402167458626991e-08, "power__total": 0.001970627810806036, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.7150875649577633, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8709516687707244, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3256890405108181, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.7825670333252324, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.325689, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.386428, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.6632098391519938, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.5708093048682503, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5166334173365105, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.758543804794365, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -74.71289576260055, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.758543804794365, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.900458, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.429816, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.35794981880604615, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2549523997415846, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1165260143580707, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.974527930381021, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116526, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.705449, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 11, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.6739601290034782, "clock__skew__worst_setup": 1.2410838263926445, "timing__hold__ws": 0.11344947524752146, "timing__setup__ws": -3.982512210510726, "timing__hold__tns": 0, "timing__setup__tns": -82.04890155085948, "timing__hold__wns": 0, "timing__setup__wns": -3.982512210510726, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113449, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 149, "timing__setup_r2r__ws": 2.356661, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1921, "design__instance__area__stdcell": 15700.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.80934, "design__instance__utilization__stdcell": 0.80934, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 257, "design__instance__area__class:buffer": 1113.57, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 147.642, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4503.07, "design__instance__count__class:multi_input_combinational_cell": 829, "design__instance__area__class:multi_input_combinational_cell": 7173.13, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "design__instance__count__class:timing_repair_buffer": 310, "design__instance__area__class:timing_repair_buffer": 1990.66, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 36302.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 245.235, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 195.187, "design__instance__count__setup_buffer": 43, "design__instance__count__hold_buffer": 44, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 0, "route__net": 1748, "route__net__special": 2, "route__drc_errors__iter:0": 856, "route__wirelength__iter:0": 42054, "route__drc_errors__iter:1": 482, "route__wirelength__iter:1": 41553, "route__drc_errors__iter:2": 404, "route__wirelength__iter:2": 41534, "route__drc_errors__iter:3": 43, "route__wirelength__iter:3": 41457, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 41454, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 41450, "route__drc_errors": 0, "route__wirelength": 41450, "route__vias": 11589, "route__vias__singlecut": 11589, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 323.48, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.7066369911445278, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.8497844890514799, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3220426794167643, "timing__setup__ws__corner:min_tt_025C_1v80": 1.896376442887517, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.322043, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.428544, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.648658145556682, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.531551373518005, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5304432598857869, "timing__setup__ws__corner:min_ss_100C_1v60": -3.5587098719590853, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -67.6871982066789, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.5587098719590853, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.897669, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 49, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.514866, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.35252837757886774, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2410838263926445, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11344947524752146, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.0522875091357475, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113449, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.732893, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.7214795631805182, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8919830682102172, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32818371171770494, "timing__setup__ws__corner:max_tt_025C_1v80": 1.65597584776355, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.328184, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.344665, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.6739601290034782, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.5994557242490144, "timing__hold__ws__corner:max_ss_100C_1v60": 0.5030387360154916, "timing__setup__ws__corner:max_ss_100C_1v60": -3.982512210510726, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -82.04890155085948, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.982512210510726, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.904296, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.356661, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3624146918481539, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2676883235287686, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11912532408798784, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.884793041654792, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119125, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.677054, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79841, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.7997, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.00158618, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00141183, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000276699, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00141183, "design_powergrid__voltage__worst": 0.00141183, "design_powergrid__voltage__worst__net:VPWR": 1.79841, "design_powergrid__drop__worst": 0.00158618, "design_powergrid__drop__worst__net:VPWR": 0.00158618, "design_powergrid__voltage__worst__net:VGND": 0.00141183, "design_powergrid__drop__worst__net:VGND": 0.00141183, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000298, "ir__drop__worst": 0.00159, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}