//Verilog HDL for "KISTA_SOI_STDLIB2", "Buf_1_2" "functional"


module Buf_1_2 ( );

endmodule
