
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
        <meta name="author" content="Christopher Batten">
      
      
      
        <link rel="prev" href="../ece2300-lab2p1-calc/">
      
      
        <link rel="next" href="../ece2300-lab3ab-music/">
      
      
      <link rel="icon" href="../img/favicon.ico">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.5.49">
    
    
      
        <title>Lab 2 (Parts C & D): Two-Function Calculator -- FPGA Analysis/Prototyping and Report - ECE 2300 Digital Logic and Computer Organization</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.6f8fc17f.min.css">
      
        
        <link rel="stylesheet" href="../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../stylesheets/extra.css">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="blue" data-md-color-accent="indigo">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#lab-2-two-function-calculator-fpga-and-report" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="ECE 2300 Digital Logic and Computer Organization" class="md-header__button md-logo" aria-label="ECE 2300 Digital Logic and Computer Organization" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            ECE 2300 Digital Logic and Computer Organization
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Lab 2 (Parts C & D): Two-Function Calculator -- FPGA Analysis/Prototyping and Report
            
          </span>
        </div>
      </div>
    </div>
    
      
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/cornell-ece2300/ece2300-docs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.7.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    cornell-ece2300/ece2300-docs
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../ece2300-tut00-remote-access/" class="md-tabs__link">
          
  
  Tutorials

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../ece2300-sec01-linux/" class="md-tabs__link">
          
  
  Discussion Sections

        </a>
      </li>
    
  

      
        
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="../ece2300-fpga-primer/" class="md-tabs__link">
          
  
  Lab Assignments

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../ece2300-tinyrv1-isa/" class="md-tabs__link">
          
  
  Misc

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="ECE 2300 Digital Logic and Computer Organization" class="md-nav__button md-logo" aria-label="ECE 2300 Digital Logic and Computer Organization" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    ECE 2300 Digital Logic and Computer Organization
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/cornell-ece2300/ece2300-docs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.7.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    cornell-ece2300/ece2300-docs
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    
    
    
      
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_1" >
        
          
          <label class="md-nav__link" for="__nav_1" id="__nav_1_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Tutorials
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_1_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_1">
            <span class="md-nav__icon md-icon"></span>
            Tutorials
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-tut00-remote-access/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Tutorial 0: ECE Linux Server Remote Access
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-tut01-linux/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Tutorial 1: Linux Development Environment
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-tut02-git/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Tutorial 2: Git Distributed Version Control System
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
      
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
        
          
          <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Discussion Sections
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_2">
            <span class="md-nav__icon md-icon"></span>
            Discussion Sections
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-sec01-linux/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Section 1: Linux Development Environment
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-sec02-verilog-gl/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Section 2: Verilog Combinational Gate-Level Design
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-sec03-verilog-testing/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Section 3: Verilog Testing
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-sec04-lab2-head-start/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Section 4: Lab 2 Head Start
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-sec05-verilog-rtl/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Section 5: Verilog Combinational RTL Design
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-sec06-lab3-head-start/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Section 6: Lab 3 Head Start
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-sec07-verilog-mem/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Section 7: Verilog Memory Arrays
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
      
        
        
      
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" checked>
        
          
          <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="">
            
  
  <span class="md-ellipsis">
    Lab Assignments
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_3">
            <span class="md-nav__icon md-icon"></span>
            Lab Assignments
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-fpga-primer/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FPGA Development Primer
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab1p1-display/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 1 (Parts A & B): Five-Bit Numeric Display -- Implementation and Verification
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab1p2-display/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 1 (Parts C & D): Five-Bit Numeric Display -- FPGA Analysis/Prototyping and Report
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab2p1-calc/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 2 (Parts A & B): Two-Function Calculator -- Implementation and Verification
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Lab 2 (Parts C & D): Two-Function Calculator -- FPGA Analysis/Prototyping and Report
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Lab 2 (Parts C & D): Two-Function Calculator -- FPGA Analysis/Prototyping and Report
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-simulation-of-a-two-function-calculator" class="md-nav__link">
    <span class="md-ellipsis">
      1. Simulation of a Two-Function Calculator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-setup-quartus-project" class="md-nav__link">
    <span class="md-ellipsis">
      2. Setup Quartus Project
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-synthesize-and-analyze-adders" class="md-nav__link">
    <span class="md-ellipsis">
      3. Synthesize and Analyze Adders
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3. Synthesize and Analyze Adders">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-synthesize-and-analyze-ripple-carry-adder" class="md-nav__link">
    <span class="md-ellipsis">
      3.1. Synthesize and Analyze Ripple-Carry Adder
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-synthesize-and-analyze-carry-select-adder" class="md-nav__link">
    <span class="md-ellipsis">
      3.2. Synthesize and Analyze Carry-Select Adder
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-synthesize-and-analyze-rtl-adder" class="md-nav__link">
    <span class="md-ellipsis">
      3.2. Synthesize and Analyze RTL Adder
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-synthesize-and-analyze-multipliers" class="md-nav__link">
    <span class="md-ellipsis">
      4. Synthesize and Analyze Multipliers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-integrate-synthesize-and-configure-two-function-calculator-fpga-prototype" class="md-nav__link">
    <span class="md-ellipsis">
      5. Integrate, Synthesize, and Configure Two-Function Calculator FPGA Prototype
    </span>
  </a>
  
    <nav class="md-nav" aria-label="5. Integrate, Synthesize, and Configure Two-Function Calculator FPGA Prototype">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#51-integrate" class="md-nav__link">
    <span class="md-ellipsis">
      5.1. Integrate
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#52-synthesize" class="md-nav__link">
    <span class="md-ellipsis">
      5.2. Synthesize
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#53-configure" class="md-nav__link">
    <span class="md-ellipsis">
      5.3. Configure
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-lab-report-submission" class="md-nav__link">
    <span class="md-ellipsis">
      6. Lab Report Submission
    </span>
  </a>
  
    <nav class="md-nav" aria-label="6. Lab Report Submission">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#section-1-introduction-one-paragraph" class="md-nav__link">
    <span class="md-ellipsis">
      Section 1. Introduction (one paragraph)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#section-2-testing-strategy-one-paragraph" class="md-nav__link">
    <span class="md-ellipsis">
      Section 2: Testing Strategy (one paragraph)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#section-3-comparative-analysis-three-paragraphs" class="md-nav__link">
    <span class="md-ellipsis">
      Section 3: Comparative Analysis (three paragraphs)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#section-4-conclusion-one-paragraph" class="md-nav__link">
    <span class="md-ellipsis">
      Section 4: Conclusion (one paragraph)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#appendix" class="md-nav__link">
    <span class="md-ellipsis">
      Appendix
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab3ab-music/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 3 (Parts A & B): Music-Player -- Implementation and Verification
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab3cd-music/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 3 (Parts C & D): Music-Player -- FPGA Analysis/Prototyping and Report
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab3cd-custom-song/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 3 (Parts C & D) Optional Add-On: Custom Song
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab4ab-proc/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 4 (Parts A, B, & C) TinyRV1 Processor -- Implementation and Verification
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab4d-proc/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 4 (Part D) TinyRV1 Processor -- FPGA Analysis/Prototyping
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-lab4ef-proc/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Lab 4 (Parts E & F) TinyRV1 Processor -- FPGA Analysis/Prototyping and Report
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
      
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
        
          
          <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Misc
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_4">
            <span class="md-nav__icon md-icon"></span>
            Misc
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../ece2300-tinyrv1-isa/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    TinyRV1 ISA
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-simulation-of-a-two-function-calculator" class="md-nav__link">
    <span class="md-ellipsis">
      1. Simulation of a Two-Function Calculator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-setup-quartus-project" class="md-nav__link">
    <span class="md-ellipsis">
      2. Setup Quartus Project
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-synthesize-and-analyze-adders" class="md-nav__link">
    <span class="md-ellipsis">
      3. Synthesize and Analyze Adders
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3. Synthesize and Analyze Adders">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-synthesize-and-analyze-ripple-carry-adder" class="md-nav__link">
    <span class="md-ellipsis">
      3.1. Synthesize and Analyze Ripple-Carry Adder
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-synthesize-and-analyze-carry-select-adder" class="md-nav__link">
    <span class="md-ellipsis">
      3.2. Synthesize and Analyze Carry-Select Adder
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-synthesize-and-analyze-rtl-adder" class="md-nav__link">
    <span class="md-ellipsis">
      3.2. Synthesize and Analyze RTL Adder
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-synthesize-and-analyze-multipliers" class="md-nav__link">
    <span class="md-ellipsis">
      4. Synthesize and Analyze Multipliers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-integrate-synthesize-and-configure-two-function-calculator-fpga-prototype" class="md-nav__link">
    <span class="md-ellipsis">
      5. Integrate, Synthesize, and Configure Two-Function Calculator FPGA Prototype
    </span>
  </a>
  
    <nav class="md-nav" aria-label="5. Integrate, Synthesize, and Configure Two-Function Calculator FPGA Prototype">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#51-integrate" class="md-nav__link">
    <span class="md-ellipsis">
      5.1. Integrate
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#52-synthesize" class="md-nav__link">
    <span class="md-ellipsis">
      5.2. Synthesize
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#53-configure" class="md-nav__link">
    <span class="md-ellipsis">
      5.3. Configure
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-lab-report-submission" class="md-nav__link">
    <span class="md-ellipsis">
      6. Lab Report Submission
    </span>
  </a>
  
    <nav class="md-nav" aria-label="6. Lab Report Submission">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#section-1-introduction-one-paragraph" class="md-nav__link">
    <span class="md-ellipsis">
      Section 1. Introduction (one paragraph)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#section-2-testing-strategy-one-paragraph" class="md-nav__link">
    <span class="md-ellipsis">
      Section 2: Testing Strategy (one paragraph)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#section-3-comparative-analysis-three-paragraphs" class="md-nav__link">
    <span class="md-ellipsis">
      Section 3: Comparative Analysis (three paragraphs)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#section-4-conclusion-one-paragraph" class="md-nav__link">
    <span class="md-ellipsis">
      Section 4: Conclusion (one paragraph)
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#appendix" class="md-nav__link">
    <span class="md-ellipsis">
      Appendix
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="lab-2-two-function-calculator-fpga-and-report">Lab 2: Two-Function Calculator (FPGA and Report)</h1>
<p>Lab 2 is meant to give you experience designing, implementing, testing,
and prototyping more complicated combinational logic using the Verilog
hardware description language. In addition to leveraging the concepts
from lecture across two key abstraction layers: logic gates and Boolean
equations, this lab will also reinforce three key abstraction principles:
modularity, hierarchy, and regularity. This lab will give students
experience with several combinational building blocks including
multiplexors, adders, and multipliers.</p>
<p>You will continue to explore a two-function calculator that takes as
input two binary values and then calculates either the sum or the product
of these two values. The input values and the result will be displayed on
seven-segment displays using your Verilog hardware design from Lab 1.
Your implementation should mostly use combinational logic gates and/or
Boolean equations, but you will also start to explore very simple
register-transfer-level modeling. You will also gain experience comparing
implementations using gate-level and Boolean equations vs implementations
using register-transfer-level modeling. You should have already worked on
using simulation to test your design, so in this lab session we will
explore integrating, synthesizing, analyzing, and configuring your design
for an FPGA prototype. Lab 2 must be done with your lab partner.</p>
<p>This handout assumes that you have read and understand the course
tutorials, attended the discussion sections, and successfully completed
Lab 1. Here are the steps to get started:</p>
<ul>
<li>Step 1. Find your lab partner</li>
<li>Step 2. Find a free workstation</li>
<li>Step 3. Ask the TAs for a lab check-off sheet (each student needs
    their own check-off sheet)</li>
</ul>
<p>Throughout this handout you will see two kinds tasks: lab check-off tasks
and lab report tasks.</p>
<p>For each <em>lab report task</em> you must take some notes, save a screenshot,
and/or record some data for your lab report. Students can start working
on their lab report during their lab session, but will likely need to
continue working on their lab report after the lab session. The lab
report is due three days after your lab session at 11:59pm.</p>
<p>For each <em>lab check-off task</em> you must raise your hand and have a TA come
to check-off your work. The TA will ask you the questions included as
part of the lab check-off task and the assess your understanding using
the following rubric: mastery; accomplished; emerging; beginning. If the
TA and students together feel the students have not mastered the lab
check-off task, the students are encouraged to take a few minutes and try
again.</p>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 1: Setup FPGA Board</p>
<p>Request an FPGA board from the TAs. The TAs will record the board
number on your check-off sheet. Use the power cord to plug the FPGA
board into an outlet, and use the USB cable to plug the FPGA board
into the workstation.</p>
</div>
<h2 id="1-simulation-of-a-two-function-calculator">1. Simulation of a Two-Function Calculator</h2>
<p>Before starting to work on an FPGA prototype, you must make sure you have
a working Verilog hardware design that has been <em>thoroughly</em> tested in
simulation. One student should start VS Code on the workstation, log into
the <code>ecelinux</code> servers, source the setup script, and make sure their
individual remote repository is up to date.</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a>%<span class="w"> </span><span class="nb">source</span><span class="w"> </span>setup-ece2300.sh
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="#__codelineno-0-2"></a>%<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="si">${</span><span class="nv">HOME</span><span class="si">}</span>/ece2300/groupXX
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="#__codelineno-0-3"></a>%<span class="w"> </span>git<span class="w"> </span>pull
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="#__codelineno-0-4"></a>%<span class="w"> </span>tree
</span></code></pre></div>
<p>Where <code>XX</code> is your group number. Now run all of the tests from a clean
build to ensure your design is fully functional.</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>%<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="si">${</span><span class="nv">HOME</span><span class="si">}</span>/ece2300/groupXX/lab2-calc
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>%<span class="w"> </span>trash<span class="w"> </span>build
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a>%<span class="w"> </span>mkdir<span class="w"> </span>build
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="#__codelineno-1-4"></a>%<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>build
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="#__codelineno-1-5"></a>%<span class="w"> </span>../configure
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="#__codelineno-1-6"></a>%<span class="w"> </span>make<span class="w"> </span>check
</span></code></pre></div>
<p>Also make sure the two-function calculator interactive simulator is
working.</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a>%<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="si">${</span><span class="nv">HOME</span><span class="si">}</span>/ece2300/groupXX/build
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="#__codelineno-2-2"></a>%<span class="w"> </span>make<span class="w"> </span>calculator-sim
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="#__codelineno-2-3"></a>%<span class="w"> </span>./calculator-sim<span class="w"> </span>+in0-switches<span class="o">=</span><span class="m">00100</span><span class="w"> </span>+in1-switches<span class="o">=</span><span class="m">00011</span><span class="w"> </span>+button<span class="o">=</span><span class="m">0</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="#__codelineno-2-4"></a>%<span class="w"> </span>./calculator-sim<span class="w"> </span>+in0-switches<span class="o">=</span><span class="m">00100</span><span class="w"> </span>+in1-switches<span class="o">=</span><span class="m">00011</span><span class="w"> </span>+button<span class="o">=</span><span class="m">1</span>
</span></code></pre></div>
<p>We now need to get the files for your design from <code>ecelinux</code> onto the
workstation. This requires multiple steps.</p>
<ul>
<li>
<p>Step 1. Click <em>Microsoft Edge</em> on the desktop to open a web-browser on
   the workstation to log into GitHub and then find your repository</p>
</li>
<li>
<p>Step 2. Start PowerShell by clicking the <em>Start</em> menu then searching
   for <em>Windows PowerShell</em></p>
</li>
<li>
<p>Step 3. Clone your repo onto the workstation by using this command in
   PowerShell (where <code>netid</code> is your Cornell NetID, <strong>notice we are using
   https!</strong>):</p>
</li>
</ul>
<div class="language-text highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a>% git clone https://github.com/cornell-ece2300/groupXX
</span></code></pre></div>
<ul>
<li>
<p>Step 4. In the <em>Connect to GitHub</em> pop-up, click <em>Sign in with your
   browser</em></p>
</li>
<li>
<p>Step 5. You may be asked for your GitHub username again and you may be
   asked to authorize the Git Credential Manager; click <em>authorize
   git-ecosystem</em></p>
</li>
<li>
<p>Step 6. Verify that you have successfully cloned your repo by changing
   into your repo and using <code>tree</code> on the workstation:</p>
</li>
</ul>
<div class="language-text highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a>% cd groupXX
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>% tree
</span></code></pre></div>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 2: Verify Test and Interactive Simulators</p>
<p>Show a TA that your hardware designs are passing all of your tests on
<code>ecelinux</code>. The TA will give you two decimal numbers. You should
first determine their unsigned binary representation, then determine
what the correct unsigned binary output would be if we added these
two numbers together, and finally determine what the correct unsigned
output should be if we multiplied these two numbers together. <strong>You
must determine these unsigned binary values before running the
two-function interactive simulator!</strong> Once you know these values,
then use the two-function interactive simulator to verify your work.
The TA will ask follow-up questions about the following scenarios:</p>
<ul>
<li>(1) addition when <code>in0</code> is 31 and <code>in1</code> is 1</li>
<li>(2) multiplication when <code>in0</code> is 16 and <code>in1</code> is 3</li>
<li>(3) multiplication when <code>in0</code> is 16 and <code>in1</code> is 7</li>
</ul>
<p>Be ready to explain <em>why</em> the calculator is producing the
corresponding output for each scenario.</p>
</div>
<h2 id="2-setup-quartus-project">2. Setup Quartus Project</h2>
<p>Click <em>Quartus (Quartus Prime 19.1)</em> on the desktop to start Quartus, and
click <em>Run the Quartus Prime software</em>. You might need to try starting
Quartus twice. Setup a new Quartus project using the <em>New Project
Wizard</em>:</p>
<ul>
<li>Directory, Name, Top-Level Entity<ul>
<li>Working directory: <code>C:\Users\netid\lab2</code></li>
<li>Name of this project: <code>lab2</code></li>
<li>Name of top-level design entity: <code>lab2</code></li>
<li>Click <em>Next</em></li>
</ul>
</li>
<li>Directory does not exist. Do you want to create it?<ul>
<li>Click yes</li>
</ul>
</li>
<li>Project Type<ul>
<li>Choose <em>Empty Project</em></li>
<li>Click <em>Next</em></li>
</ul>
</li>
<li>Add Files<ul>
<li>Click triple dots to right of <em>File name</em></li>
<li>Click on <em>This PC</em>, then navigate to your cloned repo by choosing
   <em>Windows (C:) &gt;  Users &gt; netid &gt; netid</em> where <em>netid</em> is your
   Cornell NetID</li>
<li>Shift-click on every Verilog hardware design file (do not include
   any test files)</li>
<li>Click <em>Open</em></li>
<li>Click <em>Next</em></li>
</ul>
</li>
<li>Family, Device, and Board Settings<ul>
<li>Click <em>Board</em> tab</li>
<li>Family: <em>Cyclone V</em></li>
<li>Select <em>DE0-CV Development Board</em></li>
<li>Make sure <em>Create top-level design file</em> is checked</li>
<li>Click <em>Next</em></li>
</ul>
</li>
<li>EDA Tool Settings<ul>
<li>Click <em>Next</em></li>
</ul>
</li>
<li>Summary<ul>
<li>Click <em>Finish</em></li>
</ul>
</li>
</ul>
<p>Since we are now using RTL modeling, there is one new step from Lab 1.
You must choose <em>Assignments &gt; Settings</em> from the menu. Then select the
category <em>Compiler Settings &gt; Verilog HDL Input</em> and under <em>Verilog
version</em> click <em>SystemVerilog</em>. Then click <em>OK</em>.</p>
<h2 id="3-synthesize-and-analyze-adders">3. Synthesize and Analyze Adders</h2>
<p>We will start by synthesizing and analyzing three different adder designs
in isolation. When we say <em>in isolation</em> we mean that our goal is not to
actually prototype these adder designs on the FPGA (e.g., demo the adders
with switches and seven segment displays), but our goal is instead to
perform a rigorous comparative analysis across multiple adder designs.
Once we better understand the adder design space we can then select the
appropriate adder for use in the final FPGA prototype.</p>
<p>Before starting, we want to predict the critical path for the
ripple-carry and carry-select adders. Ask the TAs for a hard copy of the
two block diagrams shown below. You do not need to redraw these yourself.</p>
<p><img alt="" src="../img/lab2-fpga-adders.png" /></p>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 1: Predicted Adder Critical Paths</p>
<p>Clearly draw your predicted critical path on each block diagram. Save
these diagrams since you will be continuing to annotate them
throughout the lab.</p>
</div>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 3: Discuss Predicted Adder Critical Paths</p>
<p>Show a TA your block diagrams with the critical paths. Explain to the
TA which design should have a shorter critical path and why. How much
shorter will the critical path be?</p>
</div>
<h3 id="31-synthesize-and-analyze-ripple-carry-adder">3.1. Synthesize and Analyze Ripple-Carry Adder</h3>
<p>We will be using a slightly different approach to synthesize and analyze
the adders in isolation compared to our process in Lab 1. When pushing a
hardware design through the flow in isolation, we want to let the FPGA
tools automatically assign the top-level ports to the FPGA pins. This
will enable the FPGA to optimize this assignment improving the overall
critical path and enabling a more rigorous analysis.</p>
<p>To synthesize and analyze the ripple-carry adder in isolation first find
the <em>Project Navigator</em> pane and click on <em>Hierarchy</em> to display the
drop-down list. Choose <em>Files</em> and select the <code>AdderRippleCarry_8b_GL.v</code>
file. Right click on the file and choose <em>Select as Top-Level Entity</em>.
Then click on <em>Files</em> to display the drop-down list again. Choose
<em>Hierarchy</em> and confirm that <code>AdderRippleCarry_8b_GL</code> is shown as the
only entity.</p>
<p>As in Lab 1, we need to create a <em>timing constraint</em> file. As mentioned
in Lab 1, the FPGA tools do not synthesize the design to just run as fast
as possible. The way the FPGA tools work, is that the designer provides a
<em>timing constraint</em> on the critical path delay, and the tools work as
hard as they can (but no harder!) to meet this critical path delay
constraint. When finished, the design will either "meet timing" (i.e.,
the actual critical path delay is less than the constraint) or "not meet
timing" (i.e., the actual critical path delay is greater than the
constraint).</p>
<p>Here are the steps to create a timing constraint file:</p>
<ul>
<li>Choose <em>File &gt; New</em> from the menu</li>
<li>Click <em>Synopsys Design Constraints File</em></li>
<li>Click <em>OK</em></li>
<li>Enter the constraints shown below</li>
<li>Click <em>File &gt; Save</em> from the menu</li>
<li>Name the file <em>timing.sdc</em></li>
<li>Save the file in the <em>lab2</em> directory</li>
</ul>
<p>We will use the following initial constraints:</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a>set_max_delay -from [all_inputs] -to [all_outputs] 20
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="#__codelineno-5-2"></a>set_min_delay -from [all_inputs] -to [all_outputs] 0
</span></code></pre></div>
<p>These constraints tell the FPGA tools that our critical path delay
constraint is 20ns and that the FPGA tools should analyze all paths from
every input port to every output port.</p>
<p>Now use the following steps to synthesize your design and then look at
the RTL viewer, technology map viewer, and chip planner.</p>
<ul>
<li>Choose <em>Processing &gt; Start Compilation</em> from the menu</li>
<li>Wait 2-3 minutes for synthesis to complete</li>
<li>RTL Viewer<ul>
<li>Choose <em>Tools &gt; Netlist Viewer &gt; RTL Viewer</em> from the menu</li>
<li>Drill down in the hierarchy to see the netlist for the 8-bit
   ripply-carry adder, the 4-bit ripple-carry adder, and the full
   adder</li>
<li>Does the RTL viewer match your expectations? Where would the
     critical path go on this diagram?</li>
<li>Choose <em>File &gt; Close</em> from menu to close the RTL viewer</li>
</ul>
</li>
<li>Technology Map Viewer<ul>
<li>Choose <em>Tools &gt; Netlist Viewer &gt; Technology Map Viewer (Post-Fitting)</em></li>
<li>Drill down in the hierarchy to see the implementation of the 8-bit
   ripply-carry adder, the 4-bit ripple-carry adder, and the full
   adder</li>
<li>Does the RTL viewer match your expectations? Where would the
     critical path go on this diagram?</li>
<li>Choose <em>File &gt; Close</em> from the menu to close the technology map viewer</li>
</ul>
</li>
<li>Chip Planner<ul>
<li>Choose <em>Tools &gt; Chip Planner</em> from the menu</li>
<li>Identify where the logic used to implement your design is located in the FPGA</li>
<li>Choose <em>File &gt; Close</em> from the menu to close the chip planner</li>
</ul>
</li>
</ul>
<p>The next step is to analyze the area of your design.</p>
<ul>
<li>Choose <em>Processing -&gt; Compilation Report</em> from the menu</li>
<li>Under <em>Table of Contents</em> choose <em>Fitter &gt; Resource Section &gt; Resource
   Usage Summary</em></li>
<li>Look through the report to determine the number of combinational ALUTs
   (configurable look-up tables) are used for your design</li>
</ul>
<p>The final step is to analyze the timing (i.e., the critical path delay)
of your design. We will analyze timing for the <em>Slow 1100mV 85C Model</em>
which is the default choice in the Timing Analyzer.</p>
<ul>
<li>Choose <em>Tools &gt; Timing Analyzer</em> from the menu</li>
<li>Double-click <em>Update Timing Netlist</em></li>
<li>Choose <em>Reports &gt; Custom Reports &gt; Report Timing</em> from the menu</li>
<li>Report Timing<ul>
<li>From: <em>[all_inputs]</em></li>
<li>To: <em>[all_outputs]</em></li>
<li>Report number of paths: <em>1</em></li>
<li>Click <em>Report Timing</em></li>
</ul>
</li>
<li>Identify the propagation delay of the displayed path</li>
<li>Look at the actual critical path (i.e., <em>Data Arrival Path</em>) which
    shows the longest path from one of the inputs through your
    design to one of the outputs</li>
<li>Choose <em>File &gt; Close</em> from the menu to close the timing analyzer</li>
</ul>
<p>Your design will almost certainly meet timing with a critical path delay
constraint of 20ns. As in Lab 1, we are interested in the limit on the
critical path delay (i.e., what is the true minimum critical path delay)
so we can compare our unoptimized and optimized designs. To find the
limit, we need to iteratively reduce the critical path timing constraint
until we no longer meet timing. We can consider the shortest critical
path delay while still meeting timing as the "true minimum critical path
delay").</p>
<p>You can iteratively reduce the critical path delay, by changing <em>20</em> in
the timing constraint file to something smaller. So the iterative process
will look like this:</p>
<ul>
<li>Edit the timing constraints file to reduce the critical path delay constraint</li>
<li>Choose <em>Processing &gt; Start Compilation</em> from the menu</li>
<li>Wait 2-3 minutes for synthesis to complete</li>
<li>Analyze the area of your design</li>
<li>Analyze the timing of your design</li>
</ul>
<p>You will be working to fill in this table:</p>
<ul>
<li><a href="https://docs.google.com/spreadsheets/d/1tlkaQYOx7t8CJpzAL5IsU2EbmdBQsGVKJyi_uQSu1BQ/edit?gid=0#gid=0">https://docs.google.com/spreadsheets/d/1tlkaQYOx7t8CJpzAL5IsU2EbmdBQsGVKJyi_uQSu1BQ/edit?gid=0#gid=0</a></li>
</ul>
<p>Make a copy of this table, and enter in the data for your ripple-carry
adder with a 20ns critical path delay constraint. You can find the number
of 7-input ALUts, 6-input ALUts, etc in the area report. You can save
time by not generating a brand new timing report. You can instead simply
use the following steps.</p>
<ul>
<li>Choose <em>Processing -&gt; Compilation Report</em> from the menu</li>
<li>Under <em>Table of Contents</em> choose <em>Timing Analyzer &gt; Slow 1100mV 85C
     Model &gt; Setup Summary</em></li>
<li>The critical path delay is just the constraint minus the slack</li>
</ul>
<p>Then iteratively reduce the timing constraint until your design no longer
meets timing. We are interested in the limit on the critical path
delay (i.e., what is the true minimum critical path delay) so we can
compare our unoptimized and optimized designs. To find the limit, we need
to iteratively reduce the critical path timing constraint until we no
longer meet timing. We can consider the shortest critical path delay
while still meeting timing as the "true minimum critical path delay".</p>
<p>Once you have found the minimum timing constraint which still meets
timing, use the Timing Analyzer to find the corresponding critical path.
We want to save the timing report to a file so we can include it in our
report. So when using the Timing Analyzer to create the timing report
complete the following two steps:</p>
<ul>
<li>Check <em>File name</em></li>
<li>Enter file name as <code>AdderRippleCarry_8b_GL-critical-path.txt</code></li>
</ul>
<p>Find and open this timing report text file. It should be in the <code>lab2</code>
subdirectory. Make sure there is only a single critical path in the
timing report text file.</p>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 2: Data Table and Critical Path Report for Ripple-Carry Adder</p>
<p>Save your completed data table with your analysis of the ripple-carry
adder and include it in your report. Save the critical path timing
report text file and include it in your report. You only want to save
the <em>Data Arrival Path</em> from the timing report text file. Do NOT
include anything else from the timing report text file. You must
format the critical path with a fixed-width font and size the font
such that it fits on a single page. <strong>If you do not follow this
requirements then we will ignore your critical path in the lab
report.</strong></p>
</div>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 3: Actual Critical Path for Ripple-Carry Adder</p>
<p>Draw the <em>actual</em> critical path on the block diagram for the
ripple-carry adder using the timing report. Label each full adder
along the critical path with its corresponding delay using the timing
report. Label the delay to get from the FPGA input pin to the adder
and the delay to get from the adder to the FPGA output pin.</p>
</div>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 4: Discuss Area and Delay Analysis for Ripple-Carry Adder</p>
<p>Show a TA your completed data table with your analysis for the
ripple-carry adder. Show a TA the actual critical path on the block
diagram for the ripple-carry adder. Clearly show how the delays in
the timing report correspond to the delays through the full adders in
the block diagram.</p>
</div>
<h3 id="32-synthesize-and-analyze-carry-select-adder">3.2. Synthesize and Analyze Carry-Select Adder</h3>
<p>Use the same process to synthesize and analyze the carry-select adder in
isolation. Remember to change that hardware module to be the top-level
entity. So find the <em>Project Navigator</em> pane and click on <em>Hierarchy</em> to
display the drop-down list. Choose <em>Files</em> and select the
<code>AdderCarrySelect_8b_GL.v file. Right click on the file and choose
_Select as Top-Level Entity_. Then click on _Files_ to display the
drop-down list again. Choose _Hierarchy_ and confirm that</code>AdderCarrySelect_8b_GL` is shown as the only entity. Remember to reset
the timing constraint back to 20ns.</p>
<p>Go through the same process of looking at the RTL Viewer, Technology Map
Viewer, and the Chip Planner. Use the same process to iteratively reduce
the critical path delay, by changing 20 in the timing constraint file to
something smaller. The iterative process will look like this:</p>
<ul>
<li>Edit the timing constraints file to reduce the critical path delay constraint</li>
<li>Choose Processing &gt; Start Compilation from the menu</li>
<li>Wait 2-3 minutes for synthesis to complete</li>
<li>Analyze the area of your design</li>
<li>Analyze the timing of your design</li>
</ul>
<p>You will be continuing to to fill in this table:</p>
<ul>
<li><a href="https://docs.google.com/spreadsheets/d/1tlkaQYOx7t8CJpzAL5IsU2EbmdBQsGVKJyi_uQSu1BQ/edit?gid=0#gid=0">https://docs.google.com/spreadsheets/d/1tlkaQYOx7t8CJpzAL5IsU2EbmdBQsGVKJyi_uQSu1BQ/edit?gid=0#gid=0</a></li>
</ul>
<p>Once you have found the minimum timing constraint which still meets
timing, use the Timing Analyzer to find the corresponding critical path.
We want to save the timing report to a file so we can include it in our
report. So when using the Timing Analyzer to create the timing report
complete the following two steps:</p>
<ul>
<li>Check <em>File name</em></li>
<li>Enter file name as <code>AdderCarrySelect_8b_GL-critical-path.txt</code></li>
</ul>
<p>Find and open this timing report text file. It should be in the <code>lab2</code>
subdirectory. Make sure there is only a single critical path in the
timing report text file.</p>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 4: Data Table and Critical Path Report for Carry-Select Adder</p>
<p>Save your completed data table with your analysis of the carry-select
adder and include it in your report. Save the critical path timing
report text file and include it in your report. You only want to save
the <em>Data Arrival Path</em> from the timing report text file. Do NOT
include anything else from the timing report text file. You must
format the critical path with a fixed-width font and size the font
such that it fits on a single page. <strong>If you do not follow this
requirements then we will ignore your critical path in the lab
report.</strong></p>
</div>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 5: Actual Critical Path for Carry-Select Adder</p>
<p>Draw the <em>actual</em> critical path on the block diagram for the
carry-select adder using the timing report. Label each full adder and
1-bit multiplexor along the critical path with its corresponding
delay using the timing report. Label the delay to get from the FPGA
input pin to the adder and the delay to get from the adder to the
FPGA output pin.</p>
</div>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 5: Discuss Area and Delay Analysis for Both Adders</p>
<p>Show a TA your completed data table with your analysis for the
carry-select adder. Show a TA the actual critical path on the block
diagram for the carry-select adder. Clearly show how the delays in
the timing report correspond to the delays through the full adders
and 1-bit multiplexors in the block diagram. Use your experimental
data to quantitatively explain to the TA the trade-offs between these
two adders. Which adder is smallest? By what percentage is the area
decreased? Which adder is the fastest? By what percentage is the
critical path decreased?</p>
</div>
<h3 id="32-synthesize-and-analyze-rtl-adder">3.2. Synthesize and Analyze RTL Adder</h3>
<p>Use the same process to synthesize and analyze the carry-select adder in
isolation. Remember to change that hardware module to be the top-level
entity. So find the <em>Project Navigator</em> pane and click on <em>Hierarchy</em> to
display the drop-down list. Choose <em>Files</em> and select the <code>Adder_8b_RTL.v
file. Right click on the file and choose _Select as Top-Level Entity_.
Then click on _Files_ to display the drop-down list again. Choose
_Hierarchy_ and confirm that</code>Adder_8b_RTL` is shown as the only entity.
Remember to reset the timing constraint back to 20ns.</p>
<p>Go through the same process of looking at the RTL Viewer, Technology Map
Viewer, and the Chip Planner. Look closely at the RTL viewer. What kind
of adder do the FPGA tools seem to be using?</p>
<p>Use the same process to iteratively reduce the critical path delay, by
changing 20 in the timing constraint file to something smaller. The
iterative process will look like this:</p>
<ul>
<li>Edit the timing constraints file to reduce the critical path delay constraint</li>
<li>Choose Processing &gt; Start Compilation from the menu</li>
<li>Wait 2-3 minutes for synthesis to complete</li>
<li>Analyze the area of your design</li>
<li>Analyze the timing of your design</li>
</ul>
<p>You will be continuing to to fill in this table:</p>
<ul>
<li><a href="https://docs.google.com/spreadsheets/d/1tlkaQYOx7t8CJpzAL5IsU2EbmdBQsGVKJyi_uQSu1BQ/edit?gid=0#gid=0">https://docs.google.com/spreadsheets/d/1tlkaQYOx7t8CJpzAL5IsU2EbmdBQsGVKJyi_uQSu1BQ/edit?gid=0#gid=0</a></li>
</ul>
<p>Once you have found the minimum timing constraint which still meets
timing for the carry-select adder, use the Timing Analyzer to find the
corresponding critical path. Remember to output the timing report to a
text file when using the Timing Analyzer. Find and open this timing
report text file. It should be in the <code>lab2</code> subdirectory. Make sure
there is only a single critical path in the timing report text file. Look
very closely at this critical path and compare it to the critical path
for the ripple-carry and carry-select adders.</p>
<p>We are going to do something a little different to help us understand the
critical path. Right click on the <em>Data Arrival Path</em> area and then
choose <em>Locate Path &gt; Locate in Technology Map Viewer</em>. This is now
showing a diagram illustrating where the critical path goes through
various logic gates on the FPGA. What kind of adder do the FPGA tools
seem to be using?</p>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 6: RTL Viewer and Critical Path Diagram for RTL Adder</p>
<p>Save a screenshot of the RTL viewer for <code>Adder_8b_RTL</code> and a
screenshot of the critical path located in the technology map viewer
for your lab report. Press the <em>Fn + Print Screen</em> key to save a
screenshot to the clipboard, then paste the screenshot into a Google
Doc and crop appropriately for your lab report.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 7: Data Table and Critical Path Report for RTL Adder</p>
<p>Save your completed data table with your analysis of the RTL adder
and include it in your report. Save the critical path timing report
text file and include it in your report. You only want to save the
<em>Data Arrival Path</em> from the timing report text file. Do NOT include
anything else from the timing report text file. You must format the
critical path with a fixed-width font and size the font such that it
fits on a single page. <strong>If you do not follow this requirements then
we will ignore your critical path in the lab report.</strong></p>
</div>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 6: Discuss Area and Delay Analysis for All Adders</p>
<p>Show a TA your completed data table with your analysis for the RTL
adder. Explain to the TA what kind of adder you think the FPGA tools
are using to implement the RTL adder. Use your experimental data to
quantitatively explain to the TA the trade-offs between all three
adders. Which adder is the smallest? Which adder is the fastest? What
conclusions can we draw in terms of how much effort we should spend
trying to implement building blocks using a gate-level implementation
and/or Boolean equations in our Verilog hardware designs?</p>
</div>
<h2 id="4-synthesize-and-analyze-multipliers">4. Synthesize and Analyze Multipliers</h2>
<p>We want to do a similar comparison between our gate-level and RTL
multipliers. To save you time, we have gone ahead and done the iterative
sweep to find a reasonable timing constraint for both multipliers. Go
ahead and determine the area and critical path delay for both multipliers
using these constraints:</p>
<ul>
<li><code>Multiplier_2x8b_GL</code>: 16ns</li>
<li><code>Multiplier_2x8b_RTL</code>: 13ns</li>
</ul>
<p>If one of your designs does not meet timing with these constraints
increase the constraint by 1ns and try again.</p>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 8: Data Table and Critical Path Report for Multipliers</p>
<p>Save your completed data table with your analysis of both
multipliers. Save the critical path timing report text files for both
multipliers and include them in your report. You only want to save the
<em>Data Arrival Path</em> from the timing report text file. Do NOT include
anything else from the timing report text file. You must format the
critical path with a fixed-width font and size the font such that it
fits on a single page. <strong>If you do not follow this requirements then
we will ignore your critical path in the lab report.</strong></p>
</div>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 7: Discuss Area and Delay Analysis for Multipliers</p>
<p>Show a TA your completed data table with your analysis for both
multipliers. Use your experimental data to quantitatively explain to
the TA the trade-offs between all these two multipliers. Which adder
is smallest? By what percentage is the area decreased? Which adder is
the fastest? By what percentage is the critical path decreased? What
conclusions can we draw in terms of how much effort we should spend
trying to implement building blocks using a gate-level implementation
and/or Boolean equations in our Verilog hardware designs?</p>
</div>
<h2 id="5-integrate-synthesize-and-configure-two-function-calculator-fpga-prototype">5. Integrate, Synthesize, and Configure Two-Function Calculator FPGA Prototype</h2>
<p>We now have a fully verified Verilog hardware design, and we have
finished a rigorous comparative analysis of the area and timing of both
the adders and multipliers. The last step is to integrate, synthesize,
and configure the FPGA with our design and demonstrate the final FPGA
prototype!</p>
<h3 id="51-integrate">5.1. Integrate</h3>
<p>We need to change the top-level entity to be <code>DE0_CV_golden_top.v</code>. Find
the <em>Project Navigator</em> pane and click on <em>Hierarchy</em> to display the
drop-down list. Choose <em>Files</em> and select the <code>DE0_CV_golden_top.v</code> file.
Right click on the file and choose <em>Select as Top-Level Entity</em>. Then
click on <em>Files</em> to display the drop-down list again. Choose <em>Hierarchy</em>
and confirm that <code>DE0_CV_golden_top</code> is shown as the only entity.</p>
<p>The <em>New Project Wizard</em> creates a top-level Verilog module for us which
has ports for all of the switches, LEDs, seven-segment displays, and pins
on the FPGA development board. We need to instantiate
<code>CalculatorDisplay_GL</code> in this top-level Verilog module and connect the
ports. Students are responsible for figuring out the appropriate
top-level port connections to meet the following specification.</p>
<ul>
<li>The left five switches are for <code>in0</code></li>
<li>The right five switches are for <code>in1</code></li>
<li>The two seven-segment displays on the left are for <code>in0</code></li>
<li>The two seven-segment displays in the middle are for <code>in1</code></li>
<li>The two seven-segment displays on the right are for the result</li>
<li>The right-most push button is for <code>op</code></li>
<li>By default calculator should perform addition, pressing the button
   should perform multiplication</li>
</ul>
<p><img alt="" src="../img/lab2-de0-cv-board.jpg" /></p>
<p>Look carefully at the labels on the board to figure out how the switches,
buttons, and seven-segment displays correspond to ports in the top-level
Verilog module. Use the following steps when you are ready to integrate
the calculator.</p>
<ul>
<li>Double-click on <em>DE0_CV_golden_top</em></li>
<li>Instantiate <em>CalculatorDisplay_GL</em> in the top-level module</li>
<li>Connect the ports</li>
<li>Choose <em>File &gt; Save</em> from the menu</li>
</ul>
<h3 id="52-synthesize">5.2. Synthesize</h3>
<p>You will need to update the timing constraint file as follows:</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a>set_max_delay -from [get_ports {SW* KEY*}] -to [get_ports HEX*] 22
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a>set_min_delay -from [get_ports {SW* KEY*}] -to [get_ports HEX*] 0
</span></code></pre></div>
<p>Then choose  <em>Processing &gt; Start Compilation</em> from the menu to synthesize
your design. Open the Chip Planner to see where the calculator is located
on the FPGA:</p>
<ul>
<li>Choose <em>Tools &gt; Chip Planner</em> from the menu</li>
<li>Identify where the logic used to implement your design is located in the FPGA</li>
<li>Choose <em>File &gt; Close</em> from the menu to close the chip planner</li>
</ul>
<p>Feel free to also take a look at the area and critical path for the
complete calculator.</p>
<div class="admonition note">
<p class="admonition-title">Lab Report Task 9: Calculator Chip Planner</p>
<p>Save a screenshot of the chip planner for <code>CalculatorDisplay_GL</code>
Press the <em>Fn + Print Screen</em> key to save a screenshot to the
clipboard, then paste the screenshot into a Google Doc and crop
appropriately for your lab report. <strong>You must highlight where your
calculator is located on the FPGA.</strong></p>
</div>
<h3 id="53-configure">5.3. Configure</h3>
<p>Now we are finally ready to configure the FPGA for our calculator demo!</p>
<ul>
<li>Choose <em>Tools &gt; Programmer</em> from the menu</li>
<li>Click <em>Hardware Setup</em></li>
<li>Currently selected hardware: <em>USB-Blaster [USB-0]</em></li>
<li>Click <em>Close</em></li>
<li>Click <em>Start</em></li>
</ul>
<p>Test out your calculator. Note that the specification requires that your
calculator performs addition by default and only performs multiplication
when the button is pressed. Consider this excerpt from the data-sheet for
our FPGA boards.</p>
<p><img alt="" src="../img/lab2-switches.png" /></p>
<p>Given this new information you may need to add a logic gate to the
top-level Verilog file to ensure your calculator correctly implements the
specification.</p>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 8: Final Two-Function Calculator Demo</p>
<p>Show a TA your final two-function calculator demo. The TA will ask
you to enter two binary numbers using the switches. <strong>You must
determine the correct decimal values first, tell the TA what the
correct decimal value should be for both addition and multiplication,
and only then set the switches to confirm correct operation.</strong> Your
calculator must display the digits in the correct locations and
perform addition by default and multiplication when the button is
pressed.</p>
</div>
<div class="admonition success">
<p class="admonition-title">Lab Check-Off Task 9: Turn In FPGA Board</p>
<p>When you are finished with your demo, pack up your FPGA development
board. Neatly put the board, power cable, and USB cable back in the
box. Return the box to a TA who will then record the board number on
your check-off sheet, initial the final check-off, and then collect
your check-off sheet.</p>
</div>
<h2 id="6-lab-report-submission">6. Lab Report Submission</h2>
<p>Students should work with their partner to prepare a short lab report
that conveys what they have learned in this lab assignment. The lab
report should start with no more than two pages of text. Students should
include all figures, tables, and diagrams after these two pages in an
appendix. The appendix can be as many pages as necessary. Do not
interleave the text, figures, tables, and diagrams. There should be two
pages of text and then the appendix with all of the text, figures,
tables, and diagrams.</p>
<p>There are no restrictions on font size, margins, or line spacing, but
please make sure your report is readable. We recommend using 10pt Times
or 10pt Palintino with 0.75in to 1in margins. Please make sure you
include a title, your names, and your NetIDs at the top of the first
page. Do not include a title page.</p>
<p>The lab report must include the following numbered sections. Please
number your sections and use these specific titles. Please follow the
guidelines on the number of paragraphs, the content of each paragraph,
and which figures/tables to include. Some paragraphs might just be 2-3
sentences.</p>
<h4 id="section-1-introduction-one-paragraph">Section 1. Introduction (one paragraph)</h4>
<ul>
<li>Include 2-3 sentences explaining what the lab involves</li>
<li>Include one sentence explaining the purpose of this lab (why are
    students doing this lab?)</li>
<li>Include one sentence explicitly connecting the lab to one or more
    lecture topics; be specific on which lecture topics this lab
    reinforces with experiential learning</li>
</ul>
<h4 id="section-2-testing-strategy-one-paragraph">Section 2: Testing Strategy (one paragraph)</h4>
<ul>
<li>Include one sentence about the importance of a comprehensive testing
     strategy</li>
<li>Include 1-2 sentences about what is exhaustive testing and which
     modules used exhaustive testing</li>
<li>Include 2-3 sentences about what is directed testing and which
     modules used directed testing; mention specific kinds of directed
     test cases you included</li>
<li>Include 2-3 sentences about what is random testing and which modules
     used random testing; mention specific kinds of random test cases you
     included</li>
</ul>
<h4 id="section-3-comparative-analysis-three-paragraphs">Section 3: Comparative Analysis (three paragraphs)</h4>
<ul>
<li>
<p>Paragraph 1: Adder Area Comparison</p>
<ul>
<li>Include a sentence referencing the area data in the FPGA data
   table for all three adder designs</li>
<li>Include 1-2 sentences comparing the area of the ripple-carry adder
   to the carry-select adder; <strong>you must explain <em>why</em> the area of one
   adder is more or less than the other adder</strong></li>
<li>Include 1-2 sentences comparing the area of the RTL adder to the
   other two adders; <strong>you must try your best to explain <em>why</em> the area
   of the RTL adder is more or less than the other adders</strong></li>
</ul>
</li>
<li>
<p>Paragraph 2: Adder Delay Comparison</p>
<ul>
<li>Include a sentence referencing the delay data in the FPGA data
   table for all three adder designs</li>
<li>Include a sentence describing where the critical path goes in
   detail for the ripple-carry adder by referencing your timing
   report and your annotated block diagram</li>
<li>Include a sentence describing where the critical path goes in
   detail for the carry-select adder by referencing your timing
   report and your annotated block diagram</li>
<li>Include 1-2 sentences comparing the critical path delays for the
   ripple-carry adder and the carry-select adder; <strong>you must explain
   <em>why</em> the delay of one adder is more or less than the other
   adder</strong></li>
<li>Include 1-2 sentences comparing the delay of the RTL adder to the
   other two adders; <strong>you must try your best to explain <em>why</em> the
   delay of the RTL adder is more or less than the other adders</strong></li>
</ul>
</li>
<li>
<p>Paragraph 3: Multiplier Comparison</p>
<ul>
<li>Include a 1-2 sentences comparing the area of the gate-level
   multiplier to the RTL multiplier</li>
<li>Include a 1-2 sentences comparing the delay of the gate-level
   multiplier to the RTL multiplier</li>
<li>It might be hard to deeply understand why the area and/or delay of
   one multiplier is more or less than the other, so it is fine to
   just summarize your results</li>
</ul>
</li>
</ul>
<h4 id="section-4-conclusion-one-paragraph">Section 4: Conclusion (one paragraph)</h4>
<ul>
<li>Include 2-3 sentences that summarizes all of the data and analysis
    in this lab assignment</li>
<li>Include a sentence that draws a high-level conclusion; how will
    what you have learned impact your design work throughout the rest
    of the semester?</li>
</ul>
<h4 id="appendix">Appendix</h4>
<ul>
<li>FPGA Data Table</li>
<li>Block diagram for ripple-carry adder with highlighted critical path
     and annotated delays</li>
<li>Block diagram for carry-select adder with highlighted critical path
     and annotated delays</li>
<li>RTL Viewer for RTL adder</li>
<li>Critical Path Diagram Located in Technology Map Viewer for RTL Adder</li>
<li>Chip planner for calculator with logic highlighted</li>
<li>Critical path report for ripple-carry adder <strong>(1 page max, fixed width font!)</strong></li>
<li>Critical path report for carry-select adder <strong>(1 page max, fixed width font!)</strong></li>
<li>Critical path report for RTL adder <strong>(1 page max, fixed width font!)</strong></li>
<li>Critical path report for array multiplier <strong>(1 page max, fixed width font!)</strong></li>
<li>Critical path report for RTL multiplier <strong>(1 page max, fixed width font!)</strong></li>
</ul>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2024 Christopher Batten
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": ["navigation.tabs", "content.code.copy"], "search": "../assets/javascripts/workers/search.6ce7567c.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.88dd0f4e.min.js"></script>
      
        <script src="../js/extras.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML"></script>
      
        <script src="../javascripts/mathjax.js"></script>
      
        <script src="https://unpkg.com/mathjax@3/es5/tex-mml-chtml.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/skins/default.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/wavedrom.min.js"></script>
      
        <script src="../js/wavedrom_loader.js"></script>
      
    
  </body>
</html>