// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sat May  2 23:01:04 2020
// Host        : DESKTOP-BJ5EQ9A running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_kernel_bank_v2_0_0_stub.v
// Design      : top_kernel_bank_v2_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "kernel_bank_v2,Vivado 2019.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, rst, uart_sopu_rts, uart_sopu_rtr, 
  uart_sopu_data, kernel_full, kernel_reg0, kernel_reg1, kernel_reg2, kernel_reg3, kernel_reg4, 
  kernel_reg5, kernel_reg6, kernel_reg7, kernel_reg8, kernel_reg9, kernel_reg10, kernel_reg11, 
  kernel_reg12, kernel_reg13, kernel_reg14, kernel_reg15, kernel_reg16, kernel_reg17, 
  kernel_reg18, kernel_reg19, kernel_reg20, kernel_reg21, kernel_reg22, kernel_reg23, 
  kernel_reg24, kernel_reg25, kernel_reg26, kernel_reg27, kernel_reg28, kernel_reg29, 
  kernel_reg30, kernel_reg31, kernel_reg32, kernel_reg33, kernel_reg34, kernel_reg35, 
  kernel_reg36, kernel_reg37, kernel_reg38, kernel_reg39, kernel_reg40, kernel_reg41, 
  kernel_reg42, kernel_reg43, kernel_reg44, kernel_reg45, kernel_reg46, kernel_reg47, 
  kernel_reg48)
/* synthesis syn_black_box black_box_pad_pin="clk,rst,uart_sopu_rts,uart_sopu_rtr,uart_sopu_data[7:0],kernel_full,kernel_reg0[7:0],kernel_reg1[7:0],kernel_reg2[7:0],kernel_reg3[7:0],kernel_reg4[7:0],kernel_reg5[7:0],kernel_reg6[7:0],kernel_reg7[7:0],kernel_reg8[7:0],kernel_reg9[7:0],kernel_reg10[7:0],kernel_reg11[7:0],kernel_reg12[7:0],kernel_reg13[7:0],kernel_reg14[7:0],kernel_reg15[7:0],kernel_reg16[7:0],kernel_reg17[7:0],kernel_reg18[7:0],kernel_reg19[7:0],kernel_reg20[7:0],kernel_reg21[7:0],kernel_reg22[7:0],kernel_reg23[7:0],kernel_reg24[7:0],kernel_reg25[7:0],kernel_reg26[7:0],kernel_reg27[7:0],kernel_reg28[7:0],kernel_reg29[7:0],kernel_reg30[7:0],kernel_reg31[7:0],kernel_reg32[7:0],kernel_reg33[7:0],kernel_reg34[7:0],kernel_reg35[7:0],kernel_reg36[7:0],kernel_reg37[7:0],kernel_reg38[7:0],kernel_reg39[7:0],kernel_reg40[7:0],kernel_reg41[7:0],kernel_reg42[7:0],kernel_reg43[7:0],kernel_reg44[7:0],kernel_reg45[7:0],kernel_reg46[7:0],kernel_reg47[7:0],kernel_reg48[7:0]" */;
  input clk;
  input rst;
  input uart_sopu_rts;
  input uart_sopu_rtr;
  input [7:0]uart_sopu_data;
  output kernel_full;
  output [7:0]kernel_reg0;
  output [7:0]kernel_reg1;
  output [7:0]kernel_reg2;
  output [7:0]kernel_reg3;
  output [7:0]kernel_reg4;
  output [7:0]kernel_reg5;
  output [7:0]kernel_reg6;
  output [7:0]kernel_reg7;
  output [7:0]kernel_reg8;
  output [7:0]kernel_reg9;
  output [7:0]kernel_reg10;
  output [7:0]kernel_reg11;
  output [7:0]kernel_reg12;
  output [7:0]kernel_reg13;
  output [7:0]kernel_reg14;
  output [7:0]kernel_reg15;
  output [7:0]kernel_reg16;
  output [7:0]kernel_reg17;
  output [7:0]kernel_reg18;
  output [7:0]kernel_reg19;
  output [7:0]kernel_reg20;
  output [7:0]kernel_reg21;
  output [7:0]kernel_reg22;
  output [7:0]kernel_reg23;
  output [7:0]kernel_reg24;
  output [7:0]kernel_reg25;
  output [7:0]kernel_reg26;
  output [7:0]kernel_reg27;
  output [7:0]kernel_reg28;
  output [7:0]kernel_reg29;
  output [7:0]kernel_reg30;
  output [7:0]kernel_reg31;
  output [7:0]kernel_reg32;
  output [7:0]kernel_reg33;
  output [7:0]kernel_reg34;
  output [7:0]kernel_reg35;
  output [7:0]kernel_reg36;
  output [7:0]kernel_reg37;
  output [7:0]kernel_reg38;
  output [7:0]kernel_reg39;
  output [7:0]kernel_reg40;
  output [7:0]kernel_reg41;
  output [7:0]kernel_reg42;
  output [7:0]kernel_reg43;
  output [7:0]kernel_reg44;
  output [7:0]kernel_reg45;
  output [7:0]kernel_reg46;
  output [7:0]kernel_reg47;
  output [7:0]kernel_reg48;
endmodule
