Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,2339
design__instance__area,8976.11
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,24
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00034400130971334875
power__switching__total,0.000355710944859311
power__leakage__total,7.1761689923732774E-9
power__total,0.0006997194141149521
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25866656770878493
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25866656770878493
timing__hold__ws__corner:nom_tt_025C_1v80,0.34403375566588457
timing__setup__ws__corner:nom_tt_025C_1v80,12.737034898418477
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.344034
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,4
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,24
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2613534740378224
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2613534740378224
timing__hold__ws__corner:nom_ss_100C_1v60,0.956250883321219
timing__setup__ws__corner:nom_ss_100C_1v60,5.162130424785774
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.956251
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,24
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25723016111890057
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25723016111890057
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12418044721783097
timing__setup__ws__corner:nom_ff_n40C_1v95,13.706302258893137
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.124180
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,4
design__max_fanout_violation__count,24
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2559036388559862
clock__skew__worst_setup,0.2559036388559862
timing__hold__ws,0.12040313531431913
timing__setup__ws,5.0559007300715795
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120403
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
design__io,218
design__die__area,90000
design__core__area,80146.9
design__instance__count__stdcell,2339
design__instance__area__stdcell,8976.11
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.111996
design__instance__utilization__stdcell,0.111996
design__instance__count__class:buffer,33
design__instance__count__class:inverter,34
design__instance__count__class:sequential_cell,36
design__instance__count__class:multi_input_combinational_cell,675
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,7842
design__instance__count__class:tap_cell,1144
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,216
design__io__hpwl,14459752
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19210
design__violations,0
design__instance__count__class:timing_repair_buffer,125
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
design__instance__count__class:antenna_cell,284
antenna_diodes_count,0
route__net,1023
route__net__special,2
route__drc_errors__iter:1,278
route__wirelength__iter:1,21556
route__drc_errors__iter:2,94
route__wirelength__iter:2,21375
route__drc_errors__iter:3,89
route__wirelength__iter:3,21396
route__drc_errors__iter:4,14
route__wirelength__iter:4,21353
route__drc_errors__iter:5,0
route__wirelength__iter:5,21356
route__drc_errors,0
route__wirelength,21356
route__vias,6136
route__vias__singlecut,6136
route__vias__multicut,0
design__disconnected_pin__count,94
design__critical_disconnected_pin__count,0
route__wirelength__max,405.94
timing__unannotated_net__count__corner:nom_tt_025C_1v80,129
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,129
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,129
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,24
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25719313517998216
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25719313517998216
timing__hold__ws__corner:min_tt_025C_1v80,0.3385030129788406
timing__setup__ws__corner:min_tt_025C_1v80,12.801760902584698
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.338503
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,129
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,4
design__max_fanout_violation__count__corner:min_ss_100C_1v60,24
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2596209709588963
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2600442990101584
timing__hold__ws__corner:min_ss_100C_1v60,0.946601601674394
timing__setup__ws__corner:min_ss_100C_1v60,5.234461900974987
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.946602
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,129
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,24
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2559036388559862
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2559036388559862
timing__hold__ws__corner:min_ff_n40C_1v95,0.12040313531431913
timing__setup__ws__corner:min_ff_n40C_1v95,13.727992464694074
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.120403
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,129
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,24
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26262778806152726
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26262778806152726
timing__hold__ws__corner:max_tt_025C_1v80,0.35020892732579795
timing__setup__ws__corner:max_tt_025C_1v80,12.659745610150281
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.350209
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,129
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,4
design__max_fanout_violation__count__corner:max_ss_100C_1v60,24
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2658643658256024
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2658643658256024
timing__hold__ws__corner:max_ss_100C_1v60,0.9664609386336418
timing__setup__ws__corner:max_ss_100C_1v60,5.0559007300715795
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.966461
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,129
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,24
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26137240334092765
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26137240334092765
timing__hold__ws__corner:max_ff_n40C_1v95,0.1285295239951954
timing__setup__ws__corner:max_ff_n40C_1v95,13.68359864148666
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.128530
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,129
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,129
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79977
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000227494
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00025528
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000206044
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00025528
design_powergrid__voltage__worst,0.00025528
design_powergrid__voltage__worst__net:vccd1,1.79977
design_powergrid__drop__worst,0.00025528
design_powergrid__drop__worst__net:vccd1,0.000227494
design_powergrid__voltage__worst__net:vssd1,0.00025528
design_powergrid__drop__worst__net:vssd1,0.00025528
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002000000000000000163606107828062619091724627651274204254150390625
ir__drop__worst,0.00022699999999999998824551372678115512826479971408843994140625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
