Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 19 18:45:29 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: disp/clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: disp/clk3/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.775        0.000                      0                  126        0.142        0.000                      0                  126        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0        {0.000 10.000}       20.000          50.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0              94.473        0.000                      0                   40        0.142        0.000                      0                   40       49.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  
sys_clk_pin                       5.775        0.000                      0                   86        0.261        0.000                      0                   86        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.473ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.251ns (25.440%)  route 3.666ns (74.560%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.807     6.548    dac/lopt
    SLICE_X0Y27          FDRE                                         r  dac/tmp_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X0Y27          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X0Y27          FDRE (Setup_fdre_C_R)       -0.429   101.021    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        101.021    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 94.473    

Slack (MET) :             94.695ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.251ns (27.190%)  route 3.350ns (72.810%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.490     6.231    dac/lopt
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.524   100.926    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 94.695    

Slack (MET) :             94.695ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.251ns (27.190%)  route 3.350ns (72.810%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.490     6.231    dac/lopt
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.524   100.926    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 94.695    

Slack (MET) :             94.695ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.251ns (27.190%)  route 3.350ns (72.810%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.490     6.231    dac/lopt
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.524   100.926    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 94.695    

Slack (MET) :             94.695ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.251ns (27.190%)  route 3.350ns (72.810%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.490     6.231    dac/lopt
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X2Y27          FDRE (Setup_fdre_C_R)       -0.524   100.926    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        100.926    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 94.695    

Slack (MET) :             94.790ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.251ns (27.190%)  route 3.350ns (72.810%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.490     6.231    dac/lopt
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429   101.021    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.021    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 94.790    

Slack (MET) :             94.790ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.251ns (27.190%)  route 3.350ns (72.810%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.490     6.231    dac/lopt
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429   101.021    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        101.021    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 94.790    

Slack (MET) :             94.790ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.251ns (27.190%)  route 3.350ns (72.810%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 101.505 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 f  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 f  clk0/dac_i_1/O
                         net (fo=11, routed)          0.620     5.415    clk0_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.326     5.741 r  sync_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.490     6.231    dac/lopt
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505   101.505    dac/clk_10M
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.094   101.599    
                         clock uncertainty           -0.149   101.450    
    SLICE_X3Y27          FDRE (Setup_fdre_C_R)       -0.429   101.021    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        101.021    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 94.790    

Slack (MET) :             95.601ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.925ns (24.257%)  route 2.888ns (75.743%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 101.507 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 f  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 r  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.152     4.795 r  clk0/dac_i_1/O
                         net (fo=11, routed)          0.648     5.444    dac/dac_reg_0
    SLICE_X0Y28          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.507   101.507    dac/clk_10M
    SLICE_X0Y28          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.094   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X0Y28          FDRE (Setup_fdre_C_CE)      -0.407   101.045    dac/dac_reg
  -------------------------------------------------------------------
                         required time                        101.045    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                 95.601    

Slack (MET) :             96.183ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.897ns (24.748%)  route 2.727ns (75.252%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 101.509 - 100.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630     1.630    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     2.108 f  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.749     2.857    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.295     3.152 r  clk0/tmp_reg[7]_i_2/O
                         net (fo=9, routed)           1.491     4.643    clk0/tmp_reg[7]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.124     4.767 r  clk0/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.488     5.255    dac/D[6]
    SLICE_X2Y31          FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.509   101.509    dac/clk_10M
    SLICE_X2Y31          FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.094   101.603    
                         clock uncertainty           -0.149   101.454    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)       -0.016   101.438    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        101.438    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                 96.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590     0.590    clk0/clk_10M
    SLICE_X3Y33          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.089     0.820    clk0/period_count_reg[3]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.865 r  clk0/period_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.865    clk0/p_0_in[5]
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859     0.859    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     0.723    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585     0.585    dac/clk_10M
    SLICE_X0Y27          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.121     0.847    dac/p_1_in
    SLICE_X0Y28          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.854     0.854    dac/clk_10M
    SLICE_X0Y28          FDRE                                         r  dac/dac_reg/C
                         clock pessimism             -0.255     0.599    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070     0.669    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.588     0.588    dac/clk_10M
    SLICE_X2Y31          FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.148     0.736 r  dac/tmp_reg_reg[6]/Q
                         net (fo=1, routed)           0.059     0.795    clk0/tmp_reg_reg[7][6]
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.098     0.893 r  clk0/tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.893    dac/D[7]
    SLICE_X2Y31          FDRE                                         r  dac/tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.857     0.857    dac/clk_10M
    SLICE_X2Y31          FDRE                                         r  dac/tmp_reg_reg[7]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120     0.708    dac/tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585     0.585    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  dac/tmp_reg_reg[11]/Q
                         net (fo=1, routed)           0.116     0.865    dac/tmp_reg_reg_n_0_[11]
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853     0.853    dac/clk_10M
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.070     0.668    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.246ns (74.266%)  route 0.085ns (25.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590     0.590    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148     0.738 r  clk0/period_count_reg[4]/Q
                         net (fo=5, routed)           0.085     0.823    clk0/period_count_reg[4]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.098     0.921 r  clk0/period_count[6]_i_2/O
                         net (fo=1, routed)           0.000     0.921    clk0/p_0_in[6]
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859     0.859    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[6]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     0.711    clk0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585     0.585    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  dac/tmp_reg_reg[9]/Q
                         net (fo=1, routed)           0.112     0.861    dac/tmp_reg_reg_n_0_[9]
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853     0.853    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.059     0.644    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.421%)  route 0.163ns (53.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585     0.585    dac/clk_10M
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[14]/Q
                         net (fo=1, routed)           0.163     0.888    dac/tmp_reg_reg_n_0_[14]
    SLICE_X0Y27          FDRE                                         r  dac/tmp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853     0.853    dac/clk_10M
    SLICE_X0Y27          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070     0.668    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585     0.585    dac/clk_10M
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dac/tmp_reg_reg[12]/Q
                         net (fo=1, routed)           0.136     0.862    dac/tmp_reg_reg_n_0_[12]
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853     0.853    dac/clk_10M
    SLICE_X3Y27          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.051     0.636    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585     0.585    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  dac/tmp_reg_reg[10]/Q
                         net (fo=1, routed)           0.163     0.912    dac/tmp_reg_reg_n_0_[10]
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853     0.853    dac/clk_10M
    SLICE_X2Y27          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.090     0.675    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.055%)  route 0.133ns (38.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590     0.590    clk0/clk_10M
    SLICE_X2Y33          FDRE                                         r  clk0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  clk0/period_count_reg[6]/Q
                         net (fo=11, routed)          0.133     0.887    clk0/period_count_reg[6]
    SLICE_X0Y32          LUT5 (Prop_lut5_I1_O)        0.045     0.932 r  clk0/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.932    dac/D[1]
    SLICE_X0Y32          FDRE                                         r  dac/tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858     0.858    dac/clk_10M
    SLICE_X0Y32          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092     0.695    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y33      clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y33      clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y33      clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y33      clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33      clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33      clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y27      dac/tmp_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y27      dac/tmp_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y33      clk0/period_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y33      clk0/period_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y27      dac/tmp_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y27      dac/tmp_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y27      dac/tmp_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y27      dac/tmp_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y33      clk0/period_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y33      clk0/period_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y33      clk0/period_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y27      dac/tmp_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y27      dac/tmp_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y27      dac/tmp_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y32      dac/tmp_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.766ns (21.101%)  route 2.864ns (78.899%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    disp/clk2/clk
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  disp/clk2/period_count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.513    disp/clk2/period_count_reg[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.637 r  disp/clk2/period_count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.434    disp/clk2/period_count[0]_i_3_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  disp/clk2/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.210     8.768    disp/clk2/period_count[0]_i_1__0_n_0
    SLICE_X6Y26          FDRE                                         r  disp/clk2/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.502    14.843    disp/clk2/clk
    SLICE_X6Y26          FDRE                                         r  disp/clk2/period_count_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y26          FDRE (Setup_fdre_C_R)       -0.524    14.544    disp/clk2/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.704ns (19.260%)  route 2.951ns (80.740%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.454    disp/clk3/period_count_reg[18]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.578 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           1.037     7.615    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.058     8.797    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X1Y27          FDRE                                         r  disp/clk3/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.846    disp/clk3/clk
    SLICE_X1Y27          FDRE                                         r  disp/clk3/period_count_reg[20]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    14.656    disp/clk3/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.018%)  route 2.813ns (79.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.454    disp/clk3/period_count_reg[18]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.578 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           1.037     7.615    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          0.919     8.658    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[16]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    14.677    disp/clk3/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.018%)  route 2.813ns (79.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.454    disp/clk3/period_count_reg[18]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.578 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           1.037     7.615    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          0.919     8.658    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[17]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    14.677    disp/clk3/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.018%)  route 2.813ns (79.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.454    disp/clk3/period_count_reg[18]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.578 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           1.037     7.615    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          0.919     8.658    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[18]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    14.677    disp/clk3/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 disp/clk3/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.018%)  route 2.813ns (79.982%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  disp/clk3/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.454    disp/clk3/period_count_reg[18]
    SLICE_X0Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.578 r  disp/clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           1.037     7.615    disp/clk3/period_count[0]_i_5__0_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  disp/clk3/period_count[0]_i_1__1/O
                         net (fo=22, routed)          0.919     8.658    disp/clk3/period_count[0]_i_1__1_n_0
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.845    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[19]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429    14.677    disp/clk3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.766ns (22.936%)  route 2.574ns (77.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    disp/clk2/clk
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  disp/clk2/period_count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.513    disp/clk2/period_count_reg[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.637 r  disp/clk2/period_count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.434    disp/clk2/period_count[0]_i_3_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  disp/clk2/period_count[0]_i_1__0/O
                         net (fo=22, routed)          0.920     8.478    disp/clk2/period_count[0]_i_1__0_n_0
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.500    14.841    disp/clk2/clk
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[16]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDRE (Setup_fdre_C_R)       -0.524    14.542    disp/clk2/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.766ns (22.936%)  route 2.574ns (77.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    disp/clk2/clk
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  disp/clk2/period_count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.513    disp/clk2/period_count_reg[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.637 r  disp/clk2/period_count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.434    disp/clk2/period_count[0]_i_3_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  disp/clk2/period_count[0]_i_1__0/O
                         net (fo=22, routed)          0.920     8.478    disp/clk2/period_count[0]_i_1__0_n_0
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.500    14.841    disp/clk2/clk
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[17]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDRE (Setup_fdre_C_R)       -0.524    14.542    disp/clk2/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.766ns (22.936%)  route 2.574ns (77.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    disp/clk2/clk
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  disp/clk2/period_count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.513    disp/clk2/period_count_reg[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.637 r  disp/clk2/period_count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.434    disp/clk2/period_count[0]_i_3_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  disp/clk2/period_count[0]_i_1__0/O
                         net (fo=22, routed)          0.920     8.478    disp/clk2/period_count[0]_i_1__0_n_0
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.500    14.841    disp/clk2/clk
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[18]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDRE (Setup_fdre_C_R)       -0.524    14.542    disp/clk2/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.766ns (22.936%)  route 2.574ns (77.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    disp/clk2/clk
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  disp/clk2/period_count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.513    disp/clk2/period_count_reg[10]
    SLICE_X7Y23          LUT6 (Prop_lut6_I3_O)        0.124     6.637 r  disp/clk2/period_count[0]_i_3/O
                         net (fo=1, routed)           0.797     7.434    disp/clk2/period_count[0]_i_3_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.558 r  disp/clk2/period_count[0]_i_1__0/O
                         net (fo=22, routed)          0.920     8.478    disp/clk2/period_count[0]_i_1__0_n_0
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.500    14.841    disp/clk2/clk
    SLICE_X6Y25          FDRE                                         r  disp/clk2/period_count_reg[19]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDRE (Setup_fdre_C_R)       -0.524    14.542    disp/clk2/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     1.465    disp/clk3/clk
    SLICE_X1Y24          FDRE                                         r  disp/clk3/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  disp/clk3/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.723    disp/clk3/period_count_reg[11]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  disp/clk3/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    disp/clk3/period_count_reg[8]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  disp/clk3/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.850     1.977    disp/clk3/clk
    SLICE_X1Y24          FDRE                                         r  disp/clk3/period_count_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    disp/clk3/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  disp/clk3/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.724    disp/clk3/period_count_reg[19]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  disp/clk3/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    disp/clk3/period_count_reg[16]_i_1_n_4
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    disp/clk3/clk
    SLICE_X1Y26          FDRE                                         r  disp/clk3/period_count_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    disp/clk3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    disp/clk3/clk
    SLICE_X1Y23          FDRE                                         r  disp/clk3/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  disp/clk3/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.724    disp/clk3/period_count_reg[7]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  disp/clk3/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    disp/clk3/period_count_reg[4]_i_1_n_4
    SLICE_X1Y23          FDRE                                         r  disp/clk3/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    disp/clk3/clk
    SLICE_X1Y23          FDRE                                         r  disp/clk3/period_count_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    disp/clk3/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     1.465    disp/clk3/clk
    SLICE_X1Y25          FDRE                                         r  disp/clk3/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  disp/clk3/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.726    disp/clk3/period_count_reg[15]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  disp/clk3/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    disp/clk3/period_count_reg[12]_i_1_n_4
    SLICE_X1Y25          FDRE                                         r  disp/clk3/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.850     1.977    disp/clk3/clk
    SLICE_X1Y25          FDRE                                         r  disp/clk3/period_count_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    disp/clk3/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    disp/clk3/clk
    SLICE_X1Y22          FDRE                                         r  disp/clk3/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp/clk3/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.729    disp/clk3/period_count_reg[3]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  disp/clk3/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.837    disp/clk3/period_count_reg[0]_i_2_n_4
    SLICE_X1Y22          FDRE                                         r  disp/clk3/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    disp/clk3/clk
    SLICE_X1Y22          FDRE                                         r  disp/clk3/period_count_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    disp/clk3/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disp/clk3/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk3/period_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    disp/clk3/clk
    SLICE_X1Y23          FDRE                                         r  disp/clk3/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  disp/clk3/period_count_reg[4]/Q
                         net (fo=2, routed)           0.114     1.721    disp/clk3/period_count_reg[4]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  disp/clk3/period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    disp/clk3/period_count_reg[4]_i_1_n_7
    SLICE_X1Y23          FDRE                                         r  disp/clk3/period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    disp/clk3/clk
    SLICE_X1Y23          FDRE                                         r  disp/clk3/period_count_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    disp/clk3/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    disp/clk2/clk
    SLICE_X6Y22          FDRE                                         r  disp/clk2/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  disp/clk2/period_count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.756    disp/clk2/period_count_reg[6]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  disp/clk2/period_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    disp/clk2/period_count_reg[4]_i_1__0_n_5
    SLICE_X6Y22          FDRE                                         r  disp/clk2/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    disp/clk2/clk
    SLICE_X6Y22          FDRE                                         r  disp/clk2/period_count_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.600    disp/clk2/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.581     1.464    disp/clk2/clk
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  disp/clk2/period_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.754    disp/clk2/period_count_reg[10]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  disp/clk2/period_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.864    disp/clk2/period_count_reg[8]_i_1__0_n_5
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.849     1.976    disp/clk2/clk
    SLICE_X6Y23          FDRE                                         r  disp/clk2/period_count_reg[10]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.134     1.598    disp/clk2/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.580     1.463    disp/clk2/clk
    SLICE_X6Y24          FDRE                                         r  disp/clk2/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  disp/clk2/period_count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.754    disp/clk2/period_count_reg[14]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  disp/clk2/period_count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.864    disp/clk2/period_count_reg[12]_i_1__0_n_5
    SLICE_X6Y24          FDRE                                         r  disp/clk2/period_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.848     1.975    disp/clk2/clk
    SLICE_X6Y24          FDRE                                         r  disp/clk2/period_count_reg[14]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.134     1.597    disp/clk2/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    disp/clk2/clk
    SLICE_X6Y21          FDRE                                         r  disp/clk2/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  disp/clk2/period_count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.757    disp/clk2/period_count_reg[2]
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  disp/clk2/period_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.867    disp/clk2/period_count_reg[0]_i_2__0_n_5
    SLICE_X6Y21          FDRE                                         r  disp/clk2/period_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.852     1.979    disp/clk2/clk
    SLICE_X6Y21          FDRE                                         r  disp/clk2/period_count_reg[2]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.134     1.600    disp/clk2/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    disp/clk2/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    disp/clk2/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    disp/clk2/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    disp/clk2/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    disp/clk2/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    disp/clk2/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    disp/clk2/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y25    disp/clk2/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y25    disp/clk2/period_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    disp/clk2/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    disp/clk2/period_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    disp/clk2/period_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    disp/clk2/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    disp/clk2/period_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    disp/clk2/period_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    disp/clk2/period_count_reg[19]/C



