Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/nsh1/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 4a4f5542b5e04db3b796fac15d8d2a4f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fourBitCounter_behav xil_defaultlib.tb_fourBitCounter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'a' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.rDlatch
Compiling module xil_defaultlib.RDff
Compiling module xil_defaultlib.fourBitCounter
Compiling module xil_defaultlib.tb_fourBitCounter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fourBitCounter_behav
