Saved contents of this file to system_log.14.6 during revup to EDK 14.7.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jan 05 20:04:35 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 7
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing xps_tft_0.jpg.....
Rasterizing xps_ps2_0.jpg.....
Rasterizing xps_mch_emc_0.jpg.....
Rasterizing reset_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_cntlr.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_debug_module.jpg.....
Rasterizing microblaze_0_d_bram_cntlr.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_uartlite_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_plbv46_bridge_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing audio_ip_0.jpg.....
Rasterizing Dip.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/syste
m.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 30 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 59 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 102 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 154 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 195 
WARNING:EDK:4092 - IPNAME: xps_tft, INSTANCE: xps_tft_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 30 
WARNING:EDK:4092 - IPNAME: xps_mch_emc, INSTANCE: xps_mch_emc_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 59 
WARNING:EDK:4092 - IPNAME: plb_v46, INSTANCE: plb_v46_0 - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 102 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 154 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 195 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to artix7 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'CLK_I' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0003ffff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x0003ffff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Dip	microblaze_0_axi_periph
  (0x40600000-0x4060ffff) axi_uartlite_0	microblaze_0_axi_periph
  (0x41200000-0x4120ffff) axi_intc_0	microblaze_0_axi_periph
  (0x41c00000-0x41c0ffff) axi_timer_0	microblaze_0_axi_periph
  (0x44400000-0x4440ffff) microblaze_0_debug_module	microblaze_0_axi_periph
  (0x7e200000-0x7e20ffff) audio_ip_0	microblaze_0_axi_periph
  (0x86a00000-0x86a0ffff)
xps_ps2_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x86e00000-0x86e0ffff)
xps_tft_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
  (0x87000000-0x87ffffff)
xps_mch_emc_0	microblaze_0_axi_periph->axi_plbv46_bridge_0->plb_v46_0
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\pc
   ores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\pc
   ores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\pc
   ores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:xps_ps2_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\pc
   ores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\pc
   ores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:xps_mch_emc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\pc
   ores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x40000 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_plbv46_bridge, INSTANCE:axi_plbv46_bridge_0 - tool
   is overriding PARAMETER C_MPLB_DWIDTH value to 64 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_plbv46_bridge_v2_02_a\data\axi_plbv46_bridge_v2_1_0.mpd line 96 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 2 master(s) : 7
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   reset_0_Peripheral_aresetn - floating connection -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 99 
WARNING:EDK:4181 - PORT: Interrupt, CONNECTOR: axi_uartlite_0_Interrupt -
   floating connection -
   E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\sy
   stem.mhs line 220 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x42000000 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\application_program\ISE_14_7\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcore
   s\axi_intc_v1_04_a\data\axi_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 154 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 195 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_tft_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 30 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:xps_ps2_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 48 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:xps_mch_emc_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 59 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:reset_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:plb_v46_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_cntlr -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_debug_module -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_cntlr -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 154 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_axi_periph -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 161 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_uartlite_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 209 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_timer_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_plbv46_bridge_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi_intc_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 247 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:audio_ip_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 258 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:dip -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 269 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_xps_tft_0_wrapper INSTANCE:xps_tft_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 30 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc7a100tcsg324-1 -intstyle silent -i -sd .. system_xps_tft_0_wrapper.ngc
../system_xps_tft_0_wrapper

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/xps_tft_0_wrapper/system_xps_tft_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_xps_tft_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_microblaze_0_ilmb_wrapper.ngc ../system_microblaze_0_ilmb_wrapper

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_microblaze_0_dlmb_wrapper.ngc ../system_microblaze_0_dlmb_wrapper

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 161 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_microblaze_0_axi_periph_wrapper.ngc
../system_microblaze_0_axi_periph_wrapper

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/microblaze_0_axi_periph_wrapper/system_microblaze_0_axi_periph_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 169 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc7a100tcsg324-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_plbv46_bridge_0_wrapper INSTANCE:axi_plbv46_bridge_0 -
E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\syste
m.mhs line 233 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc7a100tcsg324-1 -intstyle silent -i -sd ..
system_axi_plbv46_bridge_0_wrapper.ngc ../system_axi_plbv46_bridge_0_wrapper

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/axi_plbv46_bridge_0_wrapper/system_axi_plbv46_bridge_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_plbv46_bridge_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_plbv46_bridge_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 464.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-1 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File:
E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/imple
mentation/fpga.flw 
Using Option File(s): 
 E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line:
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc7a100tcsg324-1 -nt timestamp -bm system.bmm
E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/imple
mentation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system.ngc" ...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_dip_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_reset_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_axi_uartlite_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_axi_periph_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_xps_tft_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_xps_ps2_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_xps_mch_emc_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_i_bram_cntlr_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_debug_module_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_d_bram_cntlr_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_axi_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_audio_ip_0_wrapper.ngc"...
Loading design module
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_axi_periph_wrapper.ncf" to module
"microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_xps_tft_0_wrapper.ncf" to module "xps_tft_0"...
Checking Constraint Associations...
Applying constraints in
"E:/application_program2/xilinx_works/microcomputer_MIPS_Nexys4/piano/piano/impl
ementation/system_axi_intc_0_wrapper.ncf" to module "axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1" (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _rstpot1_SW0 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT1" TS_CLK_I_pin *
   0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'CLK_I_pin', used in period specification
   'TS_CLK_I_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_CLK_I_pin *
   0.9 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I
   _BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0
   ].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG
   [0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.
   I_ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST
   _I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I
   _ADDSUB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   31].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[
   30].ADDRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC
   _ADDR_CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIG
   N_PIPE_GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mch_emc_0/xps_mch_emc_0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIP
   E_GEN[6].READ_COMPLETE_PIPE' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  37 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 57 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e505d99b) REAL time: 1 mins 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e505d99b) REAL time: 1 mins 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f7bf4aeb) REAL time: 1 mins 6 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:712d9218) REAL time: 1 mins 16 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:712d9218) REAL time: 1 mins 16 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:712d9218) REAL time: 1 mins 17 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:712d9218) REAL time: 1 mins 17 secs 

Phase 8.8  Global Placement
........................................
............
.........................................
.........................................
.........................................
Phase 8.8  Global Placement (Checksum:b1c98e29) REAL time: 2 mins 22 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b1c98e29) REAL time: 2 mins 23 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:9af6546c) REAL time: 2 mins 40 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:9af6546c) REAL time: 2 mins 40 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:9af6546c) REAL time: 2 mins 40 secs 

Total REAL time to Placer completion: 2 mins 54 secs 
Total CPU  time to Placer completion: 2 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 3,460 out of 126,800    2
    Number used as Flip Flops:               3,427
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,861 out of  63,400    6
    Number used as logic:                    3,515 out of  63,400    5
      Number using O6 output only:           2,653
      Number using O5 output only:             170
      Number using O5 and O6:                  692
      Number used as ROM:                        0
    Number used as Memory:                     252 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           188
        Number using O6 output only:           186
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     94
      Number with same-slice register load:     77
      Number with same-slice carry load:        17
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,719 out of  15,850   10
  Number of LUT Flip Flop pairs used:        4,807
    Number with an unused Flip Flop:         1,572 out of   4,807   32
    Number with an unused LUT:                 946 out of   4,807   19
    Number of fully used LUT-FF pairs:       2,289 out of   4,807   47
    Number of unique control sets:             270
    Number of slice register sites lost
      to control set restrictions:           1,105 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     210   34
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             88

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       19 out of     300    6
    Number used as ILOGICE2s:                   19
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       53 out of     300   17
    Number used as OLOGICE2s:                   53
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                4.63

Peak Memory Usage:  953 MB
Total REAL time to MAP completion:  3 mins 3 secs 
Total CPU time to MAP completion:   2 mins 50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\;E:\application_program\ISE_14_7\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,460 out of 126,800    2
    Number used as Flip Flops:               3,427
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      3,861 out of  63,400    6
    Number used as logic:                    3,515 out of  63,400    5
      Number using O6 output only:           2,653
      Number using O5 output only:             170
      Number using O5 and O6:                  692
      Number used as ROM:                        0
    Number used as Memory:                     252 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           188
        Number using O6 output only:           186
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     94
      Number with same-slice register load:     77
      Number with same-slice carry load:        17
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,719 out of  15,850   10
  Number of LUT Flip Flop pairs used:        4,807
    Number with an unused Flip Flop:         1,572 out of   4,807   32
    Number with an unused LUT:                 946 out of   4,807   19
    Number of fully used LUT-FF pairs:       2,289 out of   4,807   47
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     210   34
    Number of LOCed IOBs:                       72 out of      72  100
    IOB Flip Flops:                             88

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     135   48
    Number using RAMB36E1 only:                 66
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       19 out of     300    6
    Number used as ILOGICE2s:                   19
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       53 out of     300   17
    Number used as OLOGICE2s:                   53
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 27 secs 
Finished initial Timing Analysis.  REAL time: 28 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36635 unrouted;      REAL time: 31 secs 

Phase  2  : 25871 unrouted;      REAL time: 33 secs 

Phase  3  : 7348 unrouted;      REAL time: 43 secs 

Phase  4  : 7341 unrouted; (Setup:0, Hold:31505, Component Switching Limit:0)     REAL time: 50 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:27320, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:27320, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:27320, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:27320, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 11 secs 
Total REAL time to Router completion: 1 mins 11 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT0 | BUFGCTRL_X0Y1| No   | 1645 |  0.306     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT2 | BUFGCTRL_X0Y0| No   |   45 |  0.191     |  1.817      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|                 Clk |BUFGCTRL_X0Y30| No   |   74 |  0.109     |  1.717      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|/Simple/div_clk_BUFG |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   10 |  0.202     |  1.800      |
+---------------------+--------------+------+------+------------+-------------+
|         CLK_I_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.809      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_m |              |      |      |            |             |
|odule_MBDEBUG_0_Dbg_ |              |      |      |            |             |
|              Update |         Local|      |   21 |  0.833     |  2.256      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|         /PWM1/ckMul |         Local|      |    2 |  0.000     |  2.232      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|            /clk_50M |         Local|      |    7 |  1.245     |  2.153      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|        /PWM1/clk_fb |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.040ns|    11.071ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.003ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_CLK_I_pin *         0.9 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.701ns|    27.386ns|       0|           0
  G_MMCM1_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.034ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT1" TS_CLK_I_pin *         0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK_I_pin = PERIOD TIMEGRP "CLK_I_pin" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     1.893ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     2.107ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.816ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.529ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_microblaze_0_axi_periph_reset_re | MAXDELAY    |         N/A|     9.243ns|     N/A|           0
  sync_path" TIG                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.354ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.103ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK_I_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I_pin                   |     10.000ns|      4.000ns|      9.964ns|            0|            0|            0|      1114123|
| TS_clock_generator_0_clock_gen|     40.000ns|     27.386ns|          N/A|            0|            0|         1111|            0|
| erator_0_SIG_MMCM1_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     11.111ns|     11.071ns|          N/A|            0|            0|      1113012|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 18 secs 
Total CPU time to PAR completion: 1 mins 14 secs 

Peak Memory Usage:  859 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\;E:\application_program\ISE_14_7
\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_xps_tft_0_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e
3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1114141 paths, 0 nets, and 26193 connections

Design statistics:
   Minimum period:  27.386ns (Maximum frequency:  36.515MHz)


Analysis completed Mon Jan 05 20:20:19 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/artix7/data/artix7.acd> with
local file
<E:/application_program/ISE_14_7/14.7/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
E:\application_program\ISE_14_7\14.7\ISE_DS\ISE\;E:\application_program\ISE_14_7
\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1
Opened constraints file system.pcf.

Mon Jan 05 20:20:37 2015

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<31>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_cntlr_BRAM_PORT_BRAM_Addr<30>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Mon Jan 05 20:22:01 2015
 xsdk.exe -hwspec E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Jan 05 21:05:35 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Jan 05 21:05:35 2015
 xsdk.exe -hwspec E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Jan 05 21:07:18 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Jan 05 21:07:18 2015
 xsdk.exe -hwspec E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <E:/application_program/ISE_14_7/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\etc\system.filters
Done writing Tab View settings to:
	E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\piano\piano\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jan 05 21:53:43 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Jan 05 21:53:44 2015
 xsdk.exe -hwspec E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\GreedSnake_VGA\piano\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Jan 05 21:55:53 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Jan 05 21:55:53 2015
 xsdk.exe -hwspec E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\GreedSnake_VGA\piano\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\GreedSnake_VGA\piano\etc\system.filters
Done writing Tab View settings to:
	E:\application_program2\xilinx_works\microcomputer_MIPS_Nexys4\GreedSnake_VGA\piano\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Dec 15 08:05:51 2015
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Tue Dec 15 08:06:16 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Dec 15 08:06:33 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Dec 15 08:06:38 2015
 xsdk.exe -hwspec C:\Users\HYT\Desktop\GreedSnake_VGA\piano\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <D:/ISE/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\HYT\Desktop\GreedSnake_VGA\piano\etc\system.filters
Done writing Tab View settings to:
	C:\Users\HYT\Desktop\GreedSnake_VGA\piano\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\sti\Desktop\GreedSnake_VGA\piano\etc\system.filters
Done writing Tab View settings to:
	C:\Users\sti\Desktop\GreedSnake_VGA\piano\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\LEON\Desktop\ballball\etc\system.filters
Done writing Tab View settings to:
	C:\Users\LEON\Desktop\ballball\etc\system.gui
