digraph "gpu::xetla::group::ln_bwd_fused_op_t&lt; ln_bwd_fused_kind::bias_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname=Helvetica,fontsize=10,labelfontname=Helvetica,labelfontsize=10];
  node [fontname=Helvetica,fontsize=10,shape=box,height=0.2,width=0.4];
  rankdir="LR";
  Node1 [id="Node000001",label="gpu::xetla::group::\lln_bwd_fused_op_t\< ln\l_bwd_fused_kind::bias\l_dropout_resAdd_ln, dtype\l_in_, dtype_out_, dtype_acc\l_, layer_norm_attr_, gpu_arch::Xe \>",height=0.2,width=0.4,color="gray40", fillcolor="grey60", style="filled", fontcolor="black",tooltip=" "];
  Node2 -> Node1 [id="edge1_Node000001_Node000002",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" dx_resAdd_out",fontcolor="grey" ];
  Node2 [id="Node000002",label="gpu::xetla::subgroup\l::tile_t\< dtype_out,\l ln_bwd_tile_desc_t \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$structgpu_1_1xetla_1_1subgroup_1_1tile__t.html",tooltip=" "];
  Node3 -> Node2 [id="edge2_Node000002_Node000003",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node3 [id="Node000003",label="ln_bwd_tile_desc_t",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",tooltip=" "];
  Node4 -> Node1 [id="edge3_Node000001_Node000004",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" dx_resAdd_out_payload",fontcolor="grey" ];
  Node4 [id="Node000004",label="gpu::xetla::subgroup\l::mem_payload_t\< dtype\l_out, ln_bwd_tile_desc\l_t, msg_type::block_1d,\l mem_layout::row_major, mem\l_space::global, gpu_arch::Xe \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html",tooltip=" "];
  Node5 -> Node1 [id="edge4_Node000001_Node000005",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" mask_in",fontcolor="grey" ];
  Node5 [id="Node000005",label="gpu::xetla::subgroup\l::tile_t\< dtype_mask,\l ln_bwd_tile_desc_t \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$structgpu_1_1xetla_1_1subgroup_1_1tile__t.html",tooltip=" "];
  Node3 -> Node5 [id="edge5_Node000005_Node000003",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node6 -> Node1 [id="edge6_Node000001_Node000006",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" mask_in_payload",fontcolor="grey" ];
  Node6 [id="Node000006",label="gpu::xetla::subgroup\l::mem_payload_t\< dtype\l_mask, ln_bwd_tile_desc\l_t, msg_type::block_1d,\l mem_layout::row_major, mem\l_space::global, gpu_arch::Xe \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html",tooltip=" "];
}
