Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 22 07:47:19 2024
| Host         : Eureka0805 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    55 |
|    Minimum number of control sets                        |    55 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   177 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    55 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             750 |          206 |
| Yes          | No                    | No                     |              33 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                 Enable Signal                 |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                        | sw_stable_deb[1].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[14].debouncer_sw_i/beatGen/E[0] |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[13].debouncer_sw_i/beatGen/E[0] |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[12].debouncer_sw_i/beatGen/E[0] |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[11].debouncer_sw_i/beatGen/E[0] |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[10].debouncer_sw_i/beatGen/E[0] |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[7].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[6].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[5].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[4].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[0].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | debouncer_btnU/beatGen/E[0]                   |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[9].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[8].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[3].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | sw_stable_deb[2].debouncer_sw_i/beatGen/E[0]  |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | debouncer_btnR/beatGen/E[0]                   |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | debouncer_btnL/beatGen/E[0]                   |                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | debouncer_btnC/beatGen/E[0]                   |                                                                 |                1 |              1 |         1.00 |
|  clockDividerHB_seg/CLK               |                                               |                                                                 |                1 |              3 |         3.00 |
|  clockDividerHB_temp/dividedClk_reg_0 |                                               | smart_valut_i/SR[0]                                             |                1 |              4 |         4.00 |
|  clockDividerHB_temp/dividedClk_reg_0 | temp_i/temp_curr[3]_i_1_n_0                   |                                                                 |                1 |              4 |         4.00 |
|  led_OBUF_BUFG[15]                    |                                               | smart_valut_i/door_open_close_cnt0                              |                2 |              4 |         2.00 |
|  led_OBUF_BUFG[15]                    |                                               | debouncer_btnL/SR[0]                                            |                1 |              4 |         4.00 |
|  led_OBUF_BUFG[15]                    | smart_valut_i/person_num[3]_i_2_n_0           | debouncer_btnU/state1                                           |                2 |              4 |         2.00 |
|  clockDividerHB_temp/dividedClk_reg_0 |                                               |                                                                 |                3 |              5 |         1.67 |
|  led_OBUF_BUFG[15]                    |                                               | smart_valut_i/door_chance_timeout_cnt[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  led_OBUF_BUFG[15]                    |                                               |                                                                 |                3 |              6 |         2.00 |
|  led_OBUF_BUFG[15]                    |                                               | smart_valut_i/door_open_close_timeout_cnt0                      |                2 |              6 |         3.00 |
|  led_OBUF_BUFG[15]                    | smart_valut_i/record_morse                    |                                                                 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                        |                                               | led_OBUF[14]                                                    |               22 |             22 |         1.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[12].debouncer_sw_i/beatGen/counter[0]_i_1__14_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[11].debouncer_sw_i/beatGen/counter[0]_i_1__13_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[10].debouncer_sw_i/beatGen/counter[0]_i_1__12_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[7].debouncer_sw_i/beatGen/counter[0]_i_1__9_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[6].debouncer_sw_i/beatGen/counter[0]_i_1__8_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[5].debouncer_sw_i/beatGen/counter[0]_i_1__7_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[4].debouncer_sw_i/beatGen/counter[0]_i_1__6_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[0].debouncer_sw_i/beatGen/counter[0]_i_1__2_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | debouncer_btnU/beatGen/counter[0]_i_1__18_n_0                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[9].debouncer_sw_i/beatGen/counter[0]_i_1__11_n_0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[8].debouncer_sw_i/beatGen/counter[0]_i_1__10_n_0  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | clockDividerHB_temp/counter[0]_i_1__0_n_0                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | clockDividerHB_seg/clear                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[3].debouncer_sw_i/beatGen/counter[0]_i_1__5_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[2].debouncer_sw_i/beatGen/counter[0]_i_1__4_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | debouncer_btnR/beatGen/counter[0]_i_1__20_n_0                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | debouncer_btnL/beatGen/counter[0]_i_1__19_n_0                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | debouncer_btnC/beatGen/counter[0]_i_1__17_n_0                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | clockDividerHB_i/counter[0]_i_1__1_n_0                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[1].debouncer_sw_i/beatGen/counter[0]_i_1__3_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[14].debouncer_sw_i/beatGen/counter[0]_i_1__16_n_0 |                8 |             32 |         4.00 |
|  led_OBUF_BUFG[15]                    | smart_valut_i/record_morse                    | smart_valut_i/morse_input_cnt[0]_i_1_n_0                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               | sw_stable_deb[13].debouncer_sw_i/beatGen/counter[0]_i_1__15_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                        |                                               |                                                                 |               15 |             38 |         2.53 |
+---------------------------------------+-----------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


