{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Open-EDI Python Demo ----- Uniquify and Flatten"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "import openedi\n",
    "\n",
    "If failed, check whether the python version for jupyter-notebook and that for building the project are consistent"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "# import and create database\n",
    "import sys\n",
    "module_dir = [\"../lib/\", \"./lib/\", \"../build/edi/python/\"] # find from install_dir or build_dir\n",
    "sys.path.extend(module_dir)\n",
    "import openedi as edi\n",
    "\n",
    "db = edi.db.Database()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "读入之前创建好的database，并输出design图示(图示可通过graphviz将dot文件导出获得):\n",
    "\n",
    "![oral](hierachy.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hierachical design has 5 insts.\n",
      "Hierachical design has 4 net.\n",
      "Hierachical design has 9 inst_terms.\n"
     ]
    }
   ],
   "source": [
    "edi.db.read(db, \"hierachy.txt\", 0)\n",
    "db.drawGraphviz(\"hierachy.dot\")\n",
    "print(\"Hierachical design has %d insts.\" % (db.getDesign().numInsts())) # =5\n",
    "print(\"Hierachical design has %d net.\" % (db.getDesign().numNets())) # =4\n",
    "print(\"Hierachical design has %d inst_terms.\" % (db.getDesign().numInstTerms())) # =9"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "执行uniquify,并输出其design图示\n",
    "\n",
    "![uniquified](uniquified.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "db.uniquify()\n",
    "db.drawGraphviz(\"uniquified.dot\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "写出verilog文件"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// File         : uniquified.v\n",
      "// Verilog file automatically generated by OpenEDI\n",
      "\n",
      "module model2_mterm2(\\model2\\-term2);\n",
      "\n",
      "input \\model2\\-term2;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model2_mterm1(\\model2\\-term1);\n",
      "\n",
      "output \\model2\\-term1;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model2_mterm0(\\model2\\-term0);\n",
      "\n",
      "output \\model2\\-term0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model1(\\model1\\-term0, \\model1\\-term1, \\model1\\-term2);\n",
      "\n",
      "input \\model1\\-term0;\n",
      "input \\model1\\-term1;\n",
      "output \\model1\\-term2;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model0(\\model0\\-term0, \\model0\\-term1);\n",
      "\n",
      "input \\model0\\-term0;\n",
      "output \\model0\\-term1;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model2(\\model2\\-term0, \\model2\\-term1, \\model2\\-term2);\n",
      "\n",
      "input \\model2\\-term0;\n",
      "input \\model2\\-term1;\n",
      "output \\model2\\-term2;\n",
      "\n",
      "wire net0;\n",
      "wire net1;\n",
      "wire net2;\n",
      "wire net3;\n",
      "wire net4;\n",
      "\n",
      "model0 inst0(.\\model0\\-term0 (net0), \n",
      "             .\\model0\\-term1 (net2));\n",
      "model0 inst1(.\\model0\\-term0 (net1), \n",
      "             .\\model0\\-term1 (net3));\n",
      "model1 inst2(.\\model1\\-term0 (net2), \n",
      "             .\\model1\\-term1 (net3), \n",
      "             .\\model1\\-term2 (net4));\n",
      "model2_mterm0 inst_mterm0(.\\model2\\-term0 (net0));\n",
      "model2_mterm1 inst_mterm1(.\\model2\\-term1 (net1));\n",
      "model2_mterm2 inst_mterm2(.\\model2\\-term2 (net4));\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Top module\n",
      "module TOP;\n",
      "\n",
      "wire net0;\n",
      "wire net1;\n",
      "wire net2;\n",
      "wire net3;\n",
      "\n",
      "model0 inst0(.\\model0\\-term1 (net0));\n",
      "model0 inst1(.\\model0\\-term1 (net1));\n",
      "model1 inst2(.\\model1\\-term0 (net0), \n",
      "             .\\model1\\-term1 (net1), \n",
      "             .\\model1\\-term2 (net2));\n",
      "model2 inst3(.\\model2\\-term1 (net1), \n",
      "             .\\model2\\-term0 (net2), \n",
      "             .\\model2\\-term2 (net3));\n",
      "model0 inst4(.\\model0\\-term0 (net3));\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "db.writeVerilog(\"uniquified.v\")\n",
    "with open(\"uniquified.v\", \"r\") as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "执行flatten, 并输出其design图示\n",
    "\n",
    "![flattened](flattened.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "FLattened design has 10 insts.\n",
      "Flattened design has 9 net.\n",
      "Flattened design has 19 inst_terms.\n"
     ]
    }
   ],
   "source": [
    "db.flatten()\n",
    "db.drawGraphviz(\"flattened.dot\")\n",
    "print(\"FLattened design has %d insts.\" % (db.getDesign().numInsts())) # =10\n",
    "print(\"Flattened design has %d net.\" % (db.getDesign().numNets())) # =9\n",
    "print(\"Flattened design has %d inst_terms.\" % (db.getDesign().numInstTerms())) # =19"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "写出flatten之后的verilog文件"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// File         : flattened.v\n",
      "// Verilog file automatically generated by OpenEDI\n",
      "\n",
      "module model2_mterm2(\\model2\\-term2);\n",
      "\n",
      "input \\model2\\-term2;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model2_mterm1(\\model2\\-term1);\n",
      "\n",
      "output \\model2\\-term1;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model2_mterm0(\\model2\\-term0);\n",
      "\n",
      "output \\model2\\-term0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model1(\\model1\\-term0, \\model1\\-term1, \\model1\\-term2);\n",
      "\n",
      "input \\model1\\-term0;\n",
      "input \\model1\\-term1;\n",
      "output \\model1\\-term2;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model0(\\model0\\-term0, \\model0\\-term1);\n",
      "\n",
      "input \\model0\\-term0;\n",
      "output \\model0\\-term1;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module model2(\\model2\\-term0, \\model2\\-term1, \\model2\\-term2);\n",
      "\n",
      "input \\model2\\-term0;\n",
      "input \\model2\\-term1;\n",
      "output \\model2\\-term2;\n",
      "\n",
      "wire net0;\n",
      "wire net1;\n",
      "wire net2;\n",
      "wire net3;\n",
      "wire net4;\n",
      "\n",
      "model0 inst0(.\\model0\\-term0 (net0), \n",
      "             .\\model0\\-term1 (net2));\n",
      "model0 inst1(.\\model0\\-term0 (net1), \n",
      "             .\\model0\\-term1 (net3));\n",
      "model1 inst2(.\\model1\\-term0 (net2), \n",
      "             .\\model1\\-term1 (net3), \n",
      "             .\\model1\\-term2 (net4));\n",
      "model2_mterm0 inst_mterm0(.\\model2\\-term0 (net0));\n",
      "model2_mterm1 inst_mterm1(.\\model2\\-term1 (net1));\n",
      "model2_mterm2 inst_mterm2(.\\model2\\-term2 (net4));\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Top module\n",
      "module TOP;\n",
      "\n",
      "wire net0;\n",
      "wire net1;\n",
      "wire net2;\n",
      "wire net3;\n",
      "wire \\inst3\\/net0;\n",
      "wire \\inst3\\/net1;\n",
      "wire \\inst3\\/net2;\n",
      "wire \\inst3\\/net3;\n",
      "wire \\inst3\\/net4;\n",
      "\n",
      "model0 inst0(.\\model0\\-term1 (net0));\n",
      "model0 inst1(.\\model0\\-term1 (net1));\n",
      "model1 inst2(.\\model1\\-term0 (net0), \n",
      "             .\\model1\\-term1 (net1), \n",
      "             .\\model1\\-term2 (net2));\n",
      "assign net1 = \\inst3\\/net0;\n",
      "assign net2 = \\inst3\\/net1;\n",
      "assign net3 = \\inst3\\/net4;\n",
      "model0 \\inst3\\/inst0(.\\model0\\-term0 (\\inst3\\/net0), \n",
      "                   .\\model0\\-term1 (\\inst3\\/net2));\n",
      "model0 \\inst3\\/inst1(.\\model0\\-term0 (\\inst3\\/net1), \n",
      "                   .\\model0\\-term1 (\\inst3\\/net3));\n",
      "model1 \\inst3\\/inst2(.\\model1\\-term0 (\\inst3\\/net2), \n",
      "                   .\\model1\\-term1 (\\inst3\\/net3), \n",
      "                   .\\model1\\-term2 (\\inst3\\/net4));\n",
      "model0 inst4(.\\model0\\-term0 (net3));\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "db.writeVerilog(\"flattened.v\")\n",
    "with open(\"flattened.v\", \"r\") as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 2",
   "language": "python",
   "name": "python2"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 2
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython2",
   "version": "2.7.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}