Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug  5 10:45:35 2025
| Host         : DESKTOP-TTFS3R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Test_wrapper_timing_summary_routed.rpt -pb Block_Test_wrapper_timing_summary_routed.pb -rpx Block_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Block_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.441        0.000                      0                   76        0.174        0.000                      0                   76       41.160        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.441        0.000                      0                   76        0.174        0.000                      0                   76       41.160        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.441ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.890ns (20.739%)  route 3.402ns (79.261%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.186     7.039    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I2_O)        0.124     7.163 f  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.618     7.781    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y124         LUT5 (Prop_lut5_I3_O)        0.124     7.905 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.682     8.587    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.916     9.626    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.666    88.361    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.266    88.627    
                         clock uncertainty           -0.035    88.592    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    88.068    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.068    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                 78.441    

Slack (MET) :             78.876ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.068%)  route 2.968ns (76.932%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.186     7.039    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I2_O)        0.124     7.163 f  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.618     7.781    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y124         LUT5 (Prop_lut5_I3_O)        0.124     7.905 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.682     8.587    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.482     9.193    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    88.070    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.070    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                 78.876    

Slack (MET) :             78.876ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.068%)  route 2.968ns (76.932%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.186     7.039    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I2_O)        0.124     7.163 f  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.618     7.781    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y124         LUT5 (Prop_lut5_I3_O)        0.124     7.905 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.682     8.587    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1/O
                         net (fo=3, routed)           0.482     9.193    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    88.070    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.070    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                 78.876    

Slack (MET) :             79.564ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.890ns (23.891%)  route 2.835ns (76.109%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.186     7.039    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I2_O)        0.124     7.163 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.478     7.641    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           1.172     8.936    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.124     9.060 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     9.060    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[3]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X4Y122         FDRE (Setup_fdre_C_D)        0.031    88.625    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.625    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 79.564    

Slack (MET) :             79.656ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.120ns (30.845%)  route 2.511ns (69.155%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 88.362 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.983     6.836    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT3 (Prop_lut3_I1_O)        0.150     6.986 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.655     7.641    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.328     7.969 r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[1]_i_2/O
                         net (fo=1, routed)           0.873     8.842    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[1]_i_2_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.966 r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     8.966    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.667    88.362    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X5Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[1]/C
                         clock pessimism              0.266    88.628    
                         clock uncertainty           -0.035    88.593    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.029    88.622    Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         88.622    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                 79.656    

Slack (MET) :             79.692ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.890ns (24.733%)  route 2.708ns (75.267%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 88.362 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.789     5.333    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     5.851 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/Q
                         net (fo=9, routed)           1.195     7.046    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[5]
    SLICE_X4Y124         LUT4 (Prop_lut4_I1_O)        0.124     7.170 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7/O
                         net (fo=2, routed)           0.655     7.825    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_7_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.949 f  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.858     8.807    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I1_O)        0.124     8.931 r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     8.931    Block_Test_i/UART_RXmod_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.667    88.362    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]/C
                         clock pessimism              0.266    88.628    
                         clock uncertainty           -0.035    88.593    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)        0.031    88.624    Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         88.624    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                 79.692    

Slack (MET) :             79.761ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.890ns (25.148%)  route 2.649ns (74.852%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 88.361 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.186     7.039    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I2_O)        0.124     7.163 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.618     7.781    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y124         LUT5 (Prop_lut5_I3_O)        0.124     7.905 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5/O
                         net (fo=3, routed)           0.845     8.750    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_5_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     8.874 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.874    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[2]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.666    88.361    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
                         clock pessimism              0.280    88.641    
                         clock uncertainty           -0.035    88.606    
    SLICE_X3Y125         FDRE (Setup_fdre_C_D)        0.029    88.635    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.635    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                 79.761    

Slack (MET) :             79.857ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.890ns (25.933%)  route 2.542ns (74.067%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 88.364 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.186     7.039    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I2_O)        0.124     7.163 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.478     7.641    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           0.878     8.643    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I3_O)        0.124     8.767 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     8.767    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[2]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.669    88.364    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]/C
                         clock pessimism              0.266    88.630    
                         clock uncertainty           -0.035    88.595    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)        0.029    88.624    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.624    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 79.857    

Slack (MET) :             79.857ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.890ns (25.918%)  route 2.544ns (74.082%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 88.364 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          1.186     7.039    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT5 (Prop_lut5_I2_O)        0.124     7.163 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3/O
                         net (fo=2, routed)           0.478     7.641    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_3_n_0
    SLICE_X2Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.765 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2/O
                         net (fo=8, routed)           0.880     8.645    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[7]_i_2_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I4_O)        0.124     8.769 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     8.769    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[4]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.669    88.364    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]/C
                         clock pessimism              0.266    88.630    
                         clock uncertainty           -0.035    88.595    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)        0.031    88.626    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.626    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 79.857    

Slack (MET) :             79.908ns  (required time - arrival time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.120ns (33.135%)  route 2.260ns (66.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 88.363 - 83.330 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.791     5.335    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/Q
                         net (fo=11, routed)          0.983     6.836    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[1]
    SLICE_X2Y123         LUT3 (Prop_lut3_I1_O)        0.150     6.986 f  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6/O
                         net (fo=2, routed)           0.440     7.426    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I3_O)        0.328     7.754 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2/O
                         net (fo=8, routed)           0.837     8.591    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[6]_i_2_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I3_O)        0.124     8.715 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.715    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[0]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.668    88.363    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
                         clock pessimism              0.266    88.629    
                         clock uncertainty           -0.035    88.594    
    SLICE_X3Y123         FDRE (Setup_fdre_C_D)        0.029    88.623    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.623    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 79.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.662     1.566    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/Q
                         net (fo=10, routed)          0.121     1.828    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[2]
    SLICE_X2Y125         LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count[3]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.934     2.084    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X2Y125         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism             -0.504     1.579    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.120     1.699    Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.665     1.569    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.127     1.837    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[6]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]/C
                         clock pessimism             -0.504     1.579    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.076     1.655    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.128     1.696 r  Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.092     1.788    Block_Test_i/UART_RXmod_0/U0/r_SM_Main_reg_n_0_[2]
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.099     1.887 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index[1]_i_1_n_0
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.516     1.568    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.092     1.660    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.773%)  route 0.166ns (47.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/Q
                         net (fo=11, routed)          0.166     1.876    Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg_n_0_[1]
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.045     1.921 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.921    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte[5]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.092     1.693    Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.663     1.567    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.128     1.695 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/Q
                         net (fo=1, routed)           0.119     1.815    Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_reg/C
                         clock pessimism             -0.517     1.567    
    SLICE_X3Y123         FDRE (Hold_fdre_C_D)         0.017     1.584    Block_Test_i/UART_RXmod_0/U0/r_RX_Data_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.065%)  route 0.179ns (55.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.665     1.569    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.179     1.889    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[7]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]/C
                         clock pessimism             -0.504     1.579    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.078     1.657    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.663     1.567    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.149     1.880    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg_n_0_[0]
    SLICE_X2Y126         LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.935     2.085    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y126         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.517     1.567    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121     1.688    Block_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.266%)  route 0.178ns (55.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.662     1.566    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.178     1.885    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[1]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.047     1.647    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.663     1.567    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.181     1.890    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[5]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.504     1.579    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.071     1.650    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.664     1.568    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X4Y122         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.709 r  Block_Test_i/UART_RXmod_0/U0/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.179     1.888    Block_Test_i/UART_TXmod_0/U0/i_TX_Byte[3]
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.934     2.084    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X3Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]/C
                         clock pessimism             -0.483     1.600    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.047     1.647    Block_Test_i/UART_TXmod_0/U0/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y123   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y126   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y125   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y125   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y123   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y124   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y123   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y123   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y126   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y126   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y122   Block_Test_i/UART_RXmod_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y123   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y123   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y126   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y126   Block_Test_i/UART_RXmod_0/U0/r_Clk_Count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 3.981ns (51.314%)  route 3.777ns (48.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.789     5.333    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.777     9.566    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.090 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.090    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 4.086ns (70.419%)  route 1.716ns (29.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.789     5.333    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/Q
                         net (fo=2, routed)           1.716     7.468    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.667    11.136 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.136    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 4.099ns (70.818%)  route 1.689ns (29.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.789     5.333    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.419     5.752 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           1.689     7.441    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.680    11.121 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.121    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.390ns (79.563%)  route 0.357ns (20.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.662     1.566    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.694 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Active_reg/Q
                         net (fo=2, routed)           0.357     2.051    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.313 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.313    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.375ns (78.690%)  route 0.372ns (21.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.662     1.566    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y125         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.694 r  Block_Test_i/UART_TXmod_0/U0/r_TX_Done_reg/Q
                         net (fo=2, routed)           0.372     2.067    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.314 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.314    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.367ns (54.679%)  route 1.133ns (45.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.662     1.566    Block_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y124         FDRE                                         r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Block_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.133     2.840    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.066 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.066    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.466ns (30.576%)  route 3.329ns (69.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           3.329     4.795    Block_Test_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.668     5.033    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_txd_in
                            (input port)
  Destination:            Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.234ns (15.151%)  route 1.311ns (84.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_txd_in (IN)
                         net (fo=0)                   0.000     0.000    uart_txd_in
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_txd_in_IBUF_inst/O
                         net (fo=1, routed)           1.311     1.545    Block_Test_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.935     2.085    Block_Test_i/UART_RXmod_0/U0/sysclk
    SLICE_X3Y123         FDRE                                         r  Block_Test_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





