m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time70/sim
vram_sp_sync_read
Z0 !s110 1695243045
!i10b 1
!s100 ]<1m@bo6@:EanedzcOOlD3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Im=2DPmk97Y9zcT0UVzz2g2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/sim
w1695242563
8C:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/ram_sp_sync_read.v
FC:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/ram_sp_sync_read.v
!i122 0
L0 4 27
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1695243045.000000
!s107 C:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/ram_sp_sync_read.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/ram_sp_sync_read.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_ram_sp_sync_read
R0
!i10b 1
!s100 han^0]doi_Ei]_4;m0lU@2
R1
Iia^:Q_jU]VB?TT3>L6a9@0
R2
R3
w1695242597
8C:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/tb_ram_sp_sync_read.v
FC:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/tb_ram_sp_sync_read.v
!i122 1
L0 2 86
R4
r1
!s85 0
31
R5
!s107 C:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/tb_ram_sp_sync_read.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/OneDrive/Documents/Udemy-Verilog/action_time71/tb_ram_sp_sync_read.v|
!i113 1
R6
R7
