#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 14:26:47 2025
# Process ID         : 33816
# Current directory  : C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1
# Command line       : vivado.exe -log Block_Diagram_IO_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Block_Diagram_IO_wrapper.tcl -notrace
# Log file           : C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper.vdi
# Journal file       : C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1\vivado.jou
# Running On         : LAPTOP-6I567M9C
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 1690 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16936 MB
# Swap memory        : 23622 MB
# Total Virtual      : 40558 MB
# Available Virtual  : 10215 MB
#-----------------------------------------------------------
source Block_Diagram_IO_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top Block_Diagram_IO_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 664.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_0_0/Block_Diagram_IO_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_0_0/Block_Diagram_IO_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_0_0/Block_Diagram_IO_axi_gpio_0_0.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_0_0/Block_Diagram_IO_axi_gpio_0_0.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_microblaze_0_1/Block_Diagram_IO_microblaze_0_1.xdc] for cell 'Block_Diagram_IO_i/microblaze_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_microblaze_0_1/Block_Diagram_IO_microblaze_0_1.xdc] for cell 'Block_Diagram_IO_i/microblaze_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_clk_wiz_1_0/Block_Diagram_IO_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_IO_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_clk_wiz_1_0/Block_Diagram_IO_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_IO_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_clk_wiz_1_0/Block_Diagram_IO_clk_wiz_1_0.xdc] for cell 'Block_Diagram_IO_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_clk_wiz_1_0/Block_Diagram_IO_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_clk_wiz_1_0/Block_Diagram_IO_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1351.703 ; gain = 525.188
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_clk_wiz_1_0/Block_Diagram_IO_clk_wiz_1_0.xdc] for cell 'Block_Diagram_IO_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_rst_clk_wiz_1_100M_0/Block_Diagram_IO_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_IO_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_rst_clk_wiz_1_100M_0/Block_Diagram_IO_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_IO_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_rst_clk_wiz_1_100M_0/Block_Diagram_IO_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_IO_i/rst_clk_wiz_1_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_rst_clk_wiz_1_100M_0/Block_Diagram_IO_rst_clk_wiz_1_100M_0.xdc:50]
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_rst_clk_wiz_1_100M_0/Block_Diagram_IO_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_IO_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_smc_0/bd_0/ip/ip_1/bd_3aa0_psr_aclk_0_board.xdc] for cell 'Block_Diagram_IO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_smc_0/bd_0/ip/ip_1/bd_3aa0_psr_aclk_0_board.xdc] for cell 'Block_Diagram_IO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_smc_0/bd_0/ip/ip_1/bd_3aa0_psr_aclk_0.xdc] for cell 'Block_Diagram_IO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_smc_0/bd_0/ip/ip_1/bd_3aa0_psr_aclk_0.xdc] for cell 'Block_Diagram_IO_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_smc_0/smartconnect.xdc] for cell 'Block_Diagram_IO_i/axi_smc/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_smc_0/smartconnect.xdc] for cell 'Block_Diagram_IO_i/axi_smc/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_1_0/Block_Diagram_IO_axi_gpio_1_0_board.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_irq/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_1_0/Block_Diagram_IO_axi_gpio_1_0_board.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_irq/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_1_0/Block_Diagram_IO_axi_gpio_1_0.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_irq/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_1_0/Block_Diagram_IO_axi_gpio_1_0.xdc] for cell 'Block_Diagram_IO_i/axi_gpio_irq/U0'
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.srcs/constrs_1/new/Constraints.xdc]
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_mdm_1_0/Block_Diagram_IO_mdm_1_0.xdc] for cell 'Block_Diagram_IO_i/mdm_1/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_mdm_1_0/Block_Diagram_IO_mdm_1_0.xdc] for cell 'Block_Diagram_IO_i/mdm_1/U0'
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Block_Diagram_IO_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.gen/sources_1/bd/Block_Diagram_IO/ip/Block_Diagram_IO_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1351.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1351.703 ; gain = 927.137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1354.605 ; gain = 2.902

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2332182da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1379.605 ; gain = 25.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2332182da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1775.914 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2332182da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1775.914 ; gain = 0.000
Phase 1 Initialization | Checksum: 2332182da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1775.914 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2332182da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1775.914 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2332182da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1775.914 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2332182da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1775.914 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b24c80cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1775.914 ; gain = 0.000
Retarget | Checksum: 1b24c80cf
INFO: [Opt 31-389] Phase Retarget created 85 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Retarget, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a1ab5af2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 1775.914 ; gain = 0.000
Constant propagation | Checksum: 1a1ab5af2
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1775.914 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1775.914 ; gain = 0.000
Phase 5 Sweep | Checksum: 1bf07c36a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1775.914 ; gain = 0.000
Sweep | Checksum: 1bf07c36a
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 114 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Block_Diagram_IO_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net Block_Diagram_IO_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1c03a01c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1775.914 ; gain = 0.000
BUFG optimization | Checksum: 1c03a01c9
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c03a01c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1775.914 ; gain = 0.000
Shift Register Optimization | Checksum: 1c03a01c9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ff684663

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1775.914 ; gain = 0.000
Post Processing Netlist | Checksum: 1ff684663
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1944a8fad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.914 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1775.914 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1944a8fad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.914 ; gain = 0.000
Phase 9 Finalization | Checksum: 1944a8fad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.914 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              85  |             130  |                                             89  |
|  Constant propagation         |               3  |              10  |                                             81  |
|  Sweep                        |               4  |             114  |                                            101  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1944a8fad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1775.914 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1944a8fad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1874.273 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1944a8fad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.273 ; gain = 98.359

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1944a8fad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1874.273 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1874.273 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1944a8fad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.273 ; gain = 522.570
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_IO_wrapper_drc_opted.rpt -pb Block_Diagram_IO_wrapper_drc_opted.pb -rpx Block_Diagram_IO_wrapper_drc_opted.rpx
Command: report_drc -file Block_Diagram_IO_wrapper_drc_opted.rpt -pb Block_Diagram_IO_wrapper_drc_opted.pb -rpx Block_Diagram_IO_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1874.273 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1874.273 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1874.273 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1349d6df1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1874.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus gpio_io_i_0 are not locked:  'gpio_io_i_0[4]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 150425cbb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21444979b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21444979b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 21444979b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2284966c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1efa769a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1efa769a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 231ddb324

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2ce209980

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 120 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 51 nets or LUTs. Breaked 0 LUT, combined 51 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1874.273 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             51  |                    51  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             51  |                    51  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2035061a1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2db0916ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2db0916ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2919503c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24026f430

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2de47836d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24de6e725

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a9080e8d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24378d8e5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22a06df3e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22a06df3e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 39585010e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.111 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2520af9b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 302c29f5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 39585010e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.111. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2b8a48104

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2b8a48104

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b8a48104

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2b8a48104

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2b8a48104

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1874.273 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 237871b0e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000
Ending Placer Task | Checksum: 221f817ac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1874.273 ; gain = 0.000
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file Block_Diagram_IO_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file Block_Diagram_IO_wrapper_utilization_placed.rpt -pb Block_Diagram_IO_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Block_Diagram_IO_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.273 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1874.273 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.111 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.273 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1874.273 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1874.273 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1874.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f154c984 ConstDB: 0 ShapeSum: 7ed0ee92 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: ab6e6de4 | NumContArr: 73d786f6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a497ea14

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1932.898 ; gain = 58.625

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a497ea14

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1932.898 ; gain = 58.625

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a497ea14

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1932.898 ; gain = 58.625
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 245d7ed66

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1973.727 ; gain = 99.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.081  | TNS=0.000  | WHS=-0.174 | THS=-52.799|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2845
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2845
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2d7de8f9a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2d7de8f9a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2a9c69c10

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1980.652 ; gain = 106.379
Phase 4 Initial Routing | Checksum: 2a9c69c10

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.984  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 15588671e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379
Phase 5 Rip-up And Reroute | Checksum: 15588671e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c81b9039

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1c81b9039

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c81b9039

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379
Phase 6 Delay and Skew Optimization | Checksum: 1c81b9039

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.063  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1b8a70940

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379
Phase 7 Post Hold Fix | Checksum: 1b8a70940

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.454846 %
  Global Horizontal Routing Utilization  = 0.690821 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1b8a70940

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b8a70940

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a0254041

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a0254041

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.063  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1a0254041

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379
Total Elapsed time in route_design: 40.391 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a30d225f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a30d225f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.652 ; gain = 106.379

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1980.652 ; gain = 106.379
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_IO_wrapper_drc_routed.rpt -pb Block_Diagram_IO_wrapper_drc_routed.pb -rpx Block_Diagram_IO_wrapper_drc_routed.rpx
Command: report_drc -file Block_Diagram_IO_wrapper_drc_routed.rpt -pb Block_Diagram_IO_wrapper_drc_routed.pb -rpx Block_Diagram_IO_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Block_Diagram_IO_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_IO_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_IO_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Block_Diagram_IO_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_IO_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_IO_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.281 ; gain = 16.516
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Diagram_IO_wrapper_timing_summary_routed.rpt -pb Block_Diagram_IO_wrapper_timing_summary_routed.pb -rpx Block_Diagram_IO_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Block_Diagram_IO_wrapper_route_status.rpt -pb Block_Diagram_IO_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Block_Diagram_IO_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file Block_Diagram_IO_wrapper_power_routed.rpt -pb Block_Diagram_IO_wrapper_power_summary_routed.pb -rpx Block_Diagram_IO_wrapper_power_routed.rpx
Command: report_power -file Block_Diagram_IO_wrapper_power_routed.rpt -pb Block_Diagram_IO_wrapper_power_summary_routed.pb -rpx Block_Diagram_IO_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Block_Diagram_IO_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Block_Diagram_IO_wrapper_bus_skew_routed.rpt -pb Block_Diagram_IO_wrapper_bus_skew_routed.pb -rpx Block_Diagram_IO_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2026.141 ; gain = 45.488
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2030.711 ; gain = 4.570
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.367 . Memory (MB): peak = 2051.320 ; gain = 25.180
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.320 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2051.320 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2051.320 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2051.320 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.485 . Memory (MB): peak = 2051.320 ; gain = 25.180
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Acquire_IO/Acquire_IO.runs/impl_1/Block_Diagram_IO_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 14:28:44 2025...
