// Seed: 3808231154
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_2();
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  );
  wire id_3 = id_2;
endmodule
module module_2 ();
  assign id_1 = id_1 == id_1;
  wire id_2, id_3, id_4;
endmodule
module module_3 (
    output uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5
);
  wire id_7;
  module_2();
endmodule
