`timescale 1ns / 1ps
module BCD_Counter_Test();

reg clk;
reg in;
reg rst_n;

wire out_clk;
wire [7:0] out_q;

BCD_Counter c (clk,in,rst_n,out_clk,out_q);

initial fork
    rst_n = 1'b0;
    #1 rst_n = 1'b1;
    clk = 1'b0;
    in = 1;
    forever #25 clk = ~clk;
join

endmodule
