

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_READ_DATA_LOOP'
================================================================
* Date:           Wed Feb  5 12:49:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.652 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  28.700 us|  28.700 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_DATA_LOOP  |     4098|     4098|         4|          1|          1|  4096|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    139|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    1153|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1153|    240|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_16_4_32_1_1_U566  |mux_16_4_32_1_1  |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U567  |mux_16_4_32_1_1  |        0|   0|  0|  65|    0|
    |mux_2_1_32_1_1_U568   |mux_2_1_32_1_1   |        0|   0|  0|   9|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0| 139|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_573_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln58_fu_567_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          27|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   13|         26|
    |i_1_fu_120               |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataRAM_10_load_reg_922           |  32|   0|   32|          0|
    |DataRAM_11_load_reg_927           |  32|   0|   32|          0|
    |DataRAM_12_load_reg_932           |  32|   0|   32|          0|
    |DataRAM_13_load_reg_937           |  32|   0|   32|          0|
    |DataRAM_14_load_reg_942           |  32|   0|   32|          0|
    |DataRAM_15_load_reg_947           |  32|   0|   32|          0|
    |DataRAM_16_load_reg_952           |  32|   0|   32|          0|
    |DataRAM_17_load_reg_957           |  32|   0|   32|          0|
    |DataRAM_18_load_reg_962           |  32|   0|   32|          0|
    |DataRAM_19_load_reg_967           |  32|   0|   32|          0|
    |DataRAM_1_load_reg_877            |  32|   0|   32|          0|
    |DataRAM_20_load_reg_972           |  32|   0|   32|          0|
    |DataRAM_21_load_reg_977           |  32|   0|   32|          0|
    |DataRAM_22_load_reg_982           |  32|   0|   32|          0|
    |DataRAM_23_load_reg_987           |  32|   0|   32|          0|
    |DataRAM_24_load_reg_992           |  32|   0|   32|          0|
    |DataRAM_25_load_reg_997           |  32|   0|   32|          0|
    |DataRAM_26_load_reg_1002          |  32|   0|   32|          0|
    |DataRAM_27_load_reg_1007          |  32|   0|   32|          0|
    |DataRAM_28_load_reg_1012          |  32|   0|   32|          0|
    |DataRAM_29_load_reg_1017          |  32|   0|   32|          0|
    |DataRAM_2_load_reg_882            |  32|   0|   32|          0|
    |DataRAM_30_load_reg_1022          |  32|   0|   32|          0|
    |DataRAM_31_load_reg_1027          |  32|   0|   32|          0|
    |DataRAM_3_load_reg_887            |  32|   0|   32|          0|
    |DataRAM_4_load_reg_892            |  32|   0|   32|          0|
    |DataRAM_5_load_reg_897            |  32|   0|   32|          0|
    |DataRAM_6_load_reg_902            |  32|   0|   32|          0|
    |DataRAM_7_load_reg_907            |  32|   0|   32|          0|
    |DataRAM_8_load_reg_912            |  32|   0|   32|          0|
    |DataRAM_9_load_reg_917            |  32|   0|   32|          0|
    |DataRAM_load_reg_872              |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_fu_120                        |  13|   0|   13|          0|
    |i_reg_702                         |  13|   0|   13|          0|
    |tmp_2_reg_1032                    |  32|   0|   32|          0|
    |i_reg_702                         |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1153|  32| 1102|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_READ_DATA_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_READ_DATA_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_READ_DATA_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_READ_DATA_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_READ_DATA_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_READ_DATA_LOOP|  return value|
|DataRAM_address0     |  out|    8|   ap_memory|                         DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                         DataRAM|         array|
|DataRAM_q0           |   in|   32|   ap_memory|                         DataRAM|         array|
|DataRAM_1_address0   |  out|    8|   ap_memory|                       DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                       DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                       DataRAM_1|         array|
|DataRAM_2_address0   |  out|    8|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                       DataRAM_2|         array|
|DataRAM_2_q0         |   in|   32|   ap_memory|                       DataRAM_2|         array|
|DataRAM_3_address0   |  out|    8|   ap_memory|                       DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                       DataRAM_3|         array|
|DataRAM_3_q0         |   in|   32|   ap_memory|                       DataRAM_3|         array|
|DataRAM_4_address0   |  out|    8|   ap_memory|                       DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                       DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                       DataRAM_4|         array|
|DataRAM_5_address0   |  out|    8|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                       DataRAM_5|         array|
|DataRAM_5_q0         |   in|   32|   ap_memory|                       DataRAM_5|         array|
|DataRAM_6_address0   |  out|    8|   ap_memory|                       DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                       DataRAM_6|         array|
|DataRAM_6_q0         |   in|   32|   ap_memory|                       DataRAM_6|         array|
|DataRAM_7_address0   |  out|    8|   ap_memory|                       DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                       DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                       DataRAM_7|         array|
|DataRAM_8_address0   |  out|    8|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                       DataRAM_8|         array|
|DataRAM_8_q0         |   in|   32|   ap_memory|                       DataRAM_8|         array|
|DataRAM_9_address0   |  out|    8|   ap_memory|                       DataRAM_9|         array|
|DataRAM_9_ce0        |  out|    1|   ap_memory|                       DataRAM_9|         array|
|DataRAM_9_q0         |   in|   32|   ap_memory|                       DataRAM_9|         array|
|DataRAM_10_address0  |  out|    8|   ap_memory|                      DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                      DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                      DataRAM_10|         array|
|DataRAM_11_address0  |  out|    8|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                      DataRAM_11|         array|
|DataRAM_11_q0        |   in|   32|   ap_memory|                      DataRAM_11|         array|
|DataRAM_12_address0  |  out|    8|   ap_memory|                      DataRAM_12|         array|
|DataRAM_12_ce0       |  out|    1|   ap_memory|                      DataRAM_12|         array|
|DataRAM_12_q0        |   in|   32|   ap_memory|                      DataRAM_12|         array|
|DataRAM_13_address0  |  out|    8|   ap_memory|                      DataRAM_13|         array|
|DataRAM_13_ce0       |  out|    1|   ap_memory|                      DataRAM_13|         array|
|DataRAM_13_q0        |   in|   32|   ap_memory|                      DataRAM_13|         array|
|DataRAM_14_address0  |  out|    8|   ap_memory|                      DataRAM_14|         array|
|DataRAM_14_ce0       |  out|    1|   ap_memory|                      DataRAM_14|         array|
|DataRAM_14_q0        |   in|   32|   ap_memory|                      DataRAM_14|         array|
|DataRAM_15_address0  |  out|    8|   ap_memory|                      DataRAM_15|         array|
|DataRAM_15_ce0       |  out|    1|   ap_memory|                      DataRAM_15|         array|
|DataRAM_15_q0        |   in|   32|   ap_memory|                      DataRAM_15|         array|
|DataRAM_16_address0  |  out|    8|   ap_memory|                      DataRAM_16|         array|
|DataRAM_16_ce0       |  out|    1|   ap_memory|                      DataRAM_16|         array|
|DataRAM_16_q0        |   in|   32|   ap_memory|                      DataRAM_16|         array|
|DataRAM_17_address0  |  out|    8|   ap_memory|                      DataRAM_17|         array|
|DataRAM_17_ce0       |  out|    1|   ap_memory|                      DataRAM_17|         array|
|DataRAM_17_q0        |   in|   32|   ap_memory|                      DataRAM_17|         array|
|DataRAM_18_address0  |  out|    8|   ap_memory|                      DataRAM_18|         array|
|DataRAM_18_ce0       |  out|    1|   ap_memory|                      DataRAM_18|         array|
|DataRAM_18_q0        |   in|   32|   ap_memory|                      DataRAM_18|         array|
|DataRAM_19_address0  |  out|    8|   ap_memory|                      DataRAM_19|         array|
|DataRAM_19_ce0       |  out|    1|   ap_memory|                      DataRAM_19|         array|
|DataRAM_19_q0        |   in|   32|   ap_memory|                      DataRAM_19|         array|
|DataRAM_20_address0  |  out|    8|   ap_memory|                      DataRAM_20|         array|
|DataRAM_20_ce0       |  out|    1|   ap_memory|                      DataRAM_20|         array|
|DataRAM_20_q0        |   in|   32|   ap_memory|                      DataRAM_20|         array|
|DataRAM_21_address0  |  out|    8|   ap_memory|                      DataRAM_21|         array|
|DataRAM_21_ce0       |  out|    1|   ap_memory|                      DataRAM_21|         array|
|DataRAM_21_q0        |   in|   32|   ap_memory|                      DataRAM_21|         array|
|DataRAM_22_address0  |  out|    8|   ap_memory|                      DataRAM_22|         array|
|DataRAM_22_ce0       |  out|    1|   ap_memory|                      DataRAM_22|         array|
|DataRAM_22_q0        |   in|   32|   ap_memory|                      DataRAM_22|         array|
|DataRAM_23_address0  |  out|    8|   ap_memory|                      DataRAM_23|         array|
|DataRAM_23_ce0       |  out|    1|   ap_memory|                      DataRAM_23|         array|
|DataRAM_23_q0        |   in|   32|   ap_memory|                      DataRAM_23|         array|
|DataRAM_24_address0  |  out|    8|   ap_memory|                      DataRAM_24|         array|
|DataRAM_24_ce0       |  out|    1|   ap_memory|                      DataRAM_24|         array|
|DataRAM_24_q0        |   in|   32|   ap_memory|                      DataRAM_24|         array|
|DataRAM_25_address0  |  out|    8|   ap_memory|                      DataRAM_25|         array|
|DataRAM_25_ce0       |  out|    1|   ap_memory|                      DataRAM_25|         array|
|DataRAM_25_q0        |   in|   32|   ap_memory|                      DataRAM_25|         array|
|DataRAM_26_address0  |  out|    8|   ap_memory|                      DataRAM_26|         array|
|DataRAM_26_ce0       |  out|    1|   ap_memory|                      DataRAM_26|         array|
|DataRAM_26_q0        |   in|   32|   ap_memory|                      DataRAM_26|         array|
|DataRAM_27_address0  |  out|    8|   ap_memory|                      DataRAM_27|         array|
|DataRAM_27_ce0       |  out|    1|   ap_memory|                      DataRAM_27|         array|
|DataRAM_27_q0        |   in|   32|   ap_memory|                      DataRAM_27|         array|
|DataRAM_28_address0  |  out|    8|   ap_memory|                      DataRAM_28|         array|
|DataRAM_28_ce0       |  out|    1|   ap_memory|                      DataRAM_28|         array|
|DataRAM_28_q0        |   in|   32|   ap_memory|                      DataRAM_28|         array|
|DataRAM_29_address0  |  out|    8|   ap_memory|                      DataRAM_29|         array|
|DataRAM_29_ce0       |  out|    1|   ap_memory|                      DataRAM_29|         array|
|DataRAM_29_q0        |   in|   32|   ap_memory|                      DataRAM_29|         array|
|DataRAM_30_address0  |  out|    8|   ap_memory|                      DataRAM_30|         array|
|DataRAM_30_ce0       |  out|    1|   ap_memory|                      DataRAM_30|         array|
|DataRAM_30_q0        |   in|   32|   ap_memory|                      DataRAM_30|         array|
|DataRAM_31_address0  |  out|    8|   ap_memory|                      DataRAM_31|         array|
|DataRAM_31_ce0       |  out|    1|   ap_memory|                      DataRAM_31|         array|
|DataRAM_31_q0        |   in|   32|   ap_memory|                      DataRAM_31|         array|
|RAMSel_cast          |   in|    1|     ap_none|                     RAMSel_cast|        scalar|
|DataIn_address0      |  out|   12|   ap_memory|                          DataIn|         array|
|DataIn_ce0           |  out|    1|   ap_memory|                          DataIn|         array|
|DataIn_we0           |  out|    1|   ap_memory|                          DataIn|         array|
|DataIn_d0            |  out|   32|   ap_memory|                          DataIn|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

