Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date             : Tue Feb 10 17:02:53 2015
| Host             : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command          : report_power -file v5pcieDMA_power_routed.rpt -pb v5pcieDMA_power_summary_routed.pb
| Design           : v5pcieDMA
| Device           : xc7a200tfbg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.138 |
| Dynamic (W)              | 0.982 |
| Device Static (W)        | 0.156 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 2.5   |
| Max Ambient (C)          | 82.2  |
| Junction Temperature (C) | 27.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.054 |        7 |       --- |             --- |
| Slice Logic    |     0.007 |     3442 |       --- |             --- |
|   LUT as Logic |     0.006 |     1416 |    133800 |            1.05 |
|   Register     |    <0.001 |     1708 |    267600 |            0.63 |
|   CARRY4       |    <0.001 |       17 |     33450 |            0.05 |
|   F7/F8 Muxes  |    <0.001 |       10 |    133800 |           <0.01 |
|   Others       |     0.000 |      135 |       --- |             --- |
| Signals        |     0.016 |     3371 |       --- |             --- |
| Block RAM      |     0.040 |        8 |       365 |            2.19 |
| MMCM           |     0.108 |        1 |        10 |           10.00 |
| PCIE           |     0.058 |        1 |         1 |          100.00 |
| I/O            |     0.023 |       71 |       285 |           24.91 |
| GTP            |     0.676 |        4 |       --- |             --- |
| Static Power   |     0.156 |          |           |                 |
| Total          |     1.138 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.292 |       0.258 |      0.033 |
| Vccaux    |       1.800 |     0.091 |       0.060 |      0.031 |
| Vcco33    |       3.300 |     0.012 |       0.007 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.005 |       0.000 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.298 |       0.297 |      0.001 |
| MGTAVtt   |       1.200 |     0.248 |       0.245 |      0.003 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                    | Domain                                                                                                                | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| sys_clk_c                                                                                                                                | sys_clk                                                                                                               |            10.0 |
| userclk1                                                                                                                                 | make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/userclk1                                                                   |             4.0 |
| make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| CLK100MHZ                                                                                                                                | CLK100MHZ                                                                                                             |            10.0 |
| mmcm_fb                                                                                                                                  | make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/mmcm_fb                                                                    |            10.0 |
| clk_250mhz                                                                                                                               | make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_250mhz                                                                 |             4.0 |
| clk_125mhz                                                                                                                               | make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/clk_125mhz                                                                 |             8.0 |
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| v5pcieDMA                                                                          |     0.963 |
|   make4Lanes.pcieCore                                                              |     0.930 |
|     v7_pcie_i                                                                      |     0.930 |
|       pcie_7x_0_i                                                                  |     0.821 |
|         U0                                                                         |     0.821 |
|           inst                                                                     |     0.821 |
|             gt_top_i                                                               |     0.706 |
|               gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                     |    <0.001 |
|               pipe_wrapper_i                                                       |     0.702 |
|                 gtp_pipe_reset.gtp_pipe_reset_i                                    |     0.003 |
|                 pipe_lane[0].gt_wrapper_i                                          |     0.169 |
|                 pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|                 pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i                         |     0.001 |
|                 pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.000 |
|                 pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|                   qpll_drp_i                                                       |    <0.001 |
|                   qpll_wrapper_i                                                   |    <0.001 |
|                 pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[0].pipe_user_i                                           |     0.002 |
|                 pipe_lane[1].gt_wrapper_i                                          |     0.169 |
|                 pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|                 pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i                         |     0.001 |
|                 pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.000 |
|                 pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[1].pipe_user_i                                           |     0.002 |
|                 pipe_lane[2].gt_wrapper_i                                          |     0.169 |
|                 pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|                 pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i                         |     0.001 |
|                 pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.000 |
|                 pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[2].pipe_user_i                                           |     0.002 |
|                 pipe_lane[3].gt_wrapper_i                                          |     0.169 |
|                 pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i                           |     0.001 |
|                 pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i                         |     0.001 |
|                 pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.000 |
|                 pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|                 pipe_lane[3].pipe_user_i                                           |     0.002 |
|                 qpll_reset.qpll_reset_i                                            |    <0.001 |
|             pcie_top_i                                                             |     0.114 |
|               axi_basic_top_i                                                      |     0.004 |
|                 rx_inst                                                            |     0.004 |
|                   rx_null_gen_inst                                                 |    <0.001 |
|                   rx_pipeline_inst                                                 |     0.003 |
|                 tx_inst                                                            |    <0.001 |
|                   tx_pipeline_inst                                                 |    <0.001 |
|                   xhdl12.tx_thrl_ctl_inst                                          |    <0.001 |
|               pcie_7x_i                                                            |     0.104 |
|                 pcie_bram_top                                                      |     0.042 |
|                   pcie_brams_rx                                                    |     0.021 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                   pcie_brams_tx                                                    |     0.021 |
|                     brams[0].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[1].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[2].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|                     brams[3].ram                                                   |     0.005 |
|                       use_tdp.ramb36                                               |     0.005 |
|               pcie_pipe_pipeline_i                                                 |     0.005 |
|                 pipe_lane_0_i                                                      |     0.001 |
|                 pipe_lane_2.pipe_lane_1_i                                          |     0.001 |
|                 pipe_lane_4.pipe_lane_2_i                                          |     0.001 |
|                 pipe_lane_4.pipe_lane_3_i                                          |     0.001 |
|                 pipe_misc_i                                                        |    <0.001 |
|       pipe_clock_i                                                                 |     0.109 |
|   theTlpControl                                                                    |     0.009 |
|     Memory_Space                                                                   |    <0.001 |
|     rx_Itf                                                                         |     0.008 |
|       CplD_Channel                                                                 |     0.003 |
|       MRd_Channel                                                                  |     0.001 |
|         pioCplD_Buffer                                                             |     0.001 |
|           U0                                                                       |     0.001 |
|             inst_fifo_gen                                                          |     0.001 |
|               gconvfifo.rf                                                         |     0.001 |
|                 grf.rf                                                             |     0.001 |
|                   gntv_or_sync_fifo.gl1.lsshft                                     |    <0.001 |
|                     c0                                                             |    <0.001 |
|                     c1                                                             |    <0.001 |
|                     gpf.wrpf                                                       |    <0.001 |
|                     rsts                                                           |    <0.001 |
|                     wsts                                                           |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|       MWr_Channel                                                                  |     0.002 |
|       Rx_Input_Delays                                                              |     0.002 |
+------------------------------------------------------------------------------------+-----------+


