// Seed: 1710222123
module module_0 (
    output wire id_0,
    output wand id_1,
    output tri id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13
    , id_24,
    output uwire id_14,
    input uwire id_15,
    output supply0 id_16,
    input tri id_17,
    input supply1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    output tri id_22
);
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    output wand id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    output tri1 id_12,
    input wand id_13,
    input supply1 id_14
    , id_19,
    input uwire id_15,
    input supply1 id_16,
    output wire id_17
);
  assign id_4 = id_5;
  module_0(
      id_4,
      id_11,
      id_12,
      id_17,
      id_1,
      id_8,
      id_7,
      id_9,
      id_2,
      id_3,
      id_8,
      id_15,
      id_13,
      id_4,
      id_4,
      id_10,
      id_4,
      id_7,
      id_10,
      id_14,
      id_14,
      id_16,
      id_12
  );
  assign id_0 = id_2;
  wire id_20;
endmodule
