/** ==================================================================
 *  @file   scrm_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   SCRM
 *
 *  @Filename:    scrm_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __SCRM_CRED_H
#define __SCRM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance SCRM of component SCRM mapped in MONICA at address 0x4A30A000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component SCRM
     *
     */

    /* 
     *  List of bundle arrays for component SCRM
     *
     */

    /* 
     *  List of bundles for component SCRM
     *
     */

    /* 
     * List of registers for component SCRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__REVISION_SCRM
 *
 * @BRIEF        This register contains the IP revision code for the SCRM. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__REVISION_SCRM                                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__CLKSETUPTIME
 *
 * @BRIEF        This register holds the clock setup time counters of the 
 *               system clock source supplier. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__CLKSETUPTIME                                 0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__PMICSETUPTIME
 *
 * @BRIEF        This register holds the setup time counters for the sleep 
 *               mode of the PMIC. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__PMICSETUPTIME                                0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC
 *
 * @BRIEF        This register controls the alternate system clock source 
 *               supplier. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC                                    0x110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMCLKM
 *
 * @BRIEF        This register controls the clocks of the Modem. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMCLKM                                    0x118ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKM
 *
 * @BRIEF        This register controls the clocks of the external D2D 
 *               interface. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKM                                      0x11Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTCLKREQ
 *
 * @BRIEF        This register holds qualifiers for the external clock 
 *               request. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTCLKREQ                                    0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ACCCLKREQ
 *
 * @BRIEF        This register holds qualifiers for the accurate clock 
 *               request. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ACCCLKREQ                                    0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__PWRREQ
 *
 * @BRIEF        This register holds qualifiers for the external power 
 *               request. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__PWRREQ                                       0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock 
 *               request #0. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0                                   0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock 
 *               request #1. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1                                   0x214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock 
 *               request #2. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2                                   0x218ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock 
 *               request #3. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3                                   0x21Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock 
 *               request #4. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4                                   0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock 
 *               request #5. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5                                   0x224ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKREQ
 *
 * @BRIEF        This register holds qualifiers for the external D2D 
 *               interface clock request. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKREQ                                    0x234ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock #0. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0                                      0x310ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock #1. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1                                      0x314ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock #2. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2                                      0x318ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock #3. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3                                      0x31Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock #4. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4                                      0x320ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5
 *
 * @BRIEF        This register holds qualifiers for the auxiliary clock #5. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5                                      0x324ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__RSTTIME
 *
 * @BRIEF        This register holds the reset time counter which is used to 
 *               extend the reset lines beyond the release of the pad reset. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__RSTTIME                                      0x400ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMRSTCTRL
 *
 * @BRIEF        This register controls the release of the Modem reset lines. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMRSTCTRL                                 0x418ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DRSTCTRL
 *
 * @BRIEF        This register controls the release of the external D2D 
 *               interface reset lines. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DRSTCTRL                                   0x41Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTPWRONRSTCTRL
 *
 * @BRIEF        This register allows the software to perform an external 
 *               power-on reset. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTPWRONRSTCTRL                              0x420ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTWARMRSTST
 *
 * @BRIEF        This register logs the source of warm reset output. Each bit 
 *               is set upon release of the warm reset output and must be 
 *               cleared by software. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTWARMRSTST                                 0x510ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__APEWARMRSTST
 *
 * @BRIEF        This register logs the source of warm reset on the APE. Each 
 *               bit is set upon release of the APE warm reset and must be 
 *               cleared by software. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__APEWARMRSTST                                 0x514ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMWARMRSTST
 *
 * @BRIEF        This register logs the source of warm reset on the Modem. 
 *               Each bit is set upon release of the Modem warm reset and 
 *               must be cleared by software. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMWARMRSTST                               0x518ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DWARMRSTST
 *
 * @BRIEF        This register logs the source of warm reset on the external 
 *               D2D interface. Each bit is set upon release of the external 
 *               D2D interface warm reset and must be cleared by software. 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DWARMRSTST                                 0x51Cul

    /* 
     * List of register bitfields for component SCRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__REVISION_SCRM__REV   
 *
 * @BRIEF        IP revision 
 *               [7:4] 
 *               Major revision 
 *               [3:0] 
 *               Minor revision 
 *               Examples: 0x10 for 1.0, 0x21 for 2.1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__REVISION_SCRM__REV                      BITFIELD(7, 0)
#define SCRM__REVISION_SCRM__REV__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__CLKSETUPTIME__DOWNTIME   
 *
 * @BRIEF        Holds the number of 32 kHz clock cycles it takes to gate the 
 *               clock source supplier. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__CLKSETUPTIME__DOWNTIME                  BITFIELD(21, 16)
#define SCRM__CLKSETUPTIME__DOWNTIME__POS             16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__CLKSETUPTIME__SETUPTIME   
 *
 * @BRIEF        Holds the number of 32 kHz clock cycles it takes to 
 *               stabilize the clock source supplier. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__CLKSETUPTIME__SETUPTIME                 BITFIELD(11, 0)
#define SCRM__CLKSETUPTIME__SETUPTIME__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__PMICSETUPTIME__WAKEUPTIME   
 *
 * @BRIEF        Holds the number of 32 kHz clock cycles it takes to exit the 
 *               PMIC from sleep mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__PMICSETUPTIME__WAKEUPTIME               BITFIELD(21, 16)
#define SCRM__PMICSETUPTIME__WAKEUPTIME__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__PMICSETUPTIME__SLEEPTIME   
 *
 * @BRIEF        Holds the number of 32 kHz clock cycles it takes to enter 
 *               the PMIC in sleep mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__PMICSETUPTIME__SLEEPTIME                BITFIELD(5, 0)
#define SCRM__PMICSETUPTIME__SLEEPTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__ENABLE_EXT   
 *
 * @BRIEF        This bit allows to enable and disable the output alternate 
 *               system clock version. This bit is intended to be used in 
 *               order to gate this clock path while the source is 
 *               stabilizing. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__ENABLE_EXT                   BITFIELD(3, 3)
#define SCRM__ALTCLKSRC__ENABLE_EXT__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__ENABLE_INT   
 *
 * @BRIEF        This bit allows to enable and disable the alternate system 
 *               clock version used to generate the auxiliary clocks. This 
 *               bit is intended to be used in order to gate this clock path 
 *               while the source is stabilizing and also to gate this clock 
 *               path while switching the auxiliary clock paths on / from 
 *               this possible source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__ENABLE_INT                   BITFIELD(2, 2)
#define SCRM__ALTCLKSRC__ENABLE_INT__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__MODE   
 *
 * @BRIEF        This bits field defines the functional mode of the alternate 
 *               system clock supplier. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__MODE                         BITFIELD(1, 0)
#define SCRM__ALTCLKSRC__MODE__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMCLKM__CLK_32KHZ   
 *
 * @BRIEF        This bit allows to enable and disable the 32 kHz clock 
 *               version of the Modem. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMCLKM__CLK_32KHZ                    BITFIELD(0, 0)
#define SCRM__MODEMCLKM__CLK_32KHZ__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKM__SYSCLK   
 *
 * @BRIEF        This bit allows to enable and disable the system clock 
 *               version of the external D2D interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKM__SYSCLK                         BITFIELD(1, 1)
#define SCRM__D2DCLKM__SYSCLK__POS                    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKM__CLK_32KHZ   
 *
 * @BRIEF        This bit allows to enable and disable the 32 kHz clock 
 *               version of the external D2D interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKM__CLK_32KHZ                      BITFIELD(0, 0)
#define SCRM__D2DCLKM__CLK_32KHZ__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTCLKREQ__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the external clock 
 *               request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTCLKREQ__POLARITY                     BITFIELD(0, 0)
#define SCRM__EXTCLKREQ__POLARITY__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ACCCLKREQ__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the accurate clock 
 *               request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ACCCLKREQ__POLARITY                     BITFIELD(0, 0)
#define SCRM__ACCCLKREQ__POLARITY__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__PWRREQ__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the external power 
 *               request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__PWRREQ__POLARITY                        BITFIELD(0, 0)
#define SCRM__PWRREQ__POLARITY__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING   
 *
 * @BRIEF        This field allows re-mapping the auxiliary clock request #0 
 *               on another auxiliary clock output than auxiliary clock #0. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING                     BITFIELD(4, 2)
#define SCRM__AUXCLKREQ0__MAPPING__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__ACCURACY   
 *
 * @BRIEF        This bit qualifies the auxiliary clock request #0 as an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__ACCURACY                    BITFIELD(1, 1)
#define SCRM__AUXCLKREQ0__ACCURACY__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the auxiliary clock 
 *               request #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__POLARITY                    BITFIELD(0, 0)
#define SCRM__AUXCLKREQ0__POLARITY__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING   
 *
 * @BRIEF        This field allows re-mapping the auxiliary clock request #1 
 *               on another auxiliary clock output than auxiliary clock #1. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING                     BITFIELD(4, 2)
#define SCRM__AUXCLKREQ1__MAPPING__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__ACCURACY   
 *
 * @BRIEF        This bit qualifies the auxiliary clock request #1 as an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__ACCURACY                    BITFIELD(1, 1)
#define SCRM__AUXCLKREQ1__ACCURACY__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the auxiliary clock 
 *               request #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__POLARITY                    BITFIELD(0, 0)
#define SCRM__AUXCLKREQ1__POLARITY__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING   
 *
 * @BRIEF        This field allows re-mapping the auxiliary clock request #2 
 *               on another auxiliary clock output than auxiliary clock #2. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING                     BITFIELD(4, 2)
#define SCRM__AUXCLKREQ2__MAPPING__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__ACCURACY   
 *
 * @BRIEF        This bit qualifies the auxiliary clock request #2 as an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__ACCURACY                    BITFIELD(1, 1)
#define SCRM__AUXCLKREQ2__ACCURACY__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the auxiliary clock 
 *               request #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__POLARITY                    BITFIELD(0, 0)
#define SCRM__AUXCLKREQ2__POLARITY__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING   
 *
 * @BRIEF        This field allows re-mapping the auxiliary clock request #3 
 *               on another auxiliary clock output than auxiliary clock #3. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING                     BITFIELD(4, 2)
#define SCRM__AUXCLKREQ3__MAPPING__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__ACCURACY   
 *
 * @BRIEF        This bit qualifies the auxiliary clock request #3 as an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__ACCURACY                    BITFIELD(1, 1)
#define SCRM__AUXCLKREQ3__ACCURACY__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the auxiliary clock 
 *               request #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__POLARITY                    BITFIELD(0, 0)
#define SCRM__AUXCLKREQ3__POLARITY__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING   
 *
 * @BRIEF        This field allows re-mapping the auxiliary clock request #4 
 *               on another auxiliary clock output than auxiliary clock #4. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING                     BITFIELD(4, 2)
#define SCRM__AUXCLKREQ4__MAPPING__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__ACCURACY   
 *
 * @BRIEF        This bit qualifies the auxiliary clock request #4 as an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__ACCURACY                    BITFIELD(1, 1)
#define SCRM__AUXCLKREQ4__ACCURACY__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the auxiliary clock 
 *               request #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__POLARITY                    BITFIELD(0, 0)
#define SCRM__AUXCLKREQ4__POLARITY__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING   
 *
 * @BRIEF        This field allows re-mapping the auxiliary clock request #5 
 *               on another auxiliary clock output than auxiliary clock #5. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING                     BITFIELD(4, 2)
#define SCRM__AUXCLKREQ5__MAPPING__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__ACCURACY   
 *
 * @BRIEF        This bit qualifies the auxiliary clock request #5 as an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__ACCURACY                    BITFIELD(1, 1)
#define SCRM__AUXCLKREQ5__ACCURACY__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the auxiliary clock 
 *               request #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__POLARITY                    BITFIELD(0, 0)
#define SCRM__AUXCLKREQ5__POLARITY__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKREQ__ACCURACY   
 *
 * @BRIEF        This bit qualifies the external D2D interface clock request 
 *               as an accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKREQ__ACCURACY                     BITFIELD(1, 1)
#define SCRM__D2DCLKREQ__ACCURACY__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKREQ__POLARITY   
 *
 * @BRIEF        This bit defines the active level of the external D2D 
 *               interface clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKREQ__POLARITY                     BITFIELD(0, 0)
#define SCRM__D2DCLKREQ__POLARITY__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV   
 *
 * @BRIEF        This field holds the divider value for the auxiliary clock 
 *               #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV                         BITFIELD(19, 16)
#define SCRM__AUXCLK0__CLKDIV__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__DISABLECLK   
 *
 * @BRIEF        This bit allows to gate the auxiliary clock #0 without 
 *               condition. This is bit is intended to be used only when the 
 *               SOC is not clock provider. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__DISABLECLK                     BITFIELD(9, 9)
#define SCRM__AUXCLK0__DISABLECLK__POS                9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__ENABLE   
 *
 * @BRIEF        This bit allows to request the auxiliary clock #0 by 
 *               software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__ENABLE                         BITFIELD(8, 8)
#define SCRM__AUXCLK0__ENABLE__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__SRCSELECT   
 *
 * @BRIEF        This field allows selecting the clock source of the 
 *               auxiliary clock #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__SRCSELECT                      BITFIELD(2, 1)
#define SCRM__AUXCLK0__SRCSELECT__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__POLARITY   
 *
 * @BRIEF        This bit defines the output level when the auxiliary clock 
 *               #0 is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__POLARITY                       BITFIELD(0, 0)
#define SCRM__AUXCLK0__POLARITY__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV   
 *
 * @BRIEF        This field holds the divider value for the auxiliary clock 
 *               #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV                         BITFIELD(19, 16)
#define SCRM__AUXCLK1__CLKDIV__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__ENABLE   
 *
 * @BRIEF        This bit allows to request the auxiliary clock #1 by 
 *               software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__ENABLE                         BITFIELD(8, 8)
#define SCRM__AUXCLK1__ENABLE__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__SRCSELECT   
 *
 * @BRIEF        This field allows selecting the clock source of the 
 *               auxiliary clock #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__SRCSELECT                      BITFIELD(2, 1)
#define SCRM__AUXCLK1__SRCSELECT__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__POLARITY   
 *
 * @BRIEF        This bit defines the output level when the auxiliary clock 
 *               #1 is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__POLARITY                       BITFIELD(0, 0)
#define SCRM__AUXCLK1__POLARITY__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV   
 *
 * @BRIEF        This field holds the divider value for the auxiliary clock 
 *               #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV                         BITFIELD(19, 16)
#define SCRM__AUXCLK2__CLKDIV__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__ENABLE   
 *
 * @BRIEF        This bit allows to request the auxiliary clock #2 by 
 *               software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__ENABLE                         BITFIELD(8, 8)
#define SCRM__AUXCLK2__ENABLE__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__SRCSELECT   
 *
 * @BRIEF        This field allows selecting the clock source of the 
 *               auxiliary clock #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__SRCSELECT                      BITFIELD(2, 1)
#define SCRM__AUXCLK2__SRCSELECT__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__POLARITY   
 *
 * @BRIEF        This bit defines the output level when the auxiliary clock 
 *               #2 is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__POLARITY                       BITFIELD(0, 0)
#define SCRM__AUXCLK2__POLARITY__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV   
 *
 * @BRIEF        This field holds the divider value for the auxiliary clock 
 *               #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV                         BITFIELD(19, 16)
#define SCRM__AUXCLK3__CLKDIV__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__ENABLE   
 *
 * @BRIEF        This bit allows to request the auxiliary clock #3 by 
 *               software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__ENABLE                         BITFIELD(8, 8)
#define SCRM__AUXCLK3__ENABLE__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__SRCSELECT   
 *
 * @BRIEF        This field allows selecting the clock source of the 
 *               auxiliary clock #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__SRCSELECT                      BITFIELD(2, 1)
#define SCRM__AUXCLK3__SRCSELECT__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__POLARITY   
 *
 * @BRIEF        This bit defines the output level when the auxiliary clock 
 *               #3 is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__POLARITY                       BITFIELD(0, 0)
#define SCRM__AUXCLK3__POLARITY__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV   
 *
 * @BRIEF        This field holds the divider value for the auxiliary clock 
 *               #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV                         BITFIELD(19, 16)
#define SCRM__AUXCLK4__CLKDIV__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__ENABLE   
 *
 * @BRIEF        This bit allows to request the auxiliary clock #4 by 
 *               software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__ENABLE                         BITFIELD(8, 8)
#define SCRM__AUXCLK4__ENABLE__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__SRCSELECT   
 *
 * @BRIEF        This field allows selecting the clock source of the 
 *               auxiliary clock #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__SRCSELECT                      BITFIELD(2, 1)
#define SCRM__AUXCLK4__SRCSELECT__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__POLARITY   
 *
 * @BRIEF        This bit defines the output level when the auxiliary clock 
 *               #4 is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__POLARITY                       BITFIELD(0, 0)
#define SCRM__AUXCLK4__POLARITY__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV   
 *
 * @BRIEF        This field holds the divider value for the auxiliary clock 
 *               #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV                         BITFIELD(19, 16)
#define SCRM__AUXCLK5__CLKDIV__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__ENABLE   
 *
 * @BRIEF        This bit allows to request the auxiliary clock #5 by 
 *               software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__ENABLE                         BITFIELD(8, 8)
#define SCRM__AUXCLK5__ENABLE__POS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__SRCSELECT   
 *
 * @BRIEF        This field allows selecting the clock source of the 
 *               auxiliary clock #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__SRCSELECT                      BITFIELD(2, 1)
#define SCRM__AUXCLK5__SRCSELECT__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__POLARITY   
 *
 * @BRIEF        This bit defines the output level when the auxiliary clock 
 *               #5 is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__POLARITY                       BITFIELD(0, 0)
#define SCRM__AUXCLK5__POLARITY__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__RSTTIME__RSTTIME   
 *
 * @BRIEF        Holds the number of 32 kHz clock cycles for which the reset 
 *               duration is extended. Value 0 is not allowed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__RSTTIME__RSTTIME                        BITFIELD(3, 0)
#define SCRM__RSTTIME__RSTTIME__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMRSTCTRL__WARMRST   
 *
 * @BRIEF        This bit allows to release the warm reset line of the Modem. 
 *               [warm reset sensitive] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMRSTCTRL__WARMRST                   BITFIELD(1, 1)
#define SCRM__MODEMRSTCTRL__WARMRST__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMRSTCTRL__COLDRST   
 *
 * @BRIEF        This bit allows to release the cold reset line of the Modem. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMRSTCTRL__COLDRST                   BITFIELD(0, 0)
#define SCRM__MODEMRSTCTRL__COLDRST__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DRSTCTRL__WARMRST   
 *
 * @BRIEF        This bit allows to release the warm reset line of the 
 *               external D2D interface. 
 *               [warm reset sensitive] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DRSTCTRL__WARMRST                     BITFIELD(1, 1)
#define SCRM__D2DRSTCTRL__WARMRST__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DRSTCTRL__COLDRST   
 *
 * @BRIEF        This bit allows to release the cold reset line of the 
 *               external D2D interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DRSTCTRL__COLDRST                     BITFIELD(0, 0)
#define SCRM__D2DRSTCTRL__COLDRST__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTPWRONRSTCTRL__PWRONRST   
 *
 * @BRIEF        This bit controls the assertion and the de-assertion of the 
 *               external power-on reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTPWRONRSTCTRL__PWRONRST               BITFIELD(1, 1)
#define SCRM__EXTPWRONRSTCTRL__PWRONRST__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTPWRONRSTCTRL__ENABLE   
 *
 * @BRIEF        This bit must be set to 1 to allow the software to assert 
 *               the external power-on reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTPWRONRSTCTRL__ENABLE                 BITFIELD(0, 0)
#define SCRM__EXTPWRONRSTCTRL__ENABLE__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTWARMRSTST__EXTWARMRSTST   
 *
 * @BRIEF        This bit logs the external warm reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTWARMRSTST__EXTWARMRSTST              BITFIELD(0, 0)
#define SCRM__EXTWARMRSTST__EXTWARMRSTST__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__APEWARMRSTST__APEWARMRSTST   
 *
 * @BRIEF        This bit logs the APE warm reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__APEWARMRSTST__APEWARMRSTST              BITFIELD(1, 1)
#define SCRM__APEWARMRSTST__APEWARMRSTST__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMWARMRSTST__MODEMWARMRSTST   
 *
 * @BRIEF        This bit logs the Modem warm reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMWARMRSTST__MODEMWARMRSTST          BITFIELD(2, 2)
#define SCRM__MODEMWARMRSTST__MODEMWARMRSTST__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DWARMRSTST__D2DWARMRSTST   
 *
 * @BRIEF        This bit logs the D2D warm reset source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DWARMRSTST__D2DWARMRSTST              BITFIELD(3, 3)
#define SCRM__D2DWARMRSTST__D2DWARMRSTST__POS         3

    /* 
     * List of register bitfields values for component SCRM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__ENABLE_EXT__DIS_CLK
 *
 * @BRIEF        The alternate system clock version is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__ENABLE_EXT__DIS_CLK          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__ENABLE_EXT__EN_CLK
 *
 * @BRIEF        The alternate system clock version is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__ENABLE_EXT__EN_CLK           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__ENABLE_INT__DIS_CLK
 *
 * @BRIEF        The alternate system clock version is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__ENABLE_INT__DIS_CLK          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__ENABLE_INT__EN_CLK
 *
 * @BRIEF        The alternate system clock version is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__ENABLE_INT__EN_CLK           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__MODE__PWERDOWN
 *
 * @BRIEF        The alternate system clock source supplier is powered-down. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__MODE__PWERDOWN               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__MODE__ACTIVE
 *
 * @BRIEF        The alternate system clock source supplier is active. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__MODE__ACTIVE                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__MODE__BYPASS
 *
 * @BRIEF        The alternate system clock source supplier is bypassed. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__MODE__BYPASS                 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ALTCLKSRC__MODE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ALTCLKSRC__MODE__RESERVED               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMCLKM__CLK_32KHZ__DIS
 *
 * @BRIEF        The 32 kHz clock version for the Modem is disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMCLKM__CLK_32KHZ__DIS               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMCLKM__CLK_32KHZ__EN
 *
 * @BRIEF        The 32 kHz clock version for the Modem is enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMCLKM__CLK_32KHZ__EN                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKM__SYSCLK__DIS
 *
 * @BRIEF        The system clock version for the external D2D interface is 
 *               disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKM__SYSCLK__DIS                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKM__SYSCLK__EN
 *
 * @BRIEF        The system clock version for the external D2D interface is 
 *               enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKM__SYSCLK__EN                     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKM__CLK_32KHZ__DIS
 *
 * @BRIEF        The 32 kHz clock version for the external D2D interface is 
 *               disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKM__CLK_32KHZ__DIS                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKM__CLK_32KHZ__EN
 *
 * @BRIEF        The 32 kHz clock version for the external D2D interface is 
 *               enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKM__CLK_32KHZ__EN                  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTCLKREQ__POLARITY__ACT_LOW
 *
 * @BRIEF        The external clock request is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTCLKREQ__POLARITY__ACT_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTCLKREQ__POLARITY__ACT_HIGH
 *
 * @BRIEF        The external clock request is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTCLKREQ__POLARITY__ACT_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ACCCLKREQ__POLARITY__ACT_LOW
 *
 * @BRIEF        The accurate clock request is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ACCCLKREQ__POLARITY__ACT_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__ACCCLKREQ__POLARITY__ACT_HIGH
 *
 * @BRIEF        The accurate clock request is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__ACCCLKREQ__POLARITY__ACT_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__PWRREQ__POLARITY__ACT_LOW
 *
 * @BRIEF        The external power request is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__PWRREQ__POLARITY__ACT_LOW               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__PWRREQ__POLARITY__ACT_HIGH
 *
 * @BRIEF        The external power request is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__PWRREQ__POLARITY__ACT_HIGH              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__SEL0
 *
 * @BRIEF        The auxiliary clock request #0 is mapped on the auxiliary 
 *               clock #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__SEL0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__SEL1
 *
 * @BRIEF        The auxiliary clock request #0 is mapped on the auxiliary 
 *               clock #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__SEL1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__SEL2
 *
 * @BRIEF        The auxiliary clock request #0 is mapped on the auxiliary 
 *               clock #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__SEL2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__SEL3
 *
 * @BRIEF        The auxiliary clock request #0 is mapped on the auxiliary 
 *               clock #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__SEL3               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__SEL4
 *
 * @BRIEF        The auxiliary clock request #0 is mapped on the auxiliary 
 *               clock #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__SEL4               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__SEL5
 *
 * @BRIEF        The auxiliary clock request #0 is mapped on the auxiliary 
 *               clock #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__SEL5               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__RESERVED1          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__MAPPING__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__MAPPING__RESERVED2          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__ACCURACY__NON_ACCU
 *
 * @BRIEF        An active auxiliary clock request #0 doesn't generate an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__ACCURACY__NON_ACCU          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__ACCURACY__ACCU
 *
 * @BRIEF        An active auxiliary clock request #0 generates an accurate 
 *               clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__ACCURACY__ACCU              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__POLARITY__ACT_LOW
 *
 * @BRIEF        The auxiliary clock request #0 is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__POLARITY__ACT_LOW           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ0__POLARITY__ACT_HIGH
 *
 * @BRIEF        The auxiliary clock request #0 is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ0__POLARITY__ACT_HIGH          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__SEL0
 *
 * @BRIEF        The auxiliary clock request #1 is mapped on the auxiliary 
 *               clock #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__SEL0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__SEL1
 *
 * @BRIEF        The auxiliary clock request #1 is mapped on the auxiliary 
 *               clock #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__SEL1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__SEL2
 *
 * @BRIEF        The auxiliary clock request #1 is mapped on the auxiliary 
 *               clock #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__SEL2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__SEL3
 *
 * @BRIEF        The auxiliary clock request #1 is mapped on the auxiliary 
 *               clock #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__SEL3               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__SEL4
 *
 * @BRIEF        The auxiliary clock request #1 is mapped on the auxiliary 
 *               clock #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__SEL4               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__SEL5
 *
 * @BRIEF        The auxiliary clock request #1 is mapped on the auxiliary 
 *               clock #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__SEL5               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__RESERVED1          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__MAPPING__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__MAPPING__RESERVED2          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__ACCURACY__NON_ACCU
 *
 * @BRIEF        An active auxiliary clock request #1 doesn't generate an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__ACCURACY__NON_ACCU          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__ACCURACY__ACCU
 *
 * @BRIEF        An active auxiliary clock request #1 generates an accurate 
 *               clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__ACCURACY__ACCU              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__POLARITY__ACT_LOW
 *
 * @BRIEF        The auxiliary clock request #1 is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__POLARITY__ACT_LOW           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ1__POLARITY__ACT_HIGH
 *
 * @BRIEF        The auxiliary clock request #1 is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ1__POLARITY__ACT_HIGH          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__SEL0
 *
 * @BRIEF        The auxiliary clock request #2 is mapped on the auxiliary 
 *               clock #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__SEL0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__SEL1
 *
 * @BRIEF        The auxiliary clock request #2 is mapped on the auxiliary 
 *               clock #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__SEL1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__SEL2
 *
 * @BRIEF        The auxiliary clock request #2 is mapped on the auxiliary 
 *               clock #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__SEL2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__SEL3
 *
 * @BRIEF        The auxiliary clock request #2 is mapped on the auxiliary 
 *               clock #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__SEL3               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__SEL4
 *
 * @BRIEF        The auxiliary clock request #2 is mapped on the auxiliary 
 *               clock #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__SEL4               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__SEL5
 *
 * @BRIEF        The auxiliary clock request #2 is mapped on the auxiliary 
 *               clock #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__SEL5               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__RESERVED1          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__MAPPING__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__MAPPING__RESERVED2          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__ACCURACY__NON_ACCU
 *
 * @BRIEF        An active auxiliary clock request #2 doesn't generate an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__ACCURACY__NON_ACCU          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__ACCURACY__ACCU
 *
 * @BRIEF        An active auxiliary clock request #2 generates an accurate 
 *               clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__ACCURACY__ACCU              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__POLARITY__ACT_LOW
 *
 * @BRIEF        The auxiliary clock request #2 is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__POLARITY__ACT_LOW           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ2__POLARITY__ACT_HIGH
 *
 * @BRIEF        The auxiliary clock request #2 is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ2__POLARITY__ACT_HIGH          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__SEL0
 *
 * @BRIEF        The auxiliary clock request #3 is mapped on the auxiliary 
 *               clock #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__SEL0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__SEL1
 *
 * @BRIEF        The auxiliary clock request #3 is mapped on the auxiliary 
 *               clock #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__SEL1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__SEL2
 *
 * @BRIEF        The auxiliary clock request #3 is mapped on the auxiliary 
 *               clock #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__SEL2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__SEL3
 *
 * @BRIEF        The auxiliary clock request #3 is mapped on the auxiliary 
 *               clock #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__SEL3               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__SEL4
 *
 * @BRIEF        The auxiliary clock request #3 is mapped on the auxiliary 
 *               clock #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__SEL4               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__SEL5
 *
 * @BRIEF        The auxiliary clock request #3 is mapped on the auxiliary 
 *               clock #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__SEL5               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__RESERVED1          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__MAPPING__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__MAPPING__RESERVED2          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__ACCURACY__NON_ACCU
 *
 * @BRIEF        An active auxiliary clock request #3 doesn't generate an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__ACCURACY__NON_ACCU          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__ACCURACY__ACCU
 *
 * @BRIEF        An active auxiliary clock request #3 generates an accurate 
 *               clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__ACCURACY__ACCU              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__POLARITY__ACT_LOW
 *
 * @BRIEF        The auxiliary clock request #3 is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__POLARITY__ACT_LOW           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ3__POLARITY__ACT_HIGH
 *
 * @BRIEF        The auxiliary clock request #3 is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ3__POLARITY__ACT_HIGH          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__SEL0
 *
 * @BRIEF        The auxiliary clock request #4 is mapped on the auxiliary 
 *               clock #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__SEL0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__SEL1
 *
 * @BRIEF        The auxiliary clock request #4 is mapped on the auxiliary 
 *               clock #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__SEL1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__SEL2
 *
 * @BRIEF        The auxiliary clock request #4 is mapped on the auxiliary 
 *               clock #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__SEL2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__SEL3
 *
 * @BRIEF        The auxiliary clock request #4 is mapped on the auxiliary 
 *               clock #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__SEL3               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__SEL4
 *
 * @BRIEF        The auxiliary clock request #4 is mapped on the auxiliary 
 *               clock #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__SEL4               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__SEL5
 *
 * @BRIEF        The auxiliary clock request #4 is mapped on the auxiliary 
 *               clock #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__SEL5               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__RESERVED1          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__MAPPING__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__MAPPING__RESERVED2          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__ACCURACY__NON_ACCU
 *
 * @BRIEF        An active auxiliary clock request #4 doesn't generate an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__ACCURACY__NON_ACCU          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__ACCURACY__ACCU
 *
 * @BRIEF        An active auxiliary clock request #4 generates an accurate 
 *               clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__ACCURACY__ACCU              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__POLARITY__ACT_LOW
 *
 * @BRIEF        The auxiliary clock request #4 is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__POLARITY__ACT_LOW           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ4__POLARITY__ACT_HIGH
 *
 * @BRIEF        The auxiliary clock request #4 is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ4__POLARITY__ACT_HIGH          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__SEL0
 *
 * @BRIEF        The auxiliary clock request #5 is mapped on the auxiliary 
 *               clock #0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__SEL0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__SEL1
 *
 * @BRIEF        The auxiliary clock request #5 is mapped on the auxiliary 
 *               clock #1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__SEL1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__SEL2
 *
 * @BRIEF        The auxiliary clock request #5 is mapped on the auxiliary 
 *               clock #2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__SEL2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__SEL3
 *
 * @BRIEF        The auxiliary clock request #5 is mapped on the auxiliary 
 *               clock #3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__SEL3               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__SEL4
 *
 * @BRIEF        The auxiliary clock request #5 is mapped on the auxiliary 
 *               clock #4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__SEL4               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__SEL5
 *
 * @BRIEF        The auxiliary clock request #5 is mapped on the auxiliary 
 *               clock #5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__SEL5               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__RESERVED1          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__MAPPING__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__MAPPING__RESERVED2          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__ACCURACY__NON_ACCU
 *
 * @BRIEF        An active auxiliary clock request #5 doesn't generate an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__ACCURACY__NON_ACCU          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__ACCURACY__ACCU
 *
 * @BRIEF        An active auxiliary clock request #5 generates an accurate 
 *               clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__ACCURACY__ACCU              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__POLARITY__ACT_LOW
 *
 * @BRIEF        The auxiliary clock request #5 is active low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__POLARITY__ACT_LOW           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLKREQ5__POLARITY__ACT_HIGH
 *
 * @BRIEF        The auxiliary clock request #5 is active high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLKREQ5__POLARITY__ACT_HIGH          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKREQ__ACCURACY__NON_ACCU
 *
 * @BRIEF        An active external D2D interface clock request doesn't 
 *               generate an accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKREQ__ACCURACY__NON_ACCU           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKREQ__ACCURACY__ACCU
 *
 * @BRIEF        An active external D2D interface clock request generates an 
 *               accurate clock request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKREQ__ACCURACY__ACCU               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKREQ__POLARITY__ACT_LOW
 *
 * @BRIEF        The external D2D interface clock request is active low. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKREQ__POLARITY__ACT_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DCLKREQ__POLARITY__ACT_HIGH
 *
 * @BRIEF        The external D2D interface clock request is active high. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DCLKREQ__POLARITY__ACT_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY1
 *
 * @BRIEF        The auxiliary clock #0  is divided by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY2
 *
 * @BRIEF        The auxiliary clock #0  is divided by 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY3
 *
 * @BRIEF        The auxiliary clock #0  is divided by 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY3                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY4
 *
 * @BRIEF        The auxiliary clock #0  is divided by 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY4                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY5
 *
 * @BRIEF        The auxiliary clock #0  is divided by 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY5                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY6
 *
 * @BRIEF        The auxiliary clock #0  is divided by 6. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY6                0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY7
 *
 * @BRIEF        The auxiliary clock #0  is divided by 7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY7                0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY8
 *
 * @BRIEF        The auxiliary clock #0  is divided by 8. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY8                0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY9
 *
 * @BRIEF        The auxiliary clock #0  is divided by 9. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY9                0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY10
 *
 * @BRIEF        The auxiliary clock #0  is divided by 10. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY10               0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY11
 *
 * @BRIEF        The auxiliary clock #0  is divided by 11. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY11               0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY12
 *
 * @BRIEF        The auxiliary clock #0  is divided by 12. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY12               0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY13
 *
 * @BRIEF        The auxiliary clock #0  is divided by 13. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY13               0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY14
 *
 * @BRIEF        The auxiliary clock #0  is divided by 14. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY14               0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY15
 *
 * @BRIEF        The auxiliary clock #0  is divided by 15. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY15               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__CLKDIV__DIV_BY16
 *
 * @BRIEF        The auxiliary clock #0  is divided by 16. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__CLKDIV__DIV_BY16               0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__DISABLECLK__EN_CLK
 *
 * @BRIEF        The auxiliary clock #0 is gated upon normal condition: 
 *               auxiliary clock requests mapped on this path or ENABLE bit 
 *               set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__DISABLECLK__EN_CLK             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__DISABLECLK__DIS_CLK
 *
 * @BRIEF        The auxiliary clock #0 is gated wihout conditon. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__DISABLECLK__DIS_CLK            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__ENABLE__DIS
 *
 * @BRIEF        The auxiliary clock #0 is not requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__ENABLE__DIS                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__ENABLE__EN
 *
 * @BRIEF        The auxiliary clock #0 is requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__ENABLE__EN                     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__SRCSELECT__SEL0
 *
 * @BRIEF        The clock source is the system clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__SRCSELECT__SEL0                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__SRCSELECT__SEL1
 *
 * @BRIEF        The clock source is the version from the CORE DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__SRCSELECT__SEL1                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__SRCSELECT__SEL2
 *
 * @BRIEF        The clock source is the version from the PER DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__SRCSELECT__SEL2                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__SRCSELECT__SEL3
 *
 * @BRIEF        The clock source is the alternate clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__SRCSELECT__SEL3                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__POLARITY__GATED_LOW
 *
 * @BRIEF        The auxiliary clock #0 is gated low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__POLARITY__GATED_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK0__POLARITY__GATED_HIGH
 *
 * @BRIEF        The auxiliary clock #0 is gated high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK0__POLARITY__GATED_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY1
 *
 * @BRIEF        The auxiliary clock #1  is divided by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY2
 *
 * @BRIEF        The auxiliary clock #1  is divided by 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY3
 *
 * @BRIEF        The auxiliary clock #1  is divided by 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY3                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY4
 *
 * @BRIEF        The auxiliary clock #1  is divided by 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY4                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY5
 *
 * @BRIEF        The auxiliary clock #1  is divided by 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY5                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY6
 *
 * @BRIEF        The auxiliary clock #1  is divided by 6. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY6                0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY7
 *
 * @BRIEF        The auxiliary clock #1  is divided by 7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY7                0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY8
 *
 * @BRIEF        The auxiliary clock #1  is divided by 8. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY8                0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY9
 *
 * @BRIEF        The auxiliary clock #1  is divided by 9. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY9                0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY10
 *
 * @BRIEF        The auxiliary clock #1  is divided by 10. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY10               0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY11
 *
 * @BRIEF        The auxiliary clock #1  is divided by 11. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY11               0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY12
 *
 * @BRIEF        The auxiliary clock #1  is divided by 12. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY12               0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY13
 *
 * @BRIEF        The auxiliary clock #1  is divided by 13. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY13               0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY14
 *
 * @BRIEF        The auxiliary clock #1  is divided by 14. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY14               0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY15
 *
 * @BRIEF        The auxiliary clock #1  is divided by 15. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY15               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__CLKDIV__DIV_BY16
 *
 * @BRIEF        The auxiliary clock #1  is divided by 16. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__CLKDIV__DIV_BY16               0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__ENABLE__DIS
 *
 * @BRIEF        The auxiliary clock #1 is not requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__ENABLE__DIS                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__ENABLE__EN
 *
 * @BRIEF        The auxiliary clock #1 is requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__ENABLE__EN                     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__SRCSELECT__SEL0
 *
 * @BRIEF        The clock source is the system clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__SRCSELECT__SEL0                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__SRCSELECT__SEL1
 *
 * @BRIEF        The clock source is the version from the CORE DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__SRCSELECT__SEL1                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__SRCSELECT__SEL2
 *
 * @BRIEF        The clock source is the version from the PER DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__SRCSELECT__SEL2                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__SRCSELECT__SEL3
 *
 * @BRIEF        The clock source is the alternate clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__SRCSELECT__SEL3                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__POLARITY__GATED_LOW
 *
 * @BRIEF        The auxiliary clock #1 is gated low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__POLARITY__GATED_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK1__POLARITY__GATED_HIGH
 *
 * @BRIEF        The auxiliary clock #1 is gated high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK1__POLARITY__GATED_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY1
 *
 * @BRIEF        The auxiliary clock #2  is divided by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY2
 *
 * @BRIEF        The auxiliary clock #2  is divided by 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY3
 *
 * @BRIEF        The auxiliary clock #2  is divided by 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY3                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY4
 *
 * @BRIEF        The auxiliary clock #2  is divided by 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY4                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY5
 *
 * @BRIEF        The auxiliary clock #2  is divided by 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY5                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY6
 *
 * @BRIEF        The auxiliary clock #2  is divided by 6. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY6                0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY7
 *
 * @BRIEF        The auxiliary clock #2  is divided by 7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY7                0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY8
 *
 * @BRIEF        The auxiliary clock #2  is divided by 8. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY8                0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY9
 *
 * @BRIEF        The auxiliary clock #2  is divided by 9. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY9                0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY10
 *
 * @BRIEF        The auxiliary clock #2  is divided by 10. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY10               0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY11
 *
 * @BRIEF        The auxiliary clock #2  is divided by 11. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY11               0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY12
 *
 * @BRIEF        The auxiliary clock #2  is divided by 12. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY12               0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY13
 *
 * @BRIEF        The auxiliary clock #2  is divided by 13. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY13               0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY14
 *
 * @BRIEF        The auxiliary clock #2  is divided by 14. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY14               0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY15
 *
 * @BRIEF        The auxiliary clock #2  is divided by 15. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY15               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__CLKDIV__DIV_BY16
 *
 * @BRIEF        The auxiliary clock #2  is divided by 16. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__CLKDIV__DIV_BY16               0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__ENABLE__DIS
 *
 * @BRIEF        The auxiliary clock #2 is not requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__ENABLE__DIS                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__ENABLE__EN
 *
 * @BRIEF        The auxiliary clock #2 is requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__ENABLE__EN                     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__SRCSELECT__SEL0
 *
 * @BRIEF        The clock source is the system clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__SRCSELECT__SEL0                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__SRCSELECT__SEL1
 *
 * @BRIEF        The clock source is the version from the CORE DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__SRCSELECT__SEL1                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__SRCSELECT__SEL2
 *
 * @BRIEF        The clock source is the version from the PER DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__SRCSELECT__SEL2                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__SRCSELECT__SEL3
 *
 * @BRIEF        The clock source is the alternate clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__SRCSELECT__SEL3                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__POLARITY__GATED_LOW
 *
 * @BRIEF        The auxiliary clock #2 is gated low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__POLARITY__GATED_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK2__POLARITY__GATED_HIGH
 *
 * @BRIEF        The auxiliary clock #2 is gated high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK2__POLARITY__GATED_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY1
 *
 * @BRIEF        The auxiliary clock #3  is divided by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY2
 *
 * @BRIEF        The auxiliary clock #3  is divided by 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY3
 *
 * @BRIEF        The auxiliary clock #3  is divided by 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY3                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY4
 *
 * @BRIEF        The auxiliary clock #3  is divided by 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY4                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY5
 *
 * @BRIEF        The auxiliary clock #3  is divided by 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY5                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY6
 *
 * @BRIEF        The auxiliary clock #3  is divided by 6. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY6                0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY7
 *
 * @BRIEF        The auxiliary clock #3  is divided by 7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY7                0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY8
 *
 * @BRIEF        The auxiliary clock #3  is divided by 8. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY8                0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY9
 *
 * @BRIEF        The auxiliary clock #3  is divided by 9. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY9                0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY10
 *
 * @BRIEF        The auxiliary clock #3  is divided by 10. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY10               0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY11
 *
 * @BRIEF        The auxiliary clock #3  is divided by 11. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY11               0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY12
 *
 * @BRIEF        The auxiliary clock #3  is divided by 12. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY12               0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY13
 *
 * @BRIEF        The auxiliary clock #3  is divided by 13. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY13               0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY14
 *
 * @BRIEF        The auxiliary clock #3  is divided by 14. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY14               0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY15
 *
 * @BRIEF        The auxiliary clock #3  is divided by 15. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY15               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__CLKDIV__DIV_BY16
 *
 * @BRIEF        The auxiliary clock #3  is divided by 16. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__CLKDIV__DIV_BY16               0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__ENABLE__DIS
 *
 * @BRIEF        The auxiliary clock #3 is disabled by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__ENABLE__DIS                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__ENABLE__EN
 *
 * @BRIEF        The auxiliary clock #3 is requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__ENABLE__EN                     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__SRCSELECT__SEL0
 *
 * @BRIEF        The clock source is the system clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__SRCSELECT__SEL0                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__SRCSELECT__SEL1
 *
 * @BRIEF        The clock source is the version from the CORE DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__SRCSELECT__SEL1                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__SRCSELECT__SEL2
 *
 * @BRIEF        The clock source is the version from the PER DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__SRCSELECT__SEL2                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__SRCSELECT__SEL3
 *
 * @BRIEF        The clock source is the alternate clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__SRCSELECT__SEL3                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__POLARITY__GATED_LOW
 *
 * @BRIEF        The auxiliary clock #3 is gated low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__POLARITY__GATED_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK3__POLARITY__GATED_HIGH
 *
 * @BRIEF        The auxiliary clock #3 is gated high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK3__POLARITY__GATED_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY1
 *
 * @BRIEF        The auxiliary clock #4  is divided by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY2
 *
 * @BRIEF        The auxiliary clock #4  is divided by 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY3
 *
 * @BRIEF        The auxiliary clock #4  is divided by 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY3                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY4
 *
 * @BRIEF        The auxiliary clock #4  is divided by 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY4                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY5
 *
 * @BRIEF        The auxiliary clock #4  is divided by 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY5                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY6
 *
 * @BRIEF        The auxiliary clock #4  is divided by 6. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY6                0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY7
 *
 * @BRIEF        The auxiliary clock #4  is divided by 7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY7                0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY8
 *
 * @BRIEF        The auxiliary clock #4  is divided by 8. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY8                0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY9
 *
 * @BRIEF        The auxiliary clock #4  is divided by 9. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY9                0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY10
 *
 * @BRIEF        The auxiliary clock #4  is divided by 10. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY10               0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY11
 *
 * @BRIEF        The auxiliary clock #4  is divided by 11. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY11               0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY12
 *
 * @BRIEF        The auxiliary clock #4  is divided by 12. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY12               0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY13
 *
 * @BRIEF        The auxiliary clock #4  is divided by 13. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY13               0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY14
 *
 * @BRIEF        The auxiliary clock #4  is divided by 14. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY14               0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY15
 *
 * @BRIEF        The auxiliary clock #4  is divided by 15. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY15               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__CLKDIV__DIV_BY16
 *
 * @BRIEF        The auxiliary clock #4  is divided by 16. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__CLKDIV__DIV_BY16               0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__ENABLE__DIS
 *
 * @BRIEF        The auxiliary clock #4 is not requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__ENABLE__DIS                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__ENABLE__EN
 *
 * @BRIEF        The auxiliary clock #4 is requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__ENABLE__EN                     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__SRCSELECT__SEL0
 *
 * @BRIEF        The clock source is the system clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__SRCSELECT__SEL0                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__SRCSELECT__SEL1
 *
 * @BRIEF        The clock source is the version from the CORE DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__SRCSELECT__SEL1                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__SRCSELECT__SEL2
 *
 * @BRIEF        The clock source is the version from the PER DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__SRCSELECT__SEL2                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__SRCSELECT__SEL3
 *
 * @BRIEF        The clock source is the alternate clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__SRCSELECT__SEL3                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__POLARITY__GATED_LOW
 *
 * @BRIEF        The auxiliary clock #4 is gated low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__POLARITY__GATED_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK4__POLARITY__GATED_HIGH
 *
 * @BRIEF        The auxiliary clock #4 is gated high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK4__POLARITY__GATED_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY1
 *
 * @BRIEF        The auxiliary clock #5  is divided by 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY2
 *
 * @BRIEF        The auxiliary clock #5  is divided by 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY3
 *
 * @BRIEF        The auxiliary clock #5  is divided by 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY3                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY4
 *
 * @BRIEF        The auxiliary clock #5  is divided by 4. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY4                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY5
 *
 * @BRIEF        The auxiliary clock #5  is divided by 5. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY5                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY6
 *
 * @BRIEF        The auxiliary clock #5  is divided by 6. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY6                0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY7
 *
 * @BRIEF        The auxiliary clock #5  is divided by 7. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY7                0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY8
 *
 * @BRIEF        The auxiliary clock #5  is divided by 8. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY8                0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY9
 *
 * @BRIEF        The auxiliary clock #5  is divided by 9. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY9                0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY10
 *
 * @BRIEF        The auxiliary clock #5  is divided by 10. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY10               0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY11
 *
 * @BRIEF        The auxiliary clock #5  is divided by 11. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY11               0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY12
 *
 * @BRIEF        The auxiliary clock #5  is divided by 12. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY12               0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY13
 *
 * @BRIEF        The auxiliary clock #5  is divided by 13. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY13               0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY14
 *
 * @BRIEF        The auxiliary clock #5  is divided by 14. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY14               0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY15
 *
 * @BRIEF        The auxiliary clock #5  is divided by 15. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY15               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__CLKDIV__DIV_BY16
 *
 * @BRIEF        The auxiliary clock #5  is divided by 16. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__CLKDIV__DIV_BY16               0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__ENABLE__DIS
 *
 * @BRIEF        The auxiliary clock #5 is not requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__ENABLE__DIS                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__ENABLE__EN
 *
 * @BRIEF        The auxiliary clock #5 is requested by software. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__ENABLE__EN                     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__SRCSELECT__SEL0
 *
 * @BRIEF        The clock source is the system clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__SRCSELECT__SEL0                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__SRCSELECT__SEL1
 *
 * @BRIEF        The clock source is the version from the CORE DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__SRCSELECT__SEL1                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__SRCSELECT__SEL2
 *
 * @BRIEF        The clock source is the version from the PER DPLL. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__SRCSELECT__SEL2                0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__SRCSELECT__SEL3
 *
 * @BRIEF        The clock source is the alternate clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__SRCSELECT__SEL3                0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__POLARITY__GATED_LOW
 *
 * @BRIEF        The auxiliary clock #5 is gated low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__POLARITY__GATED_LOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__AUXCLK5__POLARITY__GATED_HIGH
 *
 * @BRIEF        The auxiliary clock #5 is gated high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__AUXCLK5__POLARITY__GATED_HIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__RSTTIME__RSTTIME__VALUE_0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__RSTTIME__RSTTIME__VALUE_0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMRSTCTRL__WARMRST__RST_REL
 *
 * @BRIEF        Clearing this bit has for effect to release the warm reset 
 *               line of the Modem. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMRSTCTRL__WARMRST__RST_REL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMRSTCTRL__WARMRST__RST_ASS
 *
 * @BRIEF        Writing this bit has for effect to assert the warm reset 
 *               line of the Modem. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMRSTCTRL__WARMRST__RST_ASS          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMRSTCTRL__COLDRST__RST_REL
 *
 * @BRIEF        Clearing this bit has for effect to release the cold reset 
 *               line of the Modem. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMRSTCTRL__COLDRST__RST_REL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMRSTCTRL__COLDRST__RST_ASS
 *
 * @BRIEF        Writing this bit has for effect to assert the cold reset 
 *               line of the Modem. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMRSTCTRL__COLDRST__RST_ASS          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DRSTCTRL__WARMRST__RST_REL
 *
 * @BRIEF        Clearing this bit has for effect to release the warm reset 
 *               line of the external D2D interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DRSTCTRL__WARMRST__RST_REL            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DRSTCTRL__WARMRST__RST_ASS
 *
 * @BRIEF        Writing this bit has for effect to assert the warm reset 
 *               line of the external D2D interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DRSTCTRL__WARMRST__RST_ASS            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DRSTCTRL__COLDRST__RST_REL
 *
 * @BRIEF        Clearing this bit has for effect to release the cold reset 
 *               line of the external D2D interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DRSTCTRL__COLDRST__RST_REL            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DRSTCTRL__COLDRST__RST_ASS
 *
 * @BRIEF        Writing this bit has for effect to assert the cold reset 
 *               line of the external D2D interface. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DRSTCTRL__COLDRST__RST_ASS            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTPWRONRSTCTRL__PWRONRST__DEASSERT
 *
 * @BRIEF        De-asserts the external power-on reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTPWRONRSTCTRL__PWRONRST__DEASSERT     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTPWRONRSTCTRL__PWRONRST__ASSERT
 *
 * @BRIEF        Asserts the external power-on reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTPWRONRSTCTRL__PWRONRST__ASSERT       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTPWRONRSTCTRL__ENABLE__DISABLE
 *
 * @BRIEF        Prevents the software to assert the external power-on reset. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTPWRONRSTCTRL__ENABLE__DISABLE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTPWRONRSTCTRL__ENABLE__ENABLE
 *
 * @BRIEF        Allows the software to assert the external power-on reset. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTPWRONRSTCTRL__ENABLE__ENABLE         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTWARMRSTST__EXTWARMRSTST__RESET_NO
 *
 * @BRIEF        No external warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTWARMRSTST__EXTWARMRSTST__RESET_NO    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__EXTWARMRSTST__EXTWARMRSTST__RESET_YES
 *
 * @BRIEF        An external warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__EXTWARMRSTST__EXTWARMRSTST__RESET_YES   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__APEWARMRSTST__APEWARMRSTST__RESET_NO
 *
 * @BRIEF        No APE warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__APEWARMRSTST__APEWARMRSTST__RESET_NO    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__APEWARMRSTST__APEWARMRSTST__RESET_YES
 *
 * @BRIEF        An APE warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__APEWARMRSTST__APEWARMRSTST__RESET_YES   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMWARMRSTST__MODEMWARMRSTST__RESET_NO
 *
 * @BRIEF        No Modem warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMWARMRSTST__MODEMWARMRSTST__RESET_NO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__MODEMWARMRSTST__MODEMWARMRSTST__RESET_YES
 *
 * @BRIEF        A Modem warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__MODEMWARMRSTST__MODEMWARMRSTST__RESET_YES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DWARMRSTST__D2DWARMRSTST__RESET_NO
 *
 * @BRIEF        No D2D warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DWARMRSTST__D2DWARMRSTST__RESET_NO    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SCRM__D2DWARMRSTST__D2DWARMRSTST__RESET_YES
 *
 * @BRIEF        A D2D warm reset occurred. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SCRM__D2DWARMRSTST__D2DWARMRSTST__RESET_YES   0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __SCRM_CRED_H */
