// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness__Syms.h"
#include "Vtestharness_tc_sram_impl__pi55.h"

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__0__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__0__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__1__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__1__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__2__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__2__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__3__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__3__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__4__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__4__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__5__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__5__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__6__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__6__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__7__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__7__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__0__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__8__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__8__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__9__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__9__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__10__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__10__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__11__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__11__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__12__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__12__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__13__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__13__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__14__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__14__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__15__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__15__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__1__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__16__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__16__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__17__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__17__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__18__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__18__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__19__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__19__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__20__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__20__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__21__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__21__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__22__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__22__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__23__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__23__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__2__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__24__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__24__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__0__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__25__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__25__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__1__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__26__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__26__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__2__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__27__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__27__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__3__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__28__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__28__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__4__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__29__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__29__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__5__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__30__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__30__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__6__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}

VL_INLINE_OPT void Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__31__KET____DOT__i_data_mem__0(Vtestharness_tc_sram_impl__pi55* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vtestharness_tc_sram_impl__pi55___nba_sequent__TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_data_mem__DOT__gen_banks__BRA__31__KET____DOT__i_data_mem__0\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v0;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v0;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v0;
    __Vdlyvval__i_tc_sram__DOT__sram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v0;
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v1;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v1;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v1;
    __Vdlyvval__i_tc_sram__DOT__sram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v1;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v2;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v2;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v2;
    __Vdlyvval__i_tc_sram__DOT__sram__v2 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v2;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v3;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v3;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v3;
    __Vdlyvval__i_tc_sram__DOT__sram__v3 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v3;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v4;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v4;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v4;
    __Vdlyvval__i_tc_sram__DOT__sram__v4 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v4;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v5;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v5;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v5;
    __Vdlyvval__i_tc_sram__DOT__sram__v5 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v5;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v6;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v6;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v6;
    __Vdlyvval__i_tc_sram__DOT__sram__v6 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v6;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0;
    SData/*8:0*/ __Vdlyvdim0__i_tc_sram__DOT__sram__v7;
    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 = 0;
    CData/*5:0*/ __Vdlyvlsb__i_tc_sram__DOT__sram__v7;
    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0;
    CData/*7:0*/ __Vdlyvval__i_tc_sram__DOT__sram__v7;
    __Vdlyvval__i_tc_sram__DOT__sram__v7 = 0;
    CData/*0:0*/ __Vdlyvset__i_tc_sram__DOT__sram__v7;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0;
    // Body
    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 0U;
    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 0U;
    if ((1U & (~ (IData)(vlSymsp->TOP.rst_ni)))) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    if (vlSymsp->TOP.rst_ni) {
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->__PVT__i_tc_sram__DOT__rdata_q = (((IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) 
                                                   & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))
                                                   ? 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o]
                                                   : 
                                                  vlSelf->__PVT__i_tc_sram__DOT__sram
                                                  [vlSelf->__PVT__i_tc_sram__DOT__r_addr_q]);
        if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_req_o) {
            if (vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o) {
                vlSelf->__PVT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 8U;
                if ((1U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v0 
                        = (0xffU & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o));
                    __Vdlyvset__i_tc_sram__DOT__sram__v0 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v0 = 0U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v0 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((2U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v1 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 8U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v1 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v1 = 8U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v1 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((4U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v2 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x10U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v2 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v2 = 0x10U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v2 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((8U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v3 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x18U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v3 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v3 = 0x18U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v3 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x10U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v4 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x20U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v4 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v4 = 0x20U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v4 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x20U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v5 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x28U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v5 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v5 = 0x28U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v5 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x40U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v6 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x30U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v6 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v6 = 0x30U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v6 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
                if ((0x80U & (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_be_o))) {
                    __Vdlyvval__i_tc_sram__DOT__sram__v7 
                        = (0xffU & (IData)((vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wdata_o 
                                            >> 0x38U)));
                    __Vdlyvset__i_tc_sram__DOT__sram__v7 = 1U;
                    __Vdlyvlsb__i_tc_sram__DOT__sram__v7 = 0x38U;
                    __Vdlyvdim0__i_tc_sram__DOT__sram__v7 
                        = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                }
            }
            if ((1U & (~ (IData)(vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_wen_o)))) {
                vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0 
                    = vlSymsp->TOP__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_tcdm_super_bank__BRA__3__KET____DOT__gen_tcdm_bank__BRA__7__KET____DOT__i_amo_shim.mem_add_o;
                vlSelf->__PVT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->i_tc_sram__DOT____Vlvbound_h5cf49065__0;
            }
        }
    } else {
        vlSelf->__PVT__i_tc_sram__DOT__r_addr_q = 0U;
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v0) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v0] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v0]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v0)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v0)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v1) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v1] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v1]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v1)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v1)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v2) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v2] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v2]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v2)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v2)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v3) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v3] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v3]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v3)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v3)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v4) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v4] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v4]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v4)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v4)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v5) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v5] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v5]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v5)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v5)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v6) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v6] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v6]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v6)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v6)));
    }
    if (__Vdlyvset__i_tc_sram__DOT__sram__v7) {
        vlSelf->__PVT__i_tc_sram__DOT__sram[__Vdlyvdim0__i_tc_sram__DOT__sram__v7] 
            = (((~ (0xffULL << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7))) 
                & vlSelf->__PVT__i_tc_sram__DOT__sram
                [__Vdlyvdim0__i_tc_sram__DOT__sram__v7]) 
               | ((QData)((IData)(__Vdlyvval__i_tc_sram__DOT__sram__v7)) 
                  << (IData)(__Vdlyvlsb__i_tc_sram__DOT__sram__v7)));
    }
}
