`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/13/2023 09:54:15 PM
// Design Name: 
// Module Name: imm_gen
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module imm_gen(
      input [31:0] instruction,
      output [31:0] immediate
    );
    logic [6:0] opcode;
    assign opcode=instruction[6:0];
    
      assign immediate = (opcode == 7'b0010011) ? {{20{instruction[31]}}, instruction[31:20]} : // I-type immediate
                         (opcode == 7'b0000011) ? {{20{instruction[31]}}, instruction[31:20]} :  //load   
                         (opcode == 7'b1100111) ? {{20{instruction[31]}}, instruction[31:20]} :  //jalr                 
                        (opcode == 7'b0100011) ? {{20{instruction[31]}}, instruction[31:25], instruction[11:7]} : // S-type immediate
                        (opcode == 7'b1100011) ? {{19{instruction[31]}},instruction[7], instruction[30:25], instruction[11:8],1'b0}://branch
                        (opcode == 7'b0110111 ) ? {instruction[31:12],12'b0} :                     // U-type immediate
                        (opcode == 7'b0010111 ) ? {instruction[31:12],12'b0} :        // auipc
                        (opcode == 7'b1101111) ? {{12{instruction[31]}}, instruction[19:12], instruction[20],instruction[30:21], 1'b0}: // J-Type
                        32'b0;
    

endmodule
