// Seed: 73106801
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  assign module_1.type_22 = 0;
endmodule
program module_1 (
    input wand id_0,
    output tri id_1,
    output supply1 id_2,
    output supply0 id_3,
    id_18,
    input wand id_4,
    id_19,
    output wand id_5,
    input wand id_6,
    output tri id_7,
    input supply0 id_8,
    input wor id_9,
    input tri id_10,
    input wor id_11,
    output uwire id_12,
    input uwire id_13,
    output wand id_14,
    output logic id_15,
    output wand id_16
);
  assign id_12 = 1 > id_10;
  initial begin : LABEL_0
    id_15 <= 1;
  end
  module_0 modCall_1 ();
endmodule
