// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2019 Broadcom Ltd.
 */
 
#include "skeleton.dtsi"

/ {
	compatible = "brcm,bcm63178";
	#address-cells = <0x1>;
	#size-cells = <0x1>;

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		u-boot,dm-pre-reloc;

		periph_osc: periph-osc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <200000000>;
			u-boot,dm-pre-reloc;
		};

		hsspi_pll: hsspi-pll {
			compatible = "fixed-factor-clock";
			#clock-cells = <0>;
			clocks = <&periph_osc>;
			clock-mult = <1>;
			clock-div = <1>;
			u-boot,dm-pre-reloc;
		};

		refclk50mhz: refclk50mhz {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <50000000>;
			u-boot,dm-pre-reloc;
		};
	};

	pmc {
		u-boot,dm-pre-reloc;
		compatible = "brcm,bca-pmc-3-2";
		reg-names = "pmc", "procmon", "maestro","dtcm"; 
 		reg = <0x80301018 0x5080>,
 		      <0x80320000 0x240>,
 		      <0x80300400 0x5d0>,
 		      <0x80380000 0x1000>;
	};

	strap: strap {
		u-boot,dm-pre-reloc;	
		compatible = "brcm,strap";
		reg = <0xff802600 0x4>;
		boot-select-0=<0 1>;
		boot-select-1=<1 1>;
		boot-select-2=<2 1>;
		boot-select-3=<3 1>;
		boot-select-4=<4 1>;
		boot-select-5=<5 1>;
		bootrom-boot=<11 1>;
	};

	swblks {
		compatible = "brcm,swblks";
		reg-names = "switchcore-base",
			"switchreg-base",
			"switchmdio-base",
			"switchacb-base",
			"qphy-ctrl",
			"sphy-ctrl",
			"phy-test-ctrl";

		reg = <0x80400000 0x72724>,
			<0x80480000 0x458>,
			<0x804805c0 0x10>,
			<0x80480800 0x230>,
			<0x8048001c 0x04>,
			<0x80480024 0x04>,
			<0x80480018 0x04>;
		phy_base = <0x8>;
	};

	/* UBUS */
	ubus: ubus {
		u-boot,dm-pre-reloc;
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		ubus_sys: ubus_sys {
			u-boot,dm-pre-reloc;
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "brcm,bca-ubus4";			
			reg = <0x83000000 0x80 0x83000200 0x80 0x810a0400 0x400>;
			reg-names = "ubus_systop", "ubus_registration", "ubus_coherency_port";
			flags = <0x0>;

			ubus_mst_sys: ubus_mst {
				u-boot,dm-pre-reloc;
				reg-names = "BIU", "PER", "USB", "DSL",
					"DSLCPU", "PCIE0", "PMC", "SWH",
					"WIFI0";
				reg = <0x83020000 0x1000>,
					<0x83010000 0x1000>,
					<0x83018000 0x1000>,
					<0x83060000 0x1000>,
					<0x83068000 0x1000>,
					<0x83030000 0x1000>,
					<0x83028000 0x1000>,
					<0x83038000 0x1000>,
					<0x83050000 0x1000>;
			};
		};
	};

	periph@ff800000 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		u-boot,dm-pre-reloc;

		uart0: serial@ff812000 {
			u-boot,dm-pre-reloc;
			compatible = "arm,pl011", "arm,primecell";
			reg = <0xff812000 0x1000>;
			clock = <50000000>;
			status = "okay";
		};

		wdt1: watchdog@ff800480 {
			compatible = "brcm,bcm6345-wdt";
			reg = <0xff800480 0x14>;
			clocks = <&refclk50mhz>;
			u-boot,dm-pre-reloc;
		};

		wdt2: watchdog@ff8004c0 {
			compatible = "brcm,bcm6345-wdt";
			reg = <0xff8004c0 0x14>;
			clocks = <&refclk50mhz>;
		};

		wdt-reboot {
			compatible = "wdt-reboot";
			wdt = <&wdt1>;
		};

		hsspi: hsspi@ff801000 {
			pinctrl-0 = <&spim_group_pins>;
			pinctrl-names = "default";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			u-boot,dm-pre-reloc;
			compatible = "brcm,bcm6328-hsspi";
			reg = <0xff801000 0x1000>;			
			clocks = <&hsspi_pll>, <&hsspi_pll>;
			clock-names = "hsspi", "pll";
			spi-max-frequency = <100000000>;
			num-cs = <8>;
			status = "disabled";
		};

		nand: nand-controller@ff801800 {
			pinctrl-0 = <&nand_data_pins &nand_ctrl_pins>;
			pinctrl-names = "default";
			compatible = "brcm,nand-bcmbca",
				     "brcm,brcmnand-v7.1",
				     "brcm,brcmnand";
			reg-names = "nand", "nand-int-base", "nand-cache";
			reg = <0xff801800 0x400>,
			      <0xff802000 0x10>,
			      <0xff801c00 0x200>;
			parameter-page-big-endian = <0>;
			status = "disabled";
		};

		rng: rng@ff800b80 {
			compatible = "brcm,iproc-rng200";
			reg = <0xff800b80 0x28>;
			u-boot,dm-pre-reloc;
		};
		sysport: systemport@0x80490000 {
			compatible = "brcm,bcmbca-systemport-v2.0";
			qphy-avaiable=<0x01>;
			sphy-available=<0x01>;
			reg-names = "systemport-rbuf-base", "systemport-rdma-base",
				"systemport-tdma-base",
				"systemport-gib-base",
				"systemport-umac-base",
				"systemport-topctrl-base";
			reg =		<0x80490400 0x14>,
				<0x80492000 0x1060>,
				<0x80494000 0x650>,
				<0x80498000 0x10>,
				<0x00000000 0x00>,  
				<0x80490000 0x10>;
			ethsw = <&switch0>;
		};

		mdio_sf2: mdio_sf2 {
			compatible = "simple-bus";
			bus-type = "DSL_ETHSW";
			#address-cells = <1>;
			#size-cells = <0>;

			phy_gphy0:phy_gphy0 {
				compatible = "brcm,bcaphy";
				reg = <0x8>;
				phy-type = "EGPHY";
			};
			phy_gphy1:phy_gphy1 {
				compatible = "brcm,bcaphy";
				reg = <0x9>;
				phy-type = "EGPHY";
			};
			phy_gphy2:phy_gphy2 {
				compatible = "brcm,bcaphy";
				reg = <0xa>;
				phy-type = "EGPHY";
			};
			phy_gphy3:phy_gphy3 {
				compatible = "brcm,bcaphy";
				reg = <0xb>;
				phy-type = "EGPHY";
			};
			phy_gphy4:phy_gphy4 {
				compatible = "brcm,bcaphy";
				reg = <0xc>;
				phy-type = "EGPHY";
			};
		};

	switch0:switch0 {
		compatible = "brcm,enet", "brcm,bcmbca-sf2";
		label = "bcmsw";
		sw-type = "SF2_SW";

		phy_base = <0x8>;
		phy_wkard_timeout = <25000>;
		reg-names = "switchcore-base",
					"switchreg-base",
					"switchmdio-base",
					"qphy-ctrl",
					"sphy-ctrl",
					"phy-test-ctrl";

		reg = <0x80400000 0x72724>,
			<0x80480000 0x458>,
			<0x804805c0 0x10>,
			<0x8048001c 0x04>,
			<0x80480024 0x04>,
			<0x80480018 0x04>;
			ports {
				#address-cells = <1>;
				#size-cells = <0>;
				port_gphy0 {
					phy-handle = <&phy_gphy0>;
					reg = <0>;
					mac-type = "SF2MAC";
					phy-mode = "gmii";
					gmii-direct;
				};
				port_gphy1 {
					phy-handle = <&phy_gphy1>;
					reg = <1>;
					mac-type = "SF2MAC";
					phy-mode = "gmii";
					gmii-direct;
				};
				port_gphy2 {
					phy-handle = <&phy_gphy2>;
					reg = <2>;
					mac-type = "SF2MAC";
					phy-mode = "gmii";
					gmii-direct;
				};
				port_gphy3 {
					phy-handle = <&phy_gphy3>;
					reg = <3>;
					mac-type = "SF2MAC";
					phy-mode = "gmii";
					gmii-direct;
				};
				port_gphy4 {
					phy-handle = <&phy_gphy4>;
					reg = <4>;
					mac-type = "SF2MAC";
					phy-mode = "gmii";
					gmii-direct;
				};
				port_imp {
					management;
					reg = <8>;
					mac-type = "SF2MAC";
					phy-mode = "gmii";
					gmii-direct;
					status = "okay";
				};
			};
		};

		mdiosf2 {
			compatible = "brcm,mdio-sf2";
			reg = <0x804805c0 0x10>,
				  <0x80480000 0x4>;
		};

		boot_state {
			u-boot,dm-pre-reloc;
			compatible = "brcm,bcmbca-bootstate-v2";
			reg-names = "reset_reason", "reset_status";
			reg =   <0xff802628 0x04>,
				<0xff85a03c 0x04>;
		};

		pinctrl: pinctrl {
			compatible = "brcm,bcmbca-pinctrl";
			reg = <0xff800554 0x14>;
			gpio-mux = <5>;
		};

		usb_ctrl:usb_ctrl {
			compatible = "brcm,bcmbca-usb-ctrl";
			reg-names = "usb-ctrl";
			reg = <0x8000c200 0x100>;
			status = "okay";
		};

		usb0: usb@0x8000c300 {
			compatible = "brcm,bcmbca-ehci";
			reg-names = "usb-ehci";
			reg = <0x8000c300 0x100>;
		};

		usb1: usb@0x8000c500 {
			compatible = "brcm,bcmbca-ehci";
			reg-names = "usb-ehci";
			reg = <0x8000c500 0x100>;
		};

		usb_ohci0: usb_ohci@0x8000c400 {
			compatible = "brcm,bcmbca-ohci";
			reg-names = "usb-ohci";
			reg = <0x8000c400 0x100>;
		};

		usb_ohci1: usb_ohci@0x8000c600 {
			compatible = "brcm,bcmbca-ohci";
			reg-names = "usb-ohci";
			reg = <0x8000c600 0x100>;
		};
	};
};

#include "bcm63178-pinctrl.dtsi"