
obj/zond_cvc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000314d  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.excep    00000008  00003150  00003150  00013150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         0000059c  40000000  00003158  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000158  400005a0  000036f8  0002059c  2**3
                  ALLOC
  4 .stack        00000a10  400006f8  400006f8  0002059c  2**2
                  CONTENTS
  5 .usbram       00000000  7fd00000  7fd00000  00020fac  2**0
                  CONTENTS
  6 .etherram     00000000  7fe00000  7fe00000  00020fac  2**0
                  CONTENTS
  7 .batteryram   00000000  e0084000  e0084000  00020fac  2**0
                  CONTENTS
  8 .comment      000000b7  00000000  00000000  00020fac  2**0
                  CONTENTS, READONLY
  9 .ARM.attributes 0000002e  00000000  00000000  00021063  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000110  00000000  00000000  00021098  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   000041ed  00000000  00000000  000211a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00000ccf  00000000  00000000  00025395  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000c36  00000000  00000000  00026064  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000af0  00000000  00000000  00026c9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000981  00000000  00000000  0002778c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000010dc  00000000  00000000  0002810d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000098  00000000  00000000  000291f0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <reset_handler-0x300>:
       0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <B_Thumb>
       4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <VIC_SWPriorityMask>
       8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <VIC_SWPriorityMask+0x4>
       c:	e59ff010 	ldr	pc, [pc, #16]	; 24 <VIC_SWPriorityMask>
      10:	e59ff00c 	ldr	pc, [pc, #12]	; 24 <VIC_SWPriorityMask>
      14:	00000000 	.word	0x00000000
      18:	e59ff00c 	ldr	pc, [pc, #12]	; 2c <VIC_SWPriorityMask+0x8>
      1c:	e59ff00c 	ldr	pc, [pc, #12]	; 30 <VIC_SWPriorityMask+0xc>
      20:	00000300 	.word	0x00000300
      24:	0000038c 	.word	0x0000038c
      28:	000003fc 	.word	0x000003fc
      2c:	000003ac 	.word	0x000003ac
      30:	000003f4 	.word	0x000003f4
	...

00000300 <reset_handler>:
     300:	e59f0088 	ldr	r0, [pc, #136]	; 390 <trap+0x4>
     304:	e321f0db 	msr	CPSR_c, #219	; 0xdb
     308:	e1a0d000 	mov	sp, r0
     30c:	e2400000 	sub	r0, r0, #0
     310:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
     314:	e1a0d000 	mov	sp, r0
     318:	e2400000 	sub	r0, r0, #0
     31c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
     320:	e1a0d000 	mov	sp, r0
     324:	e2400010 	sub	r0, r0, #16
     328:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
     32c:	e1a0d000 	mov	sp, r0
     330:	e2400c01 	sub	r0, r0, #256	; 0x100
     334:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
     338:	e1a0d000 	mov	sp, r0
     33c:	e2400c01 	sub	r0, r0, #256	; 0x100
     340:	e321f0d0 	msr	CPSR_c, #208	; 0xd0
     344:	e1a0d000 	mov	sp, r0
     348:	e24dab02 	sub	sl, sp, #2048	; 0x800
     34c:	e59f1040 	ldr	r1, [pc, #64]	; 394 <trap+0x8>
     350:	e59f2040 	ldr	r2, [pc, #64]	; 398 <trap+0xc>
     354:	e59f3040 	ldr	r3, [pc, #64]	; 39c <trap+0x10>
     358:	e1520003 	cmp	r2, r3
     35c:	34910004 	ldrcc	r0, [r1], #4
     360:	34820004 	strcc	r0, [r2], #4
     364:	3afffffb 	bcc	358 <reset_handler+0x58>
     368:	e3a00000 	mov	r0, #0
     36c:	e59f102c 	ldr	r1, [pc, #44]	; 3a0 <trap+0x14>
     370:	e59f202c 	ldr	r2, [pc, #44]	; 3a4 <trap+0x18>
     374:	e1510002 	cmp	r1, r2
     378:	34810004 	strcc	r0, [r1], #4
     37c:	3afffffc 	bcc	374 <reset_handler+0x74>
     380:	e59f0020 	ldr	r0, [pc, #32]	; 3a8 <trap+0x1c>
     384:	e1a0e00f 	mov	lr, pc
     388:	e12fff10 	bx	r0

0000038c <trap>:
     38c:	eafffffe 	b	38c <trap>
     390:	40001108 	.word	0x40001108
     394:	00003158 	.word	0x00003158
     398:	40000000 	.word	0x40000000
     39c:	4000059c 	.word	0x4000059c
     3a0:	400005a0 	.word	0x400005a0
     3a4:	400006f8 	.word	0x400006f8
     3a8:	000007bd 	.word	0x000007bd

000003ac <irq_handler>:
     3ac:	e24ee004 	sub	lr, lr, #4
     3b0:	e92d4000 	stmfd	sp!, {lr}
     3b4:	e14fe000 	mrs	lr, SPSR
     3b8:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
     3bc:	e59f002c 	ldr	r0, [pc, #44]	; 3f0 <irq_handler+0x44>
     3c0:	e5900f00 	ldr	r0, [r0, #3840]	; 0xf00
     3c4:	e321f013 	msr	CPSR_c, #19
     3c8:	e92d4000 	stmfd	sp!, {lr}
     3cc:	e1a0e00f 	mov	lr, pc
     3d0:	e12fff10 	bx	r0
     3d4:	e8bd4000 	ldmfd	sp!, {lr}
     3d8:	e321f092 	msr	CPSR_c, #146	; 0x92
     3dc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
     3e0:	e16ff00e 	msr	SPSR_fsxc, lr
     3e4:	e59fe004 	ldr	lr, [pc, #4]	; 3f0 <irq_handler+0x44>
     3e8:	e58eef00 	str	lr, [lr, #3840]	; 0xf00
     3ec:	e8fd8000 	ldm	sp!, {pc}^
     3f0:	fffff000 	.word	0xfffff000

000003f4 <fiq_handler>:
     3f4:	e24ee004 	sub	lr, lr, #4
     3f8:	e1b0f00e 	movs	pc, lr

000003fc <swi_handler>:
     3fc:	e14fc000 	mrs	ip, SPSR
     400:	e31c0020 	tst	ip, #32
     404:	115ec0b2 	ldrhne	ip, [lr, #-2]
     408:	051ec004 	ldreq	ip, [lr, #-4]
     40c:	e20cc0ff 	and	ip, ip, #255	; 0xff
     410:	e35c0007 	cmp	ip, #7
     414:	379ff10c 	ldrcc	pc, [pc, ip, lsl #2]
     418:	e1b0f00e 	movs	pc, lr
     41c:	00000438 	.word	0x00000438
     420:	00000448 	.word	0x00000448
     424:	00000458 	.word	0x00000458
     428:	0000047c 	.word	0x0000047c
     42c:	000004b4 	.word	0x000004b4
     430:	000004d4 	.word	0x000004d4
     434:	000004e4 	.word	0x000004e4

00000438 <irq_disable>:
     438:	e14f0000 	mrs	r0, SPSR
     43c:	e38000c0 	orr	r0, r0, #192	; 0xc0
     440:	e161f000 	msr	SPSR_c, r0
     444:	e1b0f00e 	movs	pc, lr

00000448 <irq_enable>:
     448:	e14f0000 	mrs	r0, SPSR
     44c:	e3c000c0 	bic	r0, r0, #192	; 0xc0
     450:	e161f000 	msr	SPSR_c, r0
     454:	e1b0f00e 	movs	pc, lr

00000458 <clear_vect>:
     458:	e59fc094 	ldr	ip, [pc, #148]	; 4f4 <store_fiq+0x10>
     45c:	e3e00000 	mvn	r0, #0
     460:	e58c0014 	str	r0, [ip, #20]
     464:	e1a00820 	lsr	r0, r0, #16
     468:	e58c0024 	str	r0, [ip, #36]	; 0x24
     46c:	e3a00001 	mov	r0, #1
     470:	e58c0020 	str	r0, [ip, #32]
     474:	e58c0f00 	str	r0, [ip, #3840]	; 0xf00
     478:	e1b0f00e 	movs	pc, lr

0000047c <reg_irq>:
     47c:	e3500020 	cmp	r0, #32
     480:	21b0f00e 	movscs	pc, lr
     484:	e59fc06c 	ldr	ip, [pc, #108]	; 4f8 <store_fiq+0x14>
     488:	e78c1100 	str	r1, [ip, r0, lsl #2]
     48c:	e59fc068 	ldr	ip, [pc, #104]	; 4fc <store_fiq+0x18>
     490:	e78c2100 	str	r2, [ip, r0, lsl #2]
     494:	e3a01001 	mov	r1, #1
     498:	e1a01011 	lsl	r1, r1, r0
     49c:	e59fc050 	ldr	ip, [pc, #80]	; 4f4 <store_fiq+0x10>
     4a0:	e59c200c 	ldr	r2, [ip, #12]
     4a4:	e1c22001 	bic	r2, r2, r1
     4a8:	e58c200c 	str	r2, [ip, #12]
     4ac:	e58c1010 	str	r1, [ip, #16]
     4b0:	e1b0f00e 	movs	pc, lr

000004b4 <sel_fiq>:
     4b4:	e3500020 	cmp	r0, #32
     4b8:	21b0f00e 	movscs	pc, lr
     4bc:	e59fc030 	ldr	ip, [pc, #48]	; 4f4 <store_fiq+0x10>
     4c0:	e3a01001 	mov	r1, #1
     4c4:	e1a01011 	lsl	r1, r1, r0
     4c8:	e58c100c 	str	r1, [ip, #12]
     4cc:	e58c1010 	str	r1, [ip, #16]
     4d0:	e1b0f00e 	movs	pc, lr

000004d4 <load_fiq>:
     4d4:	e321f051 	msr	CPSR_c, #81	; 0x51
     4d8:	e8b01f00 	ldm	r0!, {r8, r9, sl, fp, ip}
     4dc:	e321f013 	msr	CPSR_c, #19
     4e0:	e1b0f00e 	movs	pc, lr

000004e4 <store_fiq>:
     4e4:	e321f051 	msr	CPSR_c, #81	; 0x51
     4e8:	e8a01f00 	stmia	r0!, {r8, r9, sl, fp, ip}
     4ec:	e321f013 	msr	CPSR_c, #19
     4f0:	e1b0f00e 	movs	pc, lr
     4f4:	fffff000 	.word	0xfffff000
     4f8:	fffff100 	.word	0xfffff100
     4fc:	fffff200 	.word	0xfffff200

00000500 <Copy_un2al>:
     500:	e92d01f0 	push	{r4, r5, r6, r7, r8}
     504:	e211c003 	ands	ip, r1, #3
     508:	0a000012 	beq	558 <lb_align>
     50c:	e3c11003 	bic	r1, r1, #3
     510:	e1a0c18c 	lsl	ip, ip, #3
     514:	e26c8020 	rsb	r8, ip, #32
     518:	e8b10080 	ldm	r1!, {r7}
     51c:	e1a03007 	mov	r3, r7
     520:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
     524:	e1a03c33 	lsr	r3, r3, ip
     528:	e1833814 	orr	r3, r3, r4, lsl r8
     52c:	e1a04c34 	lsr	r4, r4, ip
     530:	e1844815 	orr	r4, r4, r5, lsl r8
     534:	e1a05c35 	lsr	r5, r5, ip
     538:	e1855816 	orr	r5, r5, r6, lsl r8
     53c:	e1a06c36 	lsr	r6, r6, ip
     540:	e1866817 	orr	r6, r6, r7, lsl r8
     544:	e2522010 	subs	r2, r2, #16
     548:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
     54c:	1afffff2 	bne	51c <Copy_un2al+0x1c>
     550:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
     554:	e12fff1e 	bx	lr

00000558 <lb_align>:
     558:	e8b10078 	ldm	r1!, {r3, r4, r5, r6}
     55c:	e2522010 	subs	r2, r2, #16
     560:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
     564:	1afffffb 	bne	558 <lb_align>
     568:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
     56c:	e12fff1e 	bx	lr

00000570 <Copy_al2un>:
     570:	e92d01f0 	push	{r4, r5, r6, r7, r8}
     574:	e210c003 	ands	ip, r0, #3
     578:	0a000021 	beq	604 <sb_align>
     57c:	e1a0c18c 	lsl	ip, ip, #3
     580:	e26c8020 	rsb	r8, ip, #32
     584:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
     588:	e4c04001 	strb	r4, [r0], #1
     58c:	e1a04424 	lsr	r4, r4, #8
     590:	e3100003 	tst	r0, #3
     594:	1afffffb 	bne	588 <Copy_al2un+0x18>
     598:	e1844c15 	orr	r4, r4, r5, lsl ip
     59c:	e1a05835 	lsr	r5, r5, r8
     5a0:	e1855c16 	orr	r5, r5, r6, lsl ip
     5a4:	e1a06836 	lsr	r6, r6, r8
     5a8:	e1866c17 	orr	r6, r6, r7, lsl ip
     5ac:	e2522010 	subs	r2, r2, #16
     5b0:	e8a00070 	stmia	r0!, {r4, r5, r6}
     5b4:	e1a03007 	mov	r3, r7
     5b8:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
     5bc:	e1a03833 	lsr	r3, r3, r8
     5c0:	e1833c14 	orr	r3, r3, r4, lsl ip
     5c4:	e1a04834 	lsr	r4, r4, r8
     5c8:	e1844c15 	orr	r4, r4, r5, lsl ip
     5cc:	e1a05835 	lsr	r5, r5, r8
     5d0:	e1855c16 	orr	r5, r5, r6, lsl ip
     5d4:	e1a06836 	lsr	r6, r6, r8
     5d8:	e1866c17 	orr	r6, r6, r7, lsl ip
     5dc:	e2522010 	subs	r2, r2, #16
     5e0:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
     5e4:	1afffff2 	bne	5b4 <Copy_al2un+0x44>
     5e8:	e1a07837 	lsr	r7, r7, r8
     5ec:	e25cc008 	subs	ip, ip, #8
     5f0:	e4c07001 	strb	r7, [r0], #1
     5f4:	e1a07427 	lsr	r7, r7, #8
     5f8:	1afffffb 	bne	5ec <Copy_al2un+0x7c>
     5fc:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
     600:	e12fff1e 	bx	lr

00000604 <sb_align>:
     604:	e8b10078 	ldm	r1!, {r3, r4, r5, r6}
     608:	e2522010 	subs	r2, r2, #16
     60c:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
     610:	1afffffb 	bne	604 <sb_align>
     614:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
     618:	e12fff1e 	bx	lr

0000061c <gpio_init>:
uint8_t getflag =0;
uint64_t curr_big;
uint16_t volts, curr;
void gpio_init (void)
{	
	SCS |= 1;
     61c:	2301      	movs	r3, #1
     61e:	4a0e      	ldr	r2, [pc, #56]	; (658 <gpio_init+0x3c>)
     620:	6811      	ldr	r1, [r2, #0]
     622:	430b      	orrs	r3, r1
     624:	6013      	str	r3, [r2, #0]
	FIO2MASK = 0;
     626:	2200      	movs	r2, #0
     628:	4b0c      	ldr	r3, [pc, #48]	; (65c <gpio_init+0x40>)
     62a:	601a      	str	r2, [r3, #0]
	/* Leds to output */
	FIO2DIR |= (1 << LED1) | (1 << LED2);
     62c:	2303      	movs	r3, #3
     62e:	490c      	ldr	r1, [pc, #48]	; (660 <gpio_init+0x44>)
     630:	6808      	ldr	r0, [r1, #0]
     632:	4303      	orrs	r3, r0
     634:	600b      	str	r3, [r1, #0]

	/* FIO1MASK = 0xFFFFFFFF & (0 << DAC) | (0 << ADC); */
	FIO1MASK = 0;
     636:	4b0b      	ldr	r3, [pc, #44]	; (664 <gpio_init+0x48>)
     638:	601a      	str	r2, [r3, #0]
	FIO1DIR |=  (1 << DAC) | (1 << ADC) | (1 << ADC_DIN) | (1 << ADC_SCLK);	/*  Slave select pins  */
     63a:	4b0b      	ldr	r3, [pc, #44]	; (668 <gpio_init+0x4c>)
     63c:	4a0b      	ldr	r2, [pc, #44]	; (66c <gpio_init+0x50>)
     63e:	6819      	ldr	r1, [r3, #0]
     640:	430a      	orrs	r2, r1
     642:	601a      	str	r2, [r3, #0]
	FIO1DIR &= ~(1 << ADC_DOUT);
     644:	490a      	ldr	r1, [pc, #40]	; (670 <gpio_init+0x54>)
     646:	681a      	ldr	r2, [r3, #0]
     648:	400a      	ands	r2, r1
     64a:	601a      	str	r2, [r3, #0]
	/* FIO1DIR |=  (1 << DAC) | (1 << ADC);[> 	Slave select pins  <] */
	FIO1SET |= (1 << ADC) | (1 << DAC) | (1 << ADC_SCLK);	 /*  Set hight level  */
     64c:	4a09      	ldr	r2, [pc, #36]	; (674 <gpio_init+0x58>)
     64e:	4b0a      	ldr	r3, [pc, #40]	; (678 <gpio_init+0x5c>)
     650:	6811      	ldr	r1, [r2, #0]
     652:	430b      	orrs	r3, r1
     654:	6013      	str	r3, [r2, #0]
}
     656:	4770      	bx	lr
     658:	e01fc1a0 	.word	0xe01fc1a0
     65c:	3fffc050 	.word	0x3fffc050
     660:	3fffc040 	.word	0x3fffc040
     664:	3fffc030 	.word	0x3fffc030
     668:	3fffc020 	.word	0x3fffc020
     66c:	21140000 	.word	0x21140000
     670:	ff7fffff 	.word	0xff7fffff
     674:	3fffc038 	.word	0x3fffc038
     678:	20140000 	.word	0x20140000

0000067c <led_set>:
void led_set(uint8_t led)
{
	FIO2SET |= (1 << led);
     67c:	2301      	movs	r3, #1
     67e:	4083      	lsls	r3, r0
     680:	4a02      	ldr	r2, [pc, #8]	; (68c <led_set+0x10>)
     682:	6811      	ldr	r1, [r2, #0]
     684:	430b      	orrs	r3, r1
     686:	6013      	str	r3, [r2, #0]
}
     688:	4770      	bx	lr
     68a:	46c0      	nop			; (mov r8, r8)
     68c:	3fffc058 	.word	0x3fffc058

00000690 <led_clear>:
void led_clear(uint8_t led)
{
	FIO2CLR |= (1 << led);
     690:	2301      	movs	r3, #1
     692:	4083      	lsls	r3, r0
     694:	4a02      	ldr	r2, [pc, #8]	; (6a0 <led_clear+0x10>)
     696:	6811      	ldr	r1, [r2, #0]
     698:	430b      	orrs	r3, r1
     69a:	6013      	str	r3, [r2, #0]
}
     69c:	4770      	bx	lr
     69e:	46c0      	nop			; (mov r8, r8)
     6a0:	3fffc05c 	.word	0x3fffc05c

000006a4 <gpio_set>:
void gpio_set(uint8_t port, uint8_t pin)
{
	switch (port)
     6a4:	2801      	cmp	r0, #1
     6a6:	d00b      	beq.n	6c0 <gpio_set+0x1c>
     6a8:	2800      	cmp	r0, #0
     6aa:	d002      	beq.n	6b2 <gpio_set+0xe>
     6ac:	2802      	cmp	r0, #2
     6ae:	d00d      	beq.n	6cc <gpio_set+0x28>
			FIO2SET |= (1 << pin);
			break;
		default:
			break;	
	}
}
     6b0:	4770      	bx	lr
			FIO0SET |= (1 << pin);
     6b2:	4a07      	ldr	r2, [pc, #28]	; (6d0 <gpio_set+0x2c>)
			FIO2SET |= (1 << pin);
     6b4:	2301      	movs	r3, #1
     6b6:	408b      	lsls	r3, r1
     6b8:	6810      	ldr	r0, [r2, #0]
     6ba:	4303      	orrs	r3, r0
     6bc:	6013      	str	r3, [r2, #0]
}
     6be:	e7f7      	b.n	6b0 <gpio_set+0xc>
			FIO1SET |= (1 << pin);
     6c0:	4088      	lsls	r0, r1
     6c2:	4b04      	ldr	r3, [pc, #16]	; (6d4 <gpio_set+0x30>)
     6c4:	681a      	ldr	r2, [r3, #0]
     6c6:	4310      	orrs	r0, r2
     6c8:	6018      	str	r0, [r3, #0]
			break;
     6ca:	e7f1      	b.n	6b0 <gpio_set+0xc>
			FIO2SET |= (1 << pin);
     6cc:	4a02      	ldr	r2, [pc, #8]	; (6d8 <gpio_set+0x34>)
     6ce:	e7f1      	b.n	6b4 <gpio_set+0x10>
     6d0:	3fffc018 	.word	0x3fffc018
     6d4:	3fffc038 	.word	0x3fffc038
     6d8:	3fffc058 	.word	0x3fffc058

000006dc <gpio_clear>:
void gpio_clear(uint8_t port, uint8_t pin)
{
	switch (port)
     6dc:	2801      	cmp	r0, #1
     6de:	d00b      	beq.n	6f8 <gpio_clear+0x1c>
     6e0:	2800      	cmp	r0, #0
     6e2:	d002      	beq.n	6ea <gpio_clear+0xe>
     6e4:	2802      	cmp	r0, #2
     6e6:	d00d      	beq.n	704 <gpio_clear+0x28>
			FIO2CLR |= (1 << pin);
			break;
		default:
			break;	
	}
}
     6e8:	4770      	bx	lr
			FIO0CLR |= (1 << pin);
     6ea:	4a07      	ldr	r2, [pc, #28]	; (708 <gpio_clear+0x2c>)
			FIO2CLR |= (1 << pin);
     6ec:	2301      	movs	r3, #1
     6ee:	408b      	lsls	r3, r1
     6f0:	6810      	ldr	r0, [r2, #0]
     6f2:	4303      	orrs	r3, r0
     6f4:	6013      	str	r3, [r2, #0]
}
     6f6:	e7f7      	b.n	6e8 <gpio_clear+0xc>
			FIO1CLR |= (1 << pin);
     6f8:	4088      	lsls	r0, r1
     6fa:	4b04      	ldr	r3, [pc, #16]	; (70c <gpio_clear+0x30>)
     6fc:	681a      	ldr	r2, [r3, #0]
     6fe:	4310      	orrs	r0, r2
     700:	6018      	str	r0, [r3, #0]
			break;
     702:	e7f1      	b.n	6e8 <gpio_clear+0xc>
			FIO2CLR |= (1 << pin);
     704:	4a02      	ldr	r2, [pc, #8]	; (710 <gpio_clear+0x34>)
     706:	e7f1      	b.n	6ec <gpio_clear+0x10>
     708:	3fffc01c 	.word	0x3fffc01c
     70c:	3fffc03c 	.word	0x3fffc03c
     710:	3fffc05c 	.word	0x3fffc05c

00000714 <pll_init>:
void pll_init(void)
{
	// 1. Init OSC
	SCS = (1 << 5);
     714:	2220      	movs	r2, #32
     716:	4b1f      	ldr	r3, [pc, #124]	; (794 <pll_init+0x80>)
{
     718:	b570      	push	{r4, r5, r6, lr}
	SCS = (1 << 5);
     71a:	601a      	str	r2, [r3, #0]
	// 2.  Wait for OSC ready
	while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
     71c:	1892      	adds	r2, r2, r2
     71e:	6819      	ldr	r1, [r3, #0]
     720:	4211      	tst	r1, r2
     722:	d0fc      	beq.n	71e <pll_init+0xa>
	// 3. Disconnect PLL
	PLLCON = 1; 
	PLLFEED = 0xAA;
     724:	24aa      	movs	r4, #170	; 0xaa
	PLLFEED = 0x55;
     726:	2055      	movs	r0, #85	; 0x55
	PLLCON = 1; 
     728:	2101      	movs	r1, #1
	// 4. Disable PLL
	PLLCON = 0;
     72a:	2500      	movs	r5, #0
	PLLFEED = 0xAA;
     72c:	4b1a      	ldr	r3, [pc, #104]	; (798 <pll_init+0x84>)
	PLLCON = 1; 
     72e:	4a1b      	ldr	r2, [pc, #108]	; (79c <pll_init+0x88>)
     730:	6011      	str	r1, [r2, #0]
	PLLFEED = 0xAA;
     732:	601c      	str	r4, [r3, #0]
	PLLFEED = 0x55;
     734:	6018      	str	r0, [r3, #0]
	PLLCON = 0;
     736:	6015      	str	r5, [r2, #0]
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 5. Select source clock for PLL
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
     738:	4d19      	ldr	r5, [pc, #100]	; (7a0 <pll_init+0x8c>)
	PLLFEED = 0xAA;
     73a:	601c      	str	r4, [r3, #0]
	// 6. Set PLL settings 288 MHz
	PLLCFG = ((2 - 1) << 16) | (24 - 1);	/* Re-configure PLL */
     73c:	4e19      	ldr	r6, [pc, #100]	; (7a4 <pll_init+0x90>)
	PLLFEED = 0x55;
     73e:	6018      	str	r0, [r3, #0]
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
     740:	6029      	str	r1, [r5, #0]
	PLLCFG = ((2 - 1) << 16) | (24 - 1);	/* Re-configure PLL */
     742:	4d19      	ldr	r5, [pc, #100]	; (7a8 <pll_init+0x94>)
     744:	602e      	str	r6, [r5, #0]
	PLLFEED = 0xAA;
     746:	601c      	str	r4, [r3, #0]
	PLLFEED = 0x55;
     748:	6018      	str	r0, [r3, #0]
	// 7. Enable PLL
	PLLCON |= 1 << 0; 
     74a:	6815      	ldr	r5, [r2, #0]
     74c:	4329      	orrs	r1, r5
     74e:	6011      	str	r1, [r2, #0]
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 8. Wait for the PLL to achieve lock
	while ((PLLSTAT & (1 << 26)) == 0);	/* Wait for PLL locked */
     750:	2180      	movs	r1, #128	; 0x80
	PLLFEED = 0xAA;
     752:	601c      	str	r4, [r3, #0]
	PLLFEED = 0x55;
     754:	6018      	str	r0, [r3, #0]
	while ((PLLSTAT & (1 << 26)) == 0);	/* Wait for PLL locked */
     756:	4c15      	ldr	r4, [pc, #84]	; (7ac <pll_init+0x98>)
     758:	04c9      	lsls	r1, r1, #19
     75a:	6820      	ldr	r0, [r4, #0]
     75c:	4208      	tst	r0, r1
     75e:	d0fc      	beq.n	75a <pll_init+0x46>
	// 9. Set clk divider settings
	CCLKCFG   = 4-1;            // 1/4 Fpll - 72 MHz; 1/5 - 60
     760:	2003      	movs	r0, #3
     762:	4913      	ldr	r1, [pc, #76]	; (7b0 <pll_init+0x9c>)
     764:	6008      	str	r0, [r1, #0]
	//USBCLKCFG = 6-1;            // 1/6 Fpll - 48 MHz
	PCLKSEL0 = PCLKSEL1 = 0;    // other peripherals
     766:	2000      	movs	r0, #0
     768:	4912      	ldr	r1, [pc, #72]	; (7b4 <pll_init+0xa0>)
     76a:	4c13      	ldr	r4, [pc, #76]	; (7b8 <pll_init+0xa4>)
     76c:	6008      	str	r0, [r1, #0]
     76e:	6020      	str	r0, [r4, #0]


	PCLKSEL1 = 1 << 2;	//GPIO: 0 - 1/4; 1 - 1; 2 - 1/2; 3 - 1/8
     770:	3004      	adds	r0, #4
     772:	6008      	str	r0, [r1, #0]

	// 10. Connect the PLL
	PLLCON |= 1 << 1;
     774:	2102      	movs	r1, #2
     776:	6810      	ldr	r0, [r2, #0]
     778:	4301      	orrs	r1, r0
     77a:	6011      	str	r1, [r2, #0]
	PLLFEED = 0xAA;
     77c:	22aa      	movs	r2, #170	; 0xaa
     77e:	601a      	str	r2, [r3, #0]
	PLLFEED = 0x55;
     780:	3a55      	subs	r2, #85	; 0x55
     782:	601a      	str	r2, [r3, #0]

	ClearVector();			/* Initialie VIC */
     784:	f000 f830 	bl	7e8 <ClearVector>
	/* GPIOInit(); */
	IrqEnable();			/* Enable Irq */
     788:	f000 f82c 	bl	7e4 <IrqEnable>

}
     78c:	bc70      	pop	{r4, r5, r6}
     78e:	bc01      	pop	{r0}
     790:	4700      	bx	r0
     792:	46c0      	nop			; (mov r8, r8)
     794:	e01fc1a0 	.word	0xe01fc1a0
     798:	e01fc08c 	.word	0xe01fc08c
     79c:	e01fc080 	.word	0xe01fc080
     7a0:	e01fc10c 	.word	0xe01fc10c
     7a4:	00010017 	.word	0x00010017
     7a8:	e01fc084 	.word	0xe01fc084
     7ac:	e01fc088 	.word	0xe01fc088
     7b0:	e01fc104 	.word	0xe01fc104
     7b4:	e01fc1ac 	.word	0xe01fc1ac
     7b8:	e01fc1a8 	.word	0xe01fc1a8

000007bc <main>:


int main (void)
{
     7bc:	b510      	push	{r4, lr}
	uint16_t i, j, rise; 
	pll_init();
     7be:	f7ff ffa9 	bl	714 <pll_init>
	uart0_init();	
     7c2:	f000 f89d 	bl	900 <uart0_init>
	/* SPI0_init(); */
	timer0_init();
     7c6:	f000 fcd5 	bl	1174 <timer0_init>
	gpio_init();
     7ca:	f7ff ff27 	bl	61c <gpio_init>
	adc_init();
     7ce:	f000 fba4 	bl	f1a <adc_init>
	UART0_send("\nLPC initialized\n", 17);
     7d2:	2111      	movs	r1, #17
     7d4:	4801      	ldr	r0, [pc, #4]	; (7dc <main+0x20>)
     7d6:	f000 f90b 	bl	9f0 <UART0_send>
     7da:	e7fe      	b.n	7da <main+0x1e>
     7dc:	00002f99 	.word	0x00002f99

000007e0 <IrqDisable>:
     7e0:	df00      	svc	0
     7e2:	4770      	bx	lr

000007e4 <IrqEnable>:
     7e4:	df01      	svc	1
     7e6:	4770      	bx	lr

000007e8 <ClearVector>:
     7e8:	df02      	svc	2
     7ea:	4770      	bx	lr

000007ec <RegisterIrq>:
     7ec:	df03      	svc	3
     7ee:	4770      	bx	lr

000007f0 <SelectFiq>:
     7f0:	df04      	svc	4
     7f2:	4770      	bx	lr

000007f4 <LoadFiqRegs>:
     7f4:	df05      	svc	5
     7f6:	4770      	bx	lr

000007f8 <StoreFiqRegs>:
     7f8:	df06      	svc	6
     7fa:	4770      	bx	lr

000007fc <Isr_UART0>:
{

	uint8_t iir, d;
	int i;

	iir = U0LSR;		/* 	[> [> Get interrupt ID <] <] */
     7fc:	4b14      	ldr	r3, [pc, #80]	; (850 <USR_Stack_Size+0x50>)
     7fe:	681a      	ldr	r2, [r3, #0]
     800:	4b14      	ldr	r3, [pc, #80]	; (854 <USR_Stack_Size+0x54>)
	if(iir & 1 != 0)
	{	
		d = U0RBR;
     802:	681b      	ldr	r3, [r3, #0]
     804:	061b      	lsls	r3, r3, #24
{
     806:	b570      	push	{r4, r5, r6, lr}
		d = U0RBR;
     808:	0e1b      	lsrs	r3, r3, #24
	if(iir & 1 != 0)
     80a:	07d2      	lsls	r2, r2, #31
     80c:	d515      	bpl.n	83a <USR_Stack_Size+0x3a>
     80e:	4c12      	ldr	r4, [pc, #72]	; (858 <USR_Stack_Size+0x58>)
     810:	4812      	ldr	r0, [pc, #72]	; (85c <USR_Stack_Size+0x5c>)
		if (d == '\n')
     812:	2b0a      	cmp	r3, #10
     814:	d10d      	bne.n	832 <USR_Stack_Size+0x32>
		{
			resiever[rec_len++] = 0;	/* Make null-terminated string */
     816:	2500      	movs	r5, #0
     818:	7823      	ldrb	r3, [r4, #0]
     81a:	1c5a      	adds	r2, r3, #1
     81c:	7022      	strb	r2, [r4, #0]
     81e:	54c5      	strb	r5, [r0, r3]
			process_command(resiever);
     820:	f000 f9a2 	bl	b68 <process_command>
			rec_len = 0;
     824:	7025      	strb	r5, [r4, #0]
	}else if (d == 'O')
	{
		FIO2CLR = (1 << LED1) | (1 << LED2);

	}
	VICVectAddr = 0;
     826:	2200      	movs	r2, #0
     828:	4b0d      	ldr	r3, [pc, #52]	; (860 <USR_Stack_Size+0x60>)
     82a:	601a      	str	r2, [r3, #0]

}
     82c:	bc70      	pop	{r4, r5, r6}
     82e:	bc01      	pop	{r0}
     830:	4700      	bx	r0
			resiever[rec_len++] = d;
     832:	7822      	ldrb	r2, [r4, #0]
     834:	1c51      	adds	r1, r2, #1
     836:	7021      	strb	r1, [r4, #0]
     838:	5483      	strb	r3, [r0, r2]
	if (d == 'L')
     83a:	2b4c      	cmp	r3, #76	; 0x4c
     83c:	d103      	bne.n	846 <USR_Stack_Size+0x46>
		FIO2SET = (1 << LED1) | (1 << LED2);
     83e:	2203      	movs	r2, #3
     840:	4b08      	ldr	r3, [pc, #32]	; (864 <USR_Stack_Size+0x64>)
		FIO2CLR = (1 << LED1) | (1 << LED2);
     842:	601a      	str	r2, [r3, #0]
     844:	e7ef      	b.n	826 <USR_Stack_Size+0x26>
	}else if (d == 'O')
     846:	2b4f      	cmp	r3, #79	; 0x4f
     848:	d1ed      	bne.n	826 <USR_Stack_Size+0x26>
		FIO2CLR = (1 << LED1) | (1 << LED2);
     84a:	2203      	movs	r2, #3
     84c:	4b06      	ldr	r3, [pc, #24]	; (868 <USR_Stack_Size+0x68>)
     84e:	e7f8      	b.n	842 <USR_Stack_Size+0x42>
     850:	e000c014 	.word	0xe000c014
     854:	e000c000 	.word	0xe000c000
     858:	400005a2 	.word	0x400005a2
     85c:	400006c4 	.word	0x400006c4
     860:	ffffff00 	.word	0xffffff00
     864:	3fffc058 	.word	0x3fffc058
     868:	3fffc05c 	.word	0x3fffc05c

0000086c <uart0_test>:


int uart0_test (void)
{
	return RxBuff0.ct;
     86c:	4b01      	ldr	r3, [pc, #4]	; (874 <uart0_test+0x8>)
     86e:	88d8      	ldrh	r0, [r3, #6]
}
     870:	4770      	bx	lr
     872:	46c0      	nop			; (mov r8, r8)
     874:	400005a2 	.word	0x400005a2

00000878 <uart0_getc>:
{
	uint8_t d;
	int i;

	/* Wait while Rx buffer is empty */
	while (!RxBuff0.ct) ;
     878:	4b0b      	ldr	r3, [pc, #44]	; (8a8 <uart0_getc+0x30>)
     87a:	3302      	adds	r3, #2
     87c:	889a      	ldrh	r2, [r3, #4]
     87e:	2a00      	cmp	r2, #0
     880:	d0fc      	beq.n	87c <uart0_getc+0x4>

	i = RxBuff0.ri;	/* Get a byte from Rx buffer */
     882:	881a      	ldrh	r2, [r3, #0]
	d = RxBuff0.buff[i++];
     884:	1899      	adds	r1, r3, r2
     886:	7988      	ldrb	r0, [r1, #6]
	RxBuff0.ri = i % UART0_RXB;
     888:	217f      	movs	r1, #127	; 0x7f
	d = RxBuff0.buff[i++];
     88a:	3201      	adds	r2, #1
	RxBuff0.ri = i % UART0_RXB;
     88c:	400a      	ands	r2, r1
     88e:	801a      	strh	r2, [r3, #0]
	U0IER = 0;		/* Disable interrupts */
     890:	2200      	movs	r2, #0
     892:	4906      	ldr	r1, [pc, #24]	; (8ac <uart0_getc+0x34>)
     894:	600a      	str	r2, [r1, #0]
	RxBuff0.ct--;
     896:	889a      	ldrh	r2, [r3, #4]
     898:	3a01      	subs	r2, #1
     89a:	0412      	lsls	r2, r2, #16
     89c:	0c12      	lsrs	r2, r2, #16
     89e:	809a      	strh	r2, [r3, #4]
	U0IER = 0x07;	/* Reenable interrupt */
     8a0:	2307      	movs	r3, #7
     8a2:	600b      	str	r3, [r1, #0]

	return d;
}
     8a4:	4770      	bx	lr
     8a6:	46c0      	nop			; (mov r8, r8)
     8a8:	400005a2 	.word	0x400005a2
     8ac:	e000c004 	.word	0xe000c004

000008b0 <uart0_putc>:


void uart0_putc (uint8_t d)
{
     8b0:	b510      	push	{r4, lr}
	int i;

	/* Wait for Tx buffer ready */
	while (TxBuff0.ct >= UART0_TXB) ;
     8b2:	4b10      	ldr	r3, [pc, #64]	; (8f4 <uart0_putc+0x44>)
     8b4:	899a      	ldrh	r2, [r3, #12]
     8b6:	2a7f      	cmp	r2, #127	; 0x7f
     8b8:	d8fc      	bhi.n	8b4 <uart0_putc+0x4>

	U0IER = 0x05;		/* Disable Tx Interrupt */
     8ba:	2205      	movs	r2, #5
     8bc:	490e      	ldr	r1, [pc, #56]	; (8f8 <uart0_putc+0x48>)
     8be:	600a      	str	r2, [r1, #0]
	if (TxBuff0.act) {
     8c0:	89da      	ldrh	r2, [r3, #14]
     8c2:	2a00      	cmp	r2, #0
     8c4:	d010      	beq.n	8e8 <uart0_putc+0x38>
		i = TxBuff0.wi;	/* Put a byte into Tx byffer */
     8c6:	895a      	ldrh	r2, [r3, #10]
		TxBuff0.buff[i++] = d;
     8c8:	189c      	adds	r4, r3, r2
     8ca:	7420      	strb	r0, [r4, #16]
		TxBuff0.wi = i % UART0_TXB;
     8cc:	207f      	movs	r0, #127	; 0x7f
		TxBuff0.buff[i++] = d;
     8ce:	3201      	adds	r2, #1
		TxBuff0.wi = i % UART0_TXB;
     8d0:	4002      	ands	r2, r0
     8d2:	815a      	strh	r2, [r3, #10]
		TxBuff0.ct++;
     8d4:	899a      	ldrh	r2, [r3, #12]
     8d6:	3201      	adds	r2, #1
     8d8:	0412      	lsls	r2, r2, #16
     8da:	0c12      	lsrs	r2, r2, #16
     8dc:	819a      	strh	r2, [r3, #12]
	} else {
		U0THR = d;		/* Trigger Tx sequense */
		TxBuff0.act = 1;
	}
	U0IER = 0x07;		/* Reenable Tx Interrupt */
     8de:	2307      	movs	r3, #7
     8e0:	600b      	str	r3, [r1, #0]
}
     8e2:	bc10      	pop	{r4}
     8e4:	bc01      	pop	{r0}
     8e6:	4700      	bx	r0
		U0THR = d;		/* Trigger Tx sequense */
     8e8:	4a04      	ldr	r2, [pc, #16]	; (8fc <uart0_putc+0x4c>)
     8ea:	6010      	str	r0, [r2, #0]
		TxBuff0.act = 1;
     8ec:	2201      	movs	r2, #1
     8ee:	81da      	strh	r2, [r3, #14]
     8f0:	e7f5      	b.n	8de <uart0_putc+0x2e>
     8f2:	46c0      	nop			; (mov r8, r8)
     8f4:	40000622 	.word	0x40000622
     8f8:	e000c004 	.word	0xe000c004
     8fc:	e000c000 	.word	0xe000c000

00000900 <uart0_init>:


void uart0_init (void)
{
	//UART0
	PCONP |= 1 << PCUART0; // Питание на UART0
     900:	2308      	movs	r3, #8
     902:	4a16      	ldr	r2, [pc, #88]	; (95c <uart0_init+0x5c>)
     904:	6811      	ldr	r1, [r2, #0]
     906:	430b      	orrs	r3, r1
{
     908:	b510      	push	{r4, lr}
	PCONP |= 1 << PCUART0; // Питание на UART0
     90a:	6013      	str	r3, [r2, #0]
	//PCLKSEL0 |= 1 << PINSEL_UART0_0;      // PCLK = CCLK

	//8 bit lenght word,1 stop bit,disable parity generation,disable breake transmission, enable access to Divisor Latches
	U0LCR |= (1 << word_len_0)|(1 << word_len_1)|(1 << DLAB);
     90c:	2283      	movs	r2, #131	; 0x83
     90e:	4b14      	ldr	r3, [pc, #80]	; (960 <uart0_init+0x60>)
     910:	6819      	ldr	r1, [r3, #0]
     912:	430a      	orrs	r2, r1
	//f = 18 mGz,Baud = 115200.
	U0FDR = 0xC1;
     914:	21c1      	movs	r1, #193	; 0xc1
	U0LCR |= (1 << word_len_0)|(1 << word_len_1)|(1 << DLAB);
     916:	601a      	str	r2, [r3, #0]
	U0FDR = 0xC1;
     918:	4a12      	ldr	r2, [pc, #72]	; (964 <uart0_init+0x64>)
     91a:	6011      	str	r1, [r2, #0]
	U0DLL = 0x09;
     91c:	4a12      	ldr	r2, [pc, #72]	; (968 <uart0_init+0x68>)
     91e:	39b8      	subs	r1, #184	; 0xb8
     920:	6011      	str	r1, [r2, #0]
	U0DLM = 0x00;
     922:	2100      	movs	r1, #0
	U0LCR &= ~(1 << DLAB);//DLAB = 0
     924:	2080      	movs	r0, #128	; 0x80
	U0DLM = 0x00;
     926:	4a11      	ldr	r2, [pc, #68]	; (96c <uart0_init+0x6c>)
     928:	6011      	str	r1, [r2, #0]
	U0LCR &= ~(1 << DLAB);//DLAB = 0
     92a:	6819      	ldr	r1, [r3, #0]
     92c:	4381      	bics	r1, r0
     92e:	6019      	str	r1, [r3, #0]

	//UART FIFO Нужно ли оно?
	U0FCR |= ((1 << FIFO_Enable )|(1 << RX_FIFO_Reset)|(1 << TX_FIFO_Reset));//Enable and reset TX and RX FIFO
     930:	2307      	movs	r3, #7
     932:	490f      	ldr	r1, [pc, #60]	; (970 <uart0_init+0x70>)
     934:	6808      	ldr	r0, [r1, #0]
     936:	4303      	orrs	r3, r0
     938:	600b      	str	r3, [r1, #0]

	//Настройка ножек мк: P0(2) - TxD,P0(3) - RxD.
	//P0.02,P0.03 - pull-up mode
	PINSEL0 |= (1 << 4)|(1 << 6);
     93a:	2350      	movs	r3, #80	; 0x50
     93c:	490d      	ldr	r1, [pc, #52]	; (974 <uart0_init+0x74>)
     93e:	6808      	ldr	r0, [r1, #0]
     940:	4303      	orrs	r3, r0
     942:	600b      	str	r3, [r1, #0]

	//Interrupts
	/* InstallIRQ( UART0_INT, (void *)UART0_INT_Handler, 0x0E); */
	/* U0IER |= ((1 << RBR_Enable )|(1 << THRE_Enable)|(1 << RLS_Enable));[> Enable UART0 interrupt <] */
	U0IER |= (1 << RBR_Enable );/* Enable UART0 interrupt */
     944:	2301      	movs	r3, #1
     946:	6811      	ldr	r1, [r2, #0]
     948:	430b      	orrs	r3, r1
     94a:	6013      	str	r3, [r2, #0]
	/* [> Enable Tx/Rx/Error interrupts <] */
	RegisterIrq(UART0_IRQn, (void *)Isr_UART0, PRI_LOWEST);
     94c:	490a      	ldr	r1, [pc, #40]	; (978 <uart0_init+0x78>)
     94e:	220f      	movs	r2, #15
     950:	2006      	movs	r0, #6
     952:	f7ff ff4b 	bl	7ec <RegisterIrq>

}
     956:	bc10      	pop	{r4}
     958:	bc01      	pop	{r0}
     95a:	4700      	bx	r0
     95c:	e01fc0c4 	.word	0xe01fc0c4
     960:	e000c00c 	.word	0xe000c00c
     964:	e000c028 	.word	0xe000c028
     968:	e000c000 	.word	0xe000c000
     96c:	e000c004 	.word	0xe000c004
     970:	e000c008 	.word	0xe000c008
     974:	e002c000 	.word	0xe002c000
     978:	000007fd 	.word	0x000007fd

0000097c <hex_to_int>:


uint16_t hex_to_int(uint8_t c){
	uint16_t first = c / 16 - 3;
	uint16_t second = c % 16;
	uint16_t result = first*10 + second;
     97c:	230a      	movs	r3, #10
	uint16_t first = c / 16 - 3;
     97e:	0902      	lsrs	r2, r0, #4
     980:	3a03      	subs	r2, #3
	uint16_t result = first*10 + second;
     982:	4353      	muls	r3, r2
	uint16_t second = c % 16;
     984:	220f      	movs	r2, #15
     986:	4010      	ands	r0, r2
	uint16_t result = first*10 + second;
     988:	18c0      	adds	r0, r0, r3
     98a:	0400      	lsls	r0, r0, #16
     98c:	0c00      	lsrs	r0, r0, #16
	if(result > 9) result--;
     98e:	2809      	cmp	r0, #9
     990:	d902      	bls.n	998 <hex_to_int+0x1c>
     992:	3801      	subs	r0, #1
     994:	0400      	lsls	r0, r0, #16
     996:	0c00      	lsrs	r0, r0, #16
	return result;
}
     998:	4770      	bx	lr

0000099a <hex_to_ascii>:

uint16_t hex_to_ascii(uint16_t c){
     99a:	b570      	push	{r4, r5, r6, lr}
     99c:	0004      	movs	r4, r0
	uint16_t high = hex_to_int(c >> 8) * 16;
     99e:	0a00      	lsrs	r0, r0, #8
     9a0:	f7ff ffec 	bl	97c <hex_to_int>
     9a4:	0005      	movs	r5, r0
	uint16_t low = hex_to_int(c & 0xFF);
     9a6:	0620      	lsls	r0, r4, #24
     9a8:	0e00      	lsrs	r0, r0, #24
     9aa:	f7ff ffe7 	bl	97c <hex_to_int>
	uint16_t high = hex_to_int(c >> 8) * 16;
     9ae:	012d      	lsls	r5, r5, #4
	return high+low;
     9b0:	1940      	adds	r0, r0, r5
     9b2:	0400      	lsls	r0, r0, #16
     9b4:	0c00      	lsrs	r0, r0, #16
}
     9b6:	bc70      	pop	{r4, r5, r6}
     9b8:	bc02      	pop	{r1}
     9ba:	4708      	bx	r1

000009bc <UART0_send_byte>:
#endif
}
void UART0_send_byte(uint8_t byte)
{

	U0IER &= ~(1 << RBR_Enable );     // Disable RBR
     9bc:	2101      	movs	r1, #1
     9be:	4b09      	ldr	r3, [pc, #36]	; (9e4 <UART0_send_byte+0x28>)
     9c0:	681a      	ldr	r2, [r3, #0]
     9c2:	438a      	bics	r2, r1
{
     9c4:	b510      	push	{r4, lr}
	U0IER &= ~(1 << RBR_Enable );     // Disable RBR
     9c6:	601a      	str	r2, [r3, #0]
	while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
     9c8:	2220      	movs	r2, #32
     9ca:	4c07      	ldr	r4, [pc, #28]	; (9e8 <UART0_send_byte+0x2c>)
     9cc:	6821      	ldr	r1, [r4, #0]
     9ce:	4211      	tst	r1, r2
     9d0:	d0fc      	beq.n	9cc <UART0_send_byte+0x10>
	U0THR = byte;
     9d2:	4a06      	ldr	r2, [pc, #24]	; (9ec <UART0_send_byte+0x30>)
     9d4:	6010      	str	r0, [r2, #0]
	U0IER |= (1 << RBR_Enable );      // Re-enable RBR 
     9d6:	2201      	movs	r2, #1
     9d8:	6819      	ldr	r1, [r3, #0]
     9da:	430a      	orrs	r2, r1
     9dc:	601a      	str	r2, [r3, #0]
}
     9de:	bc10      	pop	{r4}
     9e0:	bc01      	pop	{r0}
     9e2:	4700      	bx	r0
     9e4:	e000c004 	.word	0xe000c004
     9e8:	e000c014 	.word	0xe000c014
     9ec:	e000c000 	.word	0xe000c000

000009f0 <UART0_send>:
void UART0_send(unsigned char *BufferPtr, unsigned short Length )
{
     9f0:	b570      	push	{r4, r5, r6, lr}
	U0IER &= ~(1 << RBR_Enable );     // Disable RBR
     9f2:	2401      	movs	r4, #1
     9f4:	4b0d      	ldr	r3, [pc, #52]	; (a2c <Stack_Size+0x1c>)
     9f6:	681a      	ldr	r2, [r3, #0]
     9f8:	43a2      	bics	r2, r4
     9fa:	601a      	str	r2, [r3, #0]

	while ( Length != 0 )
	{
		// THRE status, contain valid data 
		while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
		U0THR = *BufferPtr;// в сдвиговый регистр положить данные
     9fc:	4d0c      	ldr	r5, [pc, #48]	; (a30 <Stack_Size+0x20>)
     9fe:	001a      	movs	r2, r3
		while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
     a00:	4b0c      	ldr	r3, [pc, #48]	; (a34 <Stack_Size+0x24>)
     a02:	341f      	adds	r4, #31
	while ( Length != 0 )
     a04:	2900      	cmp	r1, #0
     a06:	d106      	bne.n	a16 <Stack_Size+0x6>
		BufferPtr++;
		Length--;
	}
	U0IER |= (1 << RBR_Enable );      // Re-enable RBR 
     a08:	2301      	movs	r3, #1
     a0a:	6811      	ldr	r1, [r2, #0]
     a0c:	430b      	orrs	r3, r1
     a0e:	6013      	str	r3, [r2, #0]

	return;
}
     a10:	bc70      	pop	{r4, r5, r6}
     a12:	bc01      	pop	{r0}
     a14:	4700      	bx	r0
		while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
     a16:	681e      	ldr	r6, [r3, #0]
     a18:	4226      	tst	r6, r4
     a1a:	d0fc      	beq.n	a16 <Stack_Size+0x6>
		U0THR = *BufferPtr;// в сдвиговый регистр положить данные
     a1c:	7806      	ldrb	r6, [r0, #0]
		Length--;
     a1e:	3901      	subs	r1, #1
     a20:	0409      	lsls	r1, r1, #16
		U0THR = *BufferPtr;// в сдвиговый регистр положить данные
     a22:	602e      	str	r6, [r5, #0]
		BufferPtr++;
     a24:	3001      	adds	r0, #1
		Length--;
     a26:	0c09      	lsrs	r1, r1, #16
     a28:	e7ec      	b.n	a04 <UART0_send+0x14>
     a2a:	46c0      	nop			; (mov r8, r8)
     a2c:	e000c004 	.word	0xe000c004
     a30:	e000c000 	.word	0xe000c000
     a34:	e000c014 	.word	0xe000c014

00000a38 <atof>:
	// This function stolen from either Rolf Neugebauer or Andrew Tolmach. 
	// Probably Rolf.
	double a = 0.0;
	int e = 0;
	int c;
	uint8_t neg_flag = 0;
     a38:	2200      	movs	r2, #0
{
     a3a:	b5f0      	push	{r4, r5, r6, r7, lr}
	if ((c = *s) == '-')
     a3c:	7803      	ldrb	r3, [r0, #0]
{
     a3e:	b085      	sub	sp, #20
	uint8_t neg_flag = 0;
     a40:	9202      	str	r2, [sp, #8]
	if ((c = *s) == '-')
     a42:	2b2d      	cmp	r3, #45	; 0x2d
     a44:	d102      	bne.n	a4c <atof+0x14>
	{
		neg_flag = 1;
     a46:	3b2c      	subs	r3, #44	; 0x2c
     a48:	9302      	str	r3, [sp, #8]
		*s++;
     a4a:	3001      	adds	r0, #1
	uint8_t neg_flag = 0;
     a4c:	2700      	movs	r7, #0
     a4e:	003e      	movs	r6, r7
	}
	while ((c = *s++) != '\0' && isdigit(c)) {
     a50:	1c43      	adds	r3, r0, #1
     a52:	9301      	str	r3, [sp, #4]
     a54:	7803      	ldrb	r3, [r0, #0]
     a56:	2b00      	cmp	r3, #0
     a58:	d029      	beq.n	aae <atof+0x76>
     a5a:	001c      	movs	r4, r3
     a5c:	3c30      	subs	r4, #48	; 0x30
     a5e:	2c09      	cmp	r4, #9
     a60:	d931      	bls.n	ac6 <atof+0x8e>
		a = a*10.0 + (c - '0');
	}
	if (c == '.') {
     a62:	2b2e      	cmp	r3, #46	; 0x2e
     a64:	d155      	bne.n	b12 <atof+0xda>
	while ((c = *s++) != '\0' && isdigit(c)) {
     a66:	9b01      	ldr	r3, [sp, #4]
     a68:	9a01      	ldr	r2, [sp, #4]
     a6a:	1ad4      	subs	r4, r2, r3
		while ((c = *s++) != '\0' && isdigit(c)) {
     a6c:	781a      	ldrb	r2, [r3, #0]
     a6e:	1c5d      	adds	r5, r3, #1
     a70:	1e13      	subs	r3, r2, #0
     a72:	d01a      	beq.n	aaa <atof+0x72>
     a74:	3a30      	subs	r2, #48	; 0x30
     a76:	9203      	str	r2, [sp, #12]
     a78:	2a09      	cmp	r2, #9
     a7a:	d937      	bls.n	aec <atof+0xb4>
			a = a*10.0 + (c - '0');
			e = e-1;
		}
	}
	if (c == 'e' || c == 'E') {
     a7c:	2b65      	cmp	r3, #101	; 0x65
     a7e:	d001      	beq.n	a84 <atof+0x4c>
     a80:	2b45      	cmp	r3, #69	; 0x45
     a82:	d112      	bne.n	aaa <atof+0x72>
		int sign = 1;
		int i = 0;
		c = *s++;
     a84:	782b      	ldrb	r3, [r5, #0]
		if (c == '+')
     a86:	2b2b      	cmp	r3, #43	; 0x2b
     a88:	d146      	bne.n	b18 <atof+0xe0>
			c = *s++;
     a8a:	786b      	ldrb	r3, [r5, #1]
     a8c:	1caa      	adds	r2, r5, #2
		int sign = 1;
     a8e:	2001      	movs	r0, #1
     a90:	2100      	movs	r1, #0
		else if (c == '-') {
			c = *s++;
			sign = -1;
		}
		while (isdigit(c)) {
			i = i*10 + (c - '0');
     a92:	250a      	movs	r5, #10
		while (isdigit(c)) {
     a94:	3b30      	subs	r3, #48	; 0x30
     a96:	2b09      	cmp	r3, #9
     a98:	d947      	bls.n	b2a <atof+0xf2>
			c = *s++;
		}
		e += i*sign;
     a9a:	4341      	muls	r1, r0
     a9c:	190c      	adds	r4, r1, r4
     a9e:	0025      	movs	r5, r4
	}
	while (e > 0) {
     aa0:	2d00      	cmp	r5, #0
     aa2:	dc47      	bgt.n	b34 <atof+0xfc>
     aa4:	43e3      	mvns	r3, r4
     aa6:	17db      	asrs	r3, r3, #31
     aa8:	439c      	bics	r4, r3
		a *= 10.0;
		e--;
	}
	while (e < 0) {
     aaa:	2c00      	cmp	r4, #0
     aac:	d14c      	bne.n	b48 <atof+0x110>
		a *= 0.1;
		e++;
	}
	if (neg_flag == 1)
     aae:	9b02      	ldr	r3, [sp, #8]
     ab0:	2b01      	cmp	r3, #1
     ab2:	d102      	bne.n	aba <atof+0x82>
		a = a*(-1);
     ab4:	2380      	movs	r3, #128	; 0x80
     ab6:	061b      	lsls	r3, r3, #24
     ab8:	18f6      	adds	r6, r6, r3
	return a;
}
     aba:	0038      	movs	r0, r7
     abc:	0031      	movs	r1, r6
     abe:	b005      	add	sp, #20
     ac0:	bcf0      	pop	{r4, r5, r6, r7}
     ac2:	bc04      	pop	{r2}
     ac4:	4710      	bx	r2
		a = a*10.0 + (c - '0');
     ac6:	2200      	movs	r2, #0
     ac8:	4b24      	ldr	r3, [pc, #144]	; (b5c <atof+0x124>)
     aca:	0038      	movs	r0, r7
     acc:	0031      	movs	r1, r6
     ace:	f002 f9cd 	bl	2e6c <____aeabi_dmul_from_thumb>
     ad2:	0006      	movs	r6, r0
     ad4:	000f      	movs	r7, r1
     ad6:	0020      	movs	r0, r4
     ad8:	f002 f99e 	bl	2e18 <____aeabi_i2d_from_thumb>
     adc:	0032      	movs	r2, r6
     ade:	003b      	movs	r3, r7
     ae0:	f002 f9c0 	bl	2e64 <____aeabi_dadd_from_thumb>
     ae4:	0007      	movs	r7, r0
     ae6:	000e      	movs	r6, r1
	while ((c = *s++) != '\0' && isdigit(c)) {
     ae8:	9801      	ldr	r0, [sp, #4]
     aea:	e7b1      	b.n	a50 <atof+0x18>
			a = a*10.0 + (c - '0');
     aec:	2200      	movs	r2, #0
     aee:	4b1b      	ldr	r3, [pc, #108]	; (b5c <atof+0x124>)
     af0:	0038      	movs	r0, r7
     af2:	0031      	movs	r1, r6
     af4:	f002 f9ba 	bl	2e6c <____aeabi_dmul_from_thumb>
     af8:	0006      	movs	r6, r0
     afa:	000f      	movs	r7, r1
     afc:	9803      	ldr	r0, [sp, #12]
     afe:	f002 f98b 	bl	2e18 <____aeabi_i2d_from_thumb>
     b02:	003b      	movs	r3, r7
     b04:	0032      	movs	r2, r6
     b06:	f002 f9ad 	bl	2e64 <____aeabi_dadd_from_thumb>
		while ((c = *s++) != '\0' && isdigit(c)) {
     b0a:	002b      	movs	r3, r5
			a = a*10.0 + (c - '0');
     b0c:	0007      	movs	r7, r0
     b0e:	000e      	movs	r6, r1
     b10:	e7aa      	b.n	a68 <atof+0x30>
	while ((c = *s++) != '\0' && isdigit(c)) {
     b12:	9d01      	ldr	r5, [sp, #4]
	int e = 0;
     b14:	2400      	movs	r4, #0
     b16:	e7b1      	b.n	a7c <atof+0x44>
		else if (c == '-') {
     b18:	2b2d      	cmp	r3, #45	; 0x2d
     b1a:	d001      	beq.n	b20 <atof+0xe8>
		c = *s++;
     b1c:	1c6a      	adds	r2, r5, #1
     b1e:	e7b6      	b.n	a8e <atof+0x56>
			sign = -1;
     b20:	2001      	movs	r0, #1
			c = *s++;
     b22:	1caa      	adds	r2, r5, #2
     b24:	786b      	ldrb	r3, [r5, #1]
			sign = -1;
     b26:	4240      	negs	r0, r0
     b28:	e7b2      	b.n	a90 <atof+0x58>
			i = i*10 + (c - '0');
     b2a:	4369      	muls	r1, r5
     b2c:	1859      	adds	r1, r3, r1
			c = *s++;
     b2e:	7813      	ldrb	r3, [r2, #0]
     b30:	3201      	adds	r2, #1
     b32:	e7af      	b.n	a94 <atof+0x5c>
		a *= 10.0;
     b34:	0038      	movs	r0, r7
     b36:	0031      	movs	r1, r6
     b38:	2200      	movs	r2, #0
     b3a:	4b08      	ldr	r3, [pc, #32]	; (b5c <atof+0x124>)
     b3c:	f002 f996 	bl	2e6c <____aeabi_dmul_from_thumb>
		e--;
     b40:	3d01      	subs	r5, #1
		a *= 10.0;
     b42:	0007      	movs	r7, r0
     b44:	000e      	movs	r6, r1
     b46:	e7ab      	b.n	aa0 <atof+0x68>
		a *= 0.1;
     b48:	0038      	movs	r0, r7
     b4a:	0031      	movs	r1, r6
     b4c:	4a04      	ldr	r2, [pc, #16]	; (b60 <atof+0x128>)
     b4e:	4b05      	ldr	r3, [pc, #20]	; (b64 <atof+0x12c>)
     b50:	f002 f98c 	bl	2e6c <____aeabi_dmul_from_thumb>
		e++;
     b54:	3401      	adds	r4, #1
		a *= 0.1;
     b56:	0007      	movs	r7, r0
     b58:	000e      	movs	r6, r1
     b5a:	e7a6      	b.n	aaa <atof+0x72>
     b5c:	40240000 	.word	0x40240000
     b60:	9999999a 	.word	0x9999999a
     b64:	3fb99999 	.word	0x3fb99999

00000b68 <process_command>:
{
     b68:	b570      	push	{r4, r5, r6, lr}
		if(strncmp(cmd, "Z?", 2) == 0)
     b6a:	2202      	movs	r2, #2
     b6c:	495b      	ldr	r1, [pc, #364]	; (cdc <process_command+0x174>)
{
     b6e:	0005      	movs	r5, r0
		if(strncmp(cmd, "Z?", 2) == 0)
     b70:	f000 fdb2 	bl	16d8 <strncmp>
     b74:	2800      	cmp	r0, #0
     b76:	d106      	bne.n	b86 <process_command+0x1e>
		UART0_send("z\n", 2);
     b78:	4859      	ldr	r0, [pc, #356]	; (ce0 <process_command+0x178>)
     b7a:	2102      	movs	r1, #2
     b7c:	f7ff ff38 	bl	9f0 <UART0_send>
		led_set(LED2);
     b80:	2001      	movs	r0, #1
     b82:	f7ff fd7b 	bl	67c <led_set>
	if(strncmp(cmd, "start", 5) == 0)
     b86:	2205      	movs	r2, #5
     b88:	4956      	ldr	r1, [pc, #344]	; (ce4 <process_command+0x17c>)
     b8a:	0028      	movs	r0, r5
     b8c:	f000 fda4 	bl	16d8 <strncmp>
     b90:	1e04      	subs	r4, r0, #0
     b92:	d10f      	bne.n	bb4 <process_command+0x4c>
		UART0_send("\nStarted\n", 9);
     b94:	2109      	movs	r1, #9
     b96:	4854      	ldr	r0, [pc, #336]	; (ce8 <process_command+0x180>)
     b98:	f7ff ff2a 	bl	9f0 <UART0_send>
		gpio_set(OP_AMP_PORT, OP_AMP_PIN);
     b9c:	210d      	movs	r1, #13
     b9e:	2002      	movs	r0, #2
     ba0:	f7ff fd80 	bl	6a4 <gpio_set>
		led_set(LED1);
     ba4:	0020      	movs	r0, r4
     ba6:	f7ff fd69 	bl	67c <led_set>
		timer0_set_freq(1);
     baa:	2001      	movs	r0, #1
     bac:	f000 fac0 	bl	1130 <timer0_set_freq>
		timer0_start();
     bb0:	f000 fb12 	bl	11d8 <timer0_start>
	if(strncmp(cmd, "stop", 4) == 0)
     bb4:	2204      	movs	r2, #4
     bb6:	494d      	ldr	r1, [pc, #308]	; (cec <process_command+0x184>)
     bb8:	0028      	movs	r0, r5
     bba:	f000 fd8d 	bl	16d8 <strncmp>
     bbe:	1e04      	subs	r4, r0, #0
     bc0:	d116      	bne.n	bf0 <process_command+0x88>
		gpio_clear(OP_AMP_PORT, OP_AMP_PIN);
     bc2:	210d      	movs	r1, #13
     bc4:	2002      	movs	r0, #2
     bc6:	f7ff fd89 	bl	6dc <gpio_clear>
		led_clear(LED1);
     bca:	0020      	movs	r0, r4
		FIO1CLR |= 1 << DAC;
     bcc:	2480      	movs	r4, #128	; 0x80
		led_clear(LED1);
     bce:	f7ff fd5f 	bl	690 <led_clear>
		timer0_stop();
     bd2:	f000 fb11 	bl	11f8 <timer0_stop>
		FIO1CLR |= 1 << DAC;
     bd6:	4a46      	ldr	r2, [pc, #280]	; (cf0 <process_command+0x188>)
     bd8:	6813      	ldr	r3, [r2, #0]
     bda:	05a4      	lsls	r4, r4, #22
     bdc:	4323      	orrs	r3, r4
     bde:	6013      	str	r3, [r2, #0]
		SPI0_send_2_byte((0x1000 | 578), DAC);
     be0:	211d      	movs	r1, #29
     be2:	4844      	ldr	r0, [pc, #272]	; (cf4 <process_command+0x18c>)
     be4:	f000 f944 	bl	e70 <SPI0_send_2_byte>
		FIO1SET |= 1 << DAC;
     be8:	4b43      	ldr	r3, [pc, #268]	; (cf8 <process_command+0x190>)
     bea:	681a      	ldr	r2, [r3, #0]
     bec:	4314      	orrs	r4, r2
     bee:	601c      	str	r4, [r3, #0]
	if(strncmp(cmd, "set", 3) == 0)
     bf0:	2203      	movs	r2, #3
     bf2:	4942      	ldr	r1, [pc, #264]	; (cfc <process_command+0x194>)
     bf4:	0028      	movs	r0, r5
     bf6:	f000 fd6f 	bl	16d8 <strncmp>
     bfa:	2800      	cmp	r0, #0
     bfc:	d116      	bne.n	c2c <process_command+0xc4>
		if (native == 1)
     bfe:	4b40      	ldr	r3, [pc, #256]	; (d00 <process_command+0x198>)
     c00:	781b      	ldrb	r3, [r3, #0]
		lenth = strlen(cmd+4)-1;
     c02:	1d28      	adds	r0, r5, #4
		if (native == 1)
     c04:	2b01      	cmp	r3, #1
     c06:	d14f      	bne.n	ca8 <process_command+0x140>
		num = atoi(cmd + 4);
     c08:	f000 fc8c 	bl	1524 <atoi>
		num = (int)input;
     c0c:	0404      	lsls	r4, r0, #16
     c0e:	0c24      	lsrs	r4, r4, #16
		UART0_send("\nOK\n", 4);
     c10:	2104      	movs	r1, #4
     c12:	483c      	ldr	r0, [pc, #240]	; (d04 <process_command+0x19c>)
     c14:	f7ff feec 	bl	9f0 <UART0_send>
		UART0_send_byte(num >> 8);
     c18:	0a20      	lsrs	r0, r4, #8
     c1a:	f7ff fecf 	bl	9bc <UART0_send_byte>
		UART0_send_byte(num);
     c1e:	0620      	lsls	r0, r4, #24
     c20:	0e00      	lsrs	r0, r0, #24
     c22:	f7ff fecb 	bl	9bc <UART0_send_byte>
		dac_set_voltage(num);
     c26:	0020      	movs	r0, r4
     c28:	f000 f9ce 	bl	fc8 <dac_set_voltage>
	if(strncmp(cmd, "get", 3) == 0)
     c2c:	2203      	movs	r2, #3
     c2e:	4936      	ldr	r1, [pc, #216]	; (d08 <process_command+0x1a0>)
     c30:	0028      	movs	r0, r5
     c32:	f000 fd51 	bl	16d8 <strncmp>
     c36:	2800      	cmp	r0, #0
     c38:	d115      	bne.n	c66 <process_command+0xfe>
		if (native == 1)
     c3a:	4b31      	ldr	r3, [pc, #196]	; (d00 <process_command+0x198>)
     c3c:	781b      	ldrb	r3, [r3, #0]
		lenth = strlen(cmd+4)-1;
     c3e:	1d28      	adds	r0, r5, #4
		if (native == 1)
     c40:	2b01      	cmp	r3, #1
     c42:	d13e      	bne.n	cc2 <process_command+0x15a>
		num = atoi(cmd + 4);
     c44:	f000 fc6e 	bl	1524 <atoi>
		num = (int)input;
     c48:	0400      	lsls	r0, r0, #16
     c4a:	0c00      	lsrs	r0, r0, #16
		dac_set_voltage(num);
     c4c:	f000 f9bc 	bl	fc8 <dac_set_voltage>
		getflag = 1;
     c50:	2201      	movs	r2, #1
     c52:	4b2e      	ldr	r3, [pc, #184]	; (d0c <process_command+0x1a4>)
		timer0_set_freq(100);
     c54:	2064      	movs	r0, #100	; 0x64
		getflag = 1;
     c56:	701a      	strb	r2, [r3, #0]
		timer0_set_freq(100);
     c58:	f000 fa6a 	bl	1130 <timer0_set_freq>
		led_set(LED1);
     c5c:	2000      	movs	r0, #0
     c5e:	f7ff fd0d 	bl	67c <led_set>
		timer0_start();
     c62:	f000 fab9 	bl	11d8 <timer0_start>
	if(strncmp(cmd, "help", 4) == 0)
     c66:	2204      	movs	r2, #4
     c68:	4929      	ldr	r1, [pc, #164]	; (d10 <process_command+0x1a8>)
     c6a:	0028      	movs	r0, r5
     c6c:	f000 fd34 	bl	16d8 <strncmp>
     c70:	2800      	cmp	r0, #0
     c72:	d103      	bne.n	c7c <process_command+0x114>
		UART0_send(help_msg, sizeof(help_msg)-1);
     c74:	21d0      	movs	r1, #208	; 0xd0
     c76:	4827      	ldr	r0, [pc, #156]	; (d14 <process_command+0x1ac>)
     c78:	f7ff feba 	bl	9f0 <UART0_send>
	if (strncmp(cmd, "native", 6) == 0)
     c7c:	2206      	movs	r2, #6
     c7e:	4926      	ldr	r1, [pc, #152]	; (d18 <process_command+0x1b0>)
     c80:	0028      	movs	r0, r5
     c82:	f000 fd29 	bl	16d8 <strncmp>
     c86:	2800      	cmp	r0, #0
     c88:	d102      	bne.n	c90 <process_command+0x128>
		native = 1;
     c8a:	2201      	movs	r2, #1
     c8c:	4b1c      	ldr	r3, [pc, #112]	; (d00 <process_command+0x198>)
     c8e:	701a      	strb	r2, [r3, #0]
	if (strncmp(cmd, "ascii", 5) == 0)
     c90:	2205      	movs	r2, #5
     c92:	4922      	ldr	r1, [pc, #136]	; (d1c <process_command+0x1b4>)
     c94:	0028      	movs	r0, r5
     c96:	f000 fd1f 	bl	16d8 <strncmp>
     c9a:	2800      	cmp	r0, #0
     c9c:	d101      	bne.n	ca2 <process_command+0x13a>
		native = 0;
     c9e:	4b18      	ldr	r3, [pc, #96]	; (d00 <process_command+0x198>)
     ca0:	7018      	strb	r0, [r3, #0]
}
     ca2:	bc70      	pop	{r4, r5, r6}
     ca4:	bc01      	pop	{r0}
     ca6:	4700      	bx	r0
		input = atof(cmd + 4);
     ca8:	f7ff fec6 	bl	a38 <atof>
		input = input/0.01445 +578;	
     cac:	4a1c      	ldr	r2, [pc, #112]	; (d20 <process_command+0x1b8>)
     cae:	4b1d      	ldr	r3, [pc, #116]	; (d24 <process_command+0x1bc>)
     cb0:	f002 f8ba 	bl	2e28 <____aeabi_ddiv_from_thumb>
     cb4:	2200      	movs	r2, #0
     cb6:	4b1c      	ldr	r3, [pc, #112]	; (d28 <process_command+0x1c0>)
     cb8:	f002 f8d4 	bl	2e64 <____aeabi_dadd_from_thumb>
		num = (int)input;
     cbc:	f002 f8f0 	bl	2ea0 <____aeabi_d2iz_from_thumb>
     cc0:	e7a4      	b.n	c0c <process_command+0xa4>
		input = atof(cmd + 4);
     cc2:	f7ff feb9 	bl	a38 <atof>
		input = input/0.01445 +578;	
     cc6:	4a16      	ldr	r2, [pc, #88]	; (d20 <process_command+0x1b8>)
     cc8:	4b16      	ldr	r3, [pc, #88]	; (d24 <process_command+0x1bc>)
     cca:	f002 f8ad 	bl	2e28 <____aeabi_ddiv_from_thumb>
     cce:	2200      	movs	r2, #0
     cd0:	4b15      	ldr	r3, [pc, #84]	; (d28 <process_command+0x1c0>)
     cd2:	f002 f8c7 	bl	2e64 <____aeabi_dadd_from_thumb>
		num = (int)input;
     cd6:	f002 f8e3 	bl	2ea0 <____aeabi_d2iz_from_thumb>
     cda:	e7b5      	b.n	c48 <process_command+0xe0>
     cdc:	00002fab 	.word	0x00002fab
     ce0:	00002fe6 	.word	0x00002fe6
     ce4:	00002fae 	.word	0x00002fae
     ce8:	00002fb4 	.word	0x00002fb4
     cec:	00002fbe 	.word	0x00002fbe
     cf0:	3fffc03c 	.word	0x3fffc03c
     cf4:	00001242 	.word	0x00001242
     cf8:	3fffc038 	.word	0x3fffc038
     cfc:	00002fc3 	.word	0x00002fc3
     d00:	400005a1 	.word	0x400005a1
     d04:	00002fc7 	.word	0x00002fc7
     d08:	00002fcc 	.word	0x00002fcc
     d0c:	400005a0 	.word	0x400005a0
     d10:	00002fd0 	.word	0x00002fd0
     d14:	00002ec8 	.word	0x00002ec8
     d18:	00002fd5 	.word	0x00002fd5
     d1c:	00002fdc 	.word	0x00002fdc
     d20:	2b6ae7d5 	.word	0x2b6ae7d5
     d24:	3f8d97f6 	.word	0x3f8d97f6
     d28:	40821000 	.word	0x40821000

00000d2c <SPI_ADC_data_transfers_16bit>:
	}
	return dat;
}

uint16_t SPI_ADC_data_transfers_16bit (uint16_t data)
{
     d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
	{
		//SCLK
		FIO1PIN &= ~(1 << ADC_SCLK);
		/* if(data & mask) */
		if(data & (1 << (i - 1)))
			FIO1PIN |= 1 << ADC_DIN;
     d2e:	2780      	movs	r7, #128	; 0x80
{
     d30:	210f      	movs	r1, #15
	uint16_t dat = 0;
     d32:	2200      	movs	r2, #0
		if(data & (1 << (i - 1)))
     d34:	2401      	movs	r4, #1
			FIO1PIN |= 1 << ADC_DIN;
     d36:	047f      	lsls	r7, r7, #17
		FIO1PIN &= ~(1 << ADC_SCLK);
     d38:	4b14      	ldr	r3, [pc, #80]	; (d8c <SPI_ADC_data_transfers_16bit+0x60>)
     d3a:	4e15      	ldr	r6, [pc, #84]	; (d90 <SPI_ADC_data_transfers_16bit+0x64>)
     d3c:	681d      	ldr	r5, [r3, #0]
     d3e:	4035      	ands	r5, r6
     d40:	601d      	str	r5, [r3, #0]
		if(data & (1 << (i - 1)))
     d42:	0005      	movs	r5, r0
     d44:	410d      	asrs	r5, r1
     d46:	4225      	tst	r5, r4
     d48:	d017      	beq.n	d7a <SPI_ADC_data_transfers_16bit+0x4e>
			FIO1PIN |= 1 << ADC_DIN;
     d4a:	681d      	ldr	r5, [r3, #0]
     d4c:	433d      	orrs	r5, r7
			FIO1PIN &= ~(1 << ADC_DIN);

		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
     d4e:	2680      	movs	r6, #128	; 0x80
			FIO1PIN &= ~(1 << ADC_DIN);
     d50:	601d      	str	r5, [r3, #0]
		FIO1PIN |= 1 << ADC_SCLK;
     d52:	681d      	ldr	r5, [r3, #0]
     d54:	0376      	lsls	r6, r6, #13
     d56:	4335      	orrs	r5, r6
     d58:	601d      	str	r5, [r3, #0]
		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     d5a:	2580      	movs	r5, #128	; 0x80
     d5c:	681b      	ldr	r3, [r3, #0]
     d5e:	042d      	lsls	r5, r5, #16
     d60:	422b      	tst	r3, r5
     d62:	d00e      	beq.n	d82 <SPI_ADC_data_transfers_16bit+0x56>
			dat |= 1 << (i - 1);
     d64:	0023      	movs	r3, r4
     d66:	408b      	lsls	r3, r1
     d68:	431a      	orrs	r2, r3
     d6a:	0412      	lsls	r2, r2, #16
     d6c:	0c12      	lsrs	r2, r2, #16
	for(i = 16;  i > 0 ; i--)
     d6e:	3901      	subs	r1, #1
     d70:	d2e2      	bcs.n	d38 <SPI_ADC_data_transfers_16bit+0xc>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     d72:	0010      	movs	r0, r2
     d74:	bcf0      	pop	{r4, r5, r6, r7}
     d76:	bc02      	pop	{r1}
     d78:	4708      	bx	r1
			FIO1PIN &= ~(1 << ADC_DIN);
     d7a:	681d      	ldr	r5, [r3, #0]
     d7c:	4e05      	ldr	r6, [pc, #20]	; (d94 <SPI_ADC_data_transfers_16bit+0x68>)
     d7e:	4035      	ands	r5, r6
     d80:	e7e5      	b.n	d4e <SPI_ADC_data_transfers_16bit+0x22>
			dat &= ~(1 << (i - 1));
     d82:	0023      	movs	r3, r4
     d84:	408b      	lsls	r3, r1
     d86:	439a      	bics	r2, r3
     d88:	e7f1      	b.n	d6e <SPI_ADC_data_transfers_16bit+0x42>
     d8a:	46c0      	nop			; (mov r8, r8)
     d8c:	3fffc034 	.word	0x3fffc034
     d90:	ffefffff 	.word	0xffefffff
     d94:	feffffff 	.word	0xfeffffff

00000d98 <SPI_ADC_data_transfers_8bit>:

unsigned char SPI_ADC_data_transfers_8bit (unsigned char data)
{
     d98:	b5f0      	push	{r4, r5, r6, r7, lr}
	{
		//SCLK
		FIO1PIN &= ~(1 << ADC_SCLK);
		if(data & (1 << (i - 1)))
		/* if(data & mask) */
			FIO1PIN |= 1 << ADC_DIN;
     d9a:	2780      	movs	r7, #128	; 0x80
{
     d9c:	2107      	movs	r1, #7
	unsigned char dat = 0;
     d9e:	2200      	movs	r2, #0
		if(data & (1 << (i - 1)))
     da0:	2401      	movs	r4, #1
			FIO1PIN |= 1 << ADC_DIN;
     da2:	047f      	lsls	r7, r7, #17
		FIO1PIN &= ~(1 << ADC_SCLK);
     da4:	4b14      	ldr	r3, [pc, #80]	; (df8 <SPI_ADC_data_transfers_8bit+0x60>)
     da6:	4e15      	ldr	r6, [pc, #84]	; (dfc <SPI_ADC_data_transfers_8bit+0x64>)
     da8:	681d      	ldr	r5, [r3, #0]
     daa:	4035      	ands	r5, r6
     dac:	601d      	str	r5, [r3, #0]
		if(data & (1 << (i - 1)))
     dae:	0005      	movs	r5, r0
     db0:	410d      	asrs	r5, r1
     db2:	4225      	tst	r5, r4
     db4:	d017      	beq.n	de6 <SPI_ADC_data_transfers_8bit+0x4e>
			FIO1PIN |= 1 << ADC_DIN;
     db6:	681d      	ldr	r5, [r3, #0]
     db8:	433d      	orrs	r5, r7
			FIO1PIN &= ~(1 << ADC_DIN);

		mask = mask >> 1;

		for (j = 0; j < 6; j++);
		FIO1PIN |= 1 << ADC_SCLK;
     dba:	2680      	movs	r6, #128	; 0x80
			FIO1PIN &= ~(1 << ADC_DIN);
     dbc:	601d      	str	r5, [r3, #0]
		FIO1PIN |= 1 << ADC_SCLK;
     dbe:	681d      	ldr	r5, [r3, #0]
     dc0:	0376      	lsls	r6, r6, #13
     dc2:	4335      	orrs	r5, r6
     dc4:	601d      	str	r5, [r3, #0]
		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     dc6:	2580      	movs	r5, #128	; 0x80
     dc8:	681b      	ldr	r3, [r3, #0]
     dca:	042d      	lsls	r5, r5, #16
     dcc:	422b      	tst	r3, r5
     dce:	d00e      	beq.n	dee <SPI_ADC_data_transfers_8bit+0x56>
			dat |= 1 << (i - 1);
     dd0:	0023      	movs	r3, r4
     dd2:	408b      	lsls	r3, r1
     dd4:	431a      	orrs	r2, r3
     dd6:	0612      	lsls	r2, r2, #24
     dd8:	0e12      	lsrs	r2, r2, #24
	for(i = 8;  i > 0 ; i--)
     dda:	3901      	subs	r1, #1
     ddc:	d2e2      	bcs.n	da4 <SPI_ADC_data_transfers_8bit+0xc>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     dde:	0010      	movs	r0, r2
     de0:	bcf0      	pop	{r4, r5, r6, r7}
     de2:	bc02      	pop	{r1}
     de4:	4708      	bx	r1
			FIO1PIN &= ~(1 << ADC_DIN);
     de6:	681d      	ldr	r5, [r3, #0]
     de8:	4e05      	ldr	r6, [pc, #20]	; (e00 <SPI_ADC_data_transfers_8bit+0x68>)
     dea:	4035      	ands	r5, r6
     dec:	e7e5      	b.n	dba <SPI_ADC_data_transfers_8bit+0x22>
			dat &= ~(1 << (i - 1));
     dee:	0023      	movs	r3, r4
     df0:	408b      	lsls	r3, r1
     df2:	439a      	bics	r2, r3
     df4:	e7f1      	b.n	dda <SPI_ADC_data_transfers_8bit+0x42>
     df6:	46c0      	nop			; (mov r8, r8)
     df8:	3fffc034 	.word	0x3fffc034
     dfc:	ffefffff 	.word	0xffefffff
     e00:	feffffff 	.word	0xfeffffff

00000e04 <SPI_DAC_data_transfers_16bit>:
uint16_t SPI_DAC_data_transfers_16bit (uint16_t data)
{
     e04:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t dat = 0;
	uint16_t mask;
	char i, j;

	//Write
	mask = 0x8000;
     e06:	2480      	movs	r4, #128	; 0x80
{
     e08:	210f      	movs	r1, #15
	uint16_t dat = 0;
     e0a:	2200      	movs	r2, #0
     e0c:	2601      	movs	r6, #1
	mask = 0x8000;
     e0e:	0224      	lsls	r4, r4, #8
	for(i = 16;  i > 0 ; i--)
	{
		FIO1PIN |= 1 << ADC_SCLK;
     e10:	2780      	movs	r7, #128	; 0x80
     e12:	4b14      	ldr	r3, [pc, #80]	; (e64 <SPI_DAC_data_transfers_16bit+0x60>)
     e14:	681d      	ldr	r5, [r3, #0]
     e16:	037f      	lsls	r7, r7, #13
     e18:	433d      	orrs	r5, r7
     e1a:	601d      	str	r5, [r3, #0]
		if(data & mask)
			FIO1PIN |= 1 << ADC_DIN;
     e1c:	681d      	ldr	r5, [r3, #0]
		if(data & mask)
     e1e:	4204      	tst	r4, r0
     e20:	d018      	beq.n	e54 <SPI_DAC_data_transfers_16bit+0x50>
			FIO1PIN |= 1 << ADC_DIN;
     e22:	2780      	movs	r7, #128	; 0x80
     e24:	047f      	lsls	r7, r7, #17
     e26:	433d      	orrs	r5, r7
		else
			FIO1PIN &= ~(1 << ADC_DIN);
     e28:	601d      	str	r5, [r3, #0]

		//SCLK
		mask = mask >> 1;
		for (j = 0; j < 6; j++);
		FIO1PIN &= ~(1 << ADC_SCLK);
     e2a:	4f0f      	ldr	r7, [pc, #60]	; (e68 <SPI_DAC_data_transfers_16bit+0x64>)
     e2c:	681d      	ldr	r5, [r3, #0]
     e2e:	403d      	ands	r5, r7
     e30:	601d      	str	r5, [r3, #0]

		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     e32:	2580      	movs	r5, #128	; 0x80
     e34:	681b      	ldr	r3, [r3, #0]
     e36:	042d      	lsls	r5, r5, #16
		mask = mask >> 1;
     e38:	0864      	lsrs	r4, r4, #1
		if(FIO1PIN & (1 << (ADC_DOUT)))
     e3a:	422b      	tst	r3, r5
     e3c:	d00d      	beq.n	e5a <SPI_DAC_data_transfers_16bit+0x56>
			dat |= 1 << (i - 1);
     e3e:	0033      	movs	r3, r6
     e40:	408b      	lsls	r3, r1
     e42:	431a      	orrs	r2, r3
     e44:	0412      	lsls	r2, r2, #16
     e46:	0c12      	lsrs	r2, r2, #16
	for(i = 16;  i > 0 ; i--)
     e48:	3901      	subs	r1, #1
     e4a:	d2e1      	bcs.n	e10 <SPI_DAC_data_transfers_16bit+0xc>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     e4c:	0010      	movs	r0, r2
     e4e:	bcf0      	pop	{r4, r5, r6, r7}
     e50:	bc02      	pop	{r1}
     e52:	4708      	bx	r1
			FIO1PIN &= ~(1 << ADC_DIN);
     e54:	4f05      	ldr	r7, [pc, #20]	; (e6c <SPI_DAC_data_transfers_16bit+0x68>)
     e56:	403d      	ands	r5, r7
     e58:	e7e6      	b.n	e28 <SPI_DAC_data_transfers_16bit+0x24>
			dat &= ~(1 << (i - 1));
     e5a:	0033      	movs	r3, r6
     e5c:	408b      	lsls	r3, r1
     e5e:	439a      	bics	r2, r3
     e60:	e7f2      	b.n	e48 <SPI_DAC_data_transfers_16bit+0x44>
     e62:	46c0      	nop			; (mov r8, r8)
     e64:	3fffc034 	.word	0x3fffc034
     e68:	ffefffff 	.word	0xffefffff
     e6c:	feffffff 	.word	0xfeffffff

00000e70 <SPI0_send_2_byte>:
{
     e70:	b510      	push	{r4, lr}
	if (slave == ADC )
     e72:	2912      	cmp	r1, #18
     e74:	d106      	bne.n	e84 <SPI0_send_2_byte+0x14>
	dat = SPI_ADC_data_transfers_16bit(data);
     e76:	f7ff ff59 	bl	d2c <SPI_ADC_data_transfers_16bit>
	dat = SPI_DAC_data_transfers_16bit(data);
     e7a:	0003      	movs	r3, r0
}
     e7c:	0018      	movs	r0, r3
     e7e:	bc10      	pop	{r4}
     e80:	bc02      	pop	{r1}
     e82:	4708      	bx	r1
	}else if (slave == DAC)
     e84:	291d      	cmp	r1, #29
     e86:	d1f9      	bne.n	e7c <SPI0_send_2_byte+0xc>
	dat = SPI_DAC_data_transfers_16bit(data);
     e88:	f7ff ffbc 	bl	e04 <SPI_DAC_data_transfers_16bit>
     e8c:	e7f5      	b.n	e7a <SPI0_send_2_byte+0xa>

00000e8e <SPI_DAC_data_transfers_8bit>:

unsigned char SPI_DAC_data_transfers_8bit (unsigned char data)
{
     e8e:	b5f0      	push	{r4, r5, r6, r7, lr}

	//Write
	for(i = 8;  i > 0 ; i--)
	{
		if(data & (1 << (i - 1)))
			FIO1PIN |= 1 << ADC_DIN;
     e90:	2780      	movs	r7, #128	; 0x80
{
     e92:	2107      	movs	r1, #7
	unsigned char dat = 0;
     e94:	2200      	movs	r2, #0
		if(data & (1 << (i - 1)))
     e96:	2401      	movs	r4, #1
			FIO1PIN |= 1 << ADC_DIN;
     e98:	047f      	lsls	r7, r7, #17
		if(data & (1 << (i - 1)))
     e9a:	0005      	movs	r5, r0
     e9c:	410d      	asrs	r5, r1
     e9e:	4b13      	ldr	r3, [pc, #76]	; (eec <SPI_DAC_data_transfers_8bit+0x5e>)
     ea0:	4225      	tst	r5, r4
     ea2:	d01b      	beq.n	edc <SPI_DAC_data_transfers_8bit+0x4e>
			FIO1PIN |= 1 << ADC_DIN;
     ea4:	681d      	ldr	r5, [r3, #0]
     ea6:	433d      	orrs	r5, r7
		else
			FIO1PIN &= ~(1 << ADC_DIN);

		//SCLK
		FIO1PIN |= 1 << ADC_SCLK;
     ea8:	2680      	movs	r6, #128	; 0x80
			FIO1PIN &= ~(1 << ADC_DIN);
     eaa:	601d      	str	r5, [r3, #0]
		FIO1PIN |= 1 << ADC_SCLK;
     eac:	681d      	ldr	r5, [r3, #0]
     eae:	0376      	lsls	r6, r6, #13
     eb0:	4335      	orrs	r5, r6
     eb2:	601d      	str	r5, [r3, #0]
		for (j = 0; j < 6; j++);
		FIO1PIN &= ~(1 << ADC_SCLK);
     eb4:	4e0e      	ldr	r6, [pc, #56]	; (ef0 <SPI_DAC_data_transfers_8bit+0x62>)
     eb6:	681d      	ldr	r5, [r3, #0]
     eb8:	4035      	ands	r5, r6
     eba:	601d      	str	r5, [r3, #0]

		//read
		if(FIO1PIN & (1 << (ADC_DOUT)))
     ebc:	2580      	movs	r5, #128	; 0x80
     ebe:	681b      	ldr	r3, [r3, #0]
     ec0:	042d      	lsls	r5, r5, #16
     ec2:	422b      	tst	r3, r5
     ec4:	d00e      	beq.n	ee4 <SPI_DAC_data_transfers_8bit+0x56>
			dat |= 1 << (i - 1);
     ec6:	0023      	movs	r3, r4
     ec8:	408b      	lsls	r3, r1
     eca:	431a      	orrs	r2, r3
     ecc:	0612      	lsls	r2, r2, #24
     ece:	0e12      	lsrs	r2, r2, #24
	for(i = 8;  i > 0 ; i--)
     ed0:	3901      	subs	r1, #1
     ed2:	d2e2      	bcs.n	e9a <SPI_DAC_data_transfers_8bit+0xc>
		else
			dat &= ~(1 << (i - 1));

	}  
	return dat;
}
     ed4:	0010      	movs	r0, r2
     ed6:	bcf0      	pop	{r4, r5, r6, r7}
     ed8:	bc02      	pop	{r1}
     eda:	4708      	bx	r1
			FIO1PIN &= ~(1 << ADC_DIN);
     edc:	681d      	ldr	r5, [r3, #0]
     ede:	4e05      	ldr	r6, [pc, #20]	; (ef4 <SPI_DAC_data_transfers_8bit+0x66>)
     ee0:	4035      	ands	r5, r6
     ee2:	e7e1      	b.n	ea8 <SPI_DAC_data_transfers_8bit+0x1a>
			dat &= ~(1 << (i - 1));
     ee4:	0023      	movs	r3, r4
     ee6:	408b      	lsls	r3, r1
     ee8:	439a      	bics	r2, r3
     eea:	e7f1      	b.n	ed0 <SPI_DAC_data_transfers_8bit+0x42>
     eec:	3fffc034 	.word	0x3fffc034
     ef0:	ffefffff 	.word	0xffefffff
     ef4:	feffffff 	.word	0xfeffffff

00000ef8 <SPI0_send_1_byte>:
{
     ef8:	b510      	push	{r4, lr}
	if (slave == ADC )
     efa:	2912      	cmp	r1, #18
     efc:	d106      	bne.n	f0c <VIC_VectAddr+0xc>
	dat = SPI_ADC_data_transfers_8bit(data);
     efe:	f7ff ff4b 	bl	d98 <SPI_ADC_data_transfers_8bit>
	dat = SPI_DAC_data_transfers_8bit(data);
     f02:	0003      	movs	r3, r0
}
     f04:	0018      	movs	r0, r3
     f06:	bc10      	pop	{r4}
     f08:	bc02      	pop	{r1}
     f0a:	4708      	bx	r1
	uint8_t dat = 0;
     f0c:	2300      	movs	r3, #0
	}else if (slave == DAC)
     f0e:	291d      	cmp	r1, #29
     f10:	d1f8      	bne.n	f04 <VIC_VectAddr+0x4>
	dat = SPI_DAC_data_transfers_8bit(data);
     f12:	f7ff ffbc 	bl	e8e <SPI_DAC_data_transfers_8bit>
     f16:	e7f4      	b.n	f02 <VIC_VectAddr+0x2>

00000f18 <Delay>:
{
	int i, j;
	for(j = 0; j < value; j++)
		for(i = 0; i < 10; i++)
			i = i;
}
     f18:	4770      	bx	lr

00000f1a <adc_init>:
void adc_init(void)
{
	uint16_t dat = 0;
	/* ADC needs hight level at sclk in idle */
	FIO1PIN |= (1 << ADC_SCLK);
     f1a:	2380      	movs	r3, #128	; 0x80
{
     f1c:	b570      	push	{r4, r5, r6, lr}
	
	/* Reset ADC */
	FIO1CLR |= 1 << ADC;
     f1e:	2680      	movs	r6, #128	; 0x80
	FIO1PIN |= (1 << ADC_SCLK);
     f20:	4a24      	ldr	r2, [pc, #144]	; (fb4 <adc_init+0x9a>)
     f22:	6811      	ldr	r1, [r2, #0]
     f24:	035b      	lsls	r3, r3, #13
     f26:	430b      	orrs	r3, r1
     f28:	6013      	str	r3, [r2, #0]
	FIO1CLR |= 1 << ADC;
     f2a:	4d23      	ldr	r5, [pc, #140]	; (fb8 <adc_init+0x9e>)
     f2c:	682b      	ldr	r3, [r5, #0]
     f2e:	02f6      	lsls	r6, r6, #11
     f30:	4333      	orrs	r3, r6
     f32:	602b      	str	r3, [r5, #0]
	SPI0_send_1_byte(0xFF, ADC);
     f34:	2112      	movs	r1, #18
     f36:	20ff      	movs	r0, #255	; 0xff
     f38:	f7ff ffde 	bl	ef8 <SPI0_send_1_byte>
	SPI0_send_1_byte(0xFF, ADC);
     f3c:	2112      	movs	r1, #18
     f3e:	20ff      	movs	r0, #255	; 0xff
	SPI0_send_1_byte(0xFF, ADC);
	SPI0_send_1_byte(0xFF, ADC);
	FIO1SET |= 1 << ADC;
     f40:	4c1e      	ldr	r4, [pc, #120]	; (fbc <adc_init+0xa2>)
	SPI0_send_1_byte(0xFF, ADC);
     f42:	f7ff ffd9 	bl	ef8 <SPI0_send_1_byte>
	SPI0_send_1_byte(0xFF, ADC);
     f46:	2112      	movs	r1, #18
     f48:	20ff      	movs	r0, #255	; 0xff
     f4a:	f7ff ffd5 	bl	ef8 <SPI0_send_1_byte>
	SPI0_send_1_byte(0xFF, ADC);
     f4e:	2112      	movs	r1, #18
     f50:	20ff      	movs	r0, #255	; 0xff
     f52:	f7ff ffd1 	bl	ef8 <SPI0_send_1_byte>
	FIO1SET |= 1 << ADC;
     f56:	6823      	ldr	r3, [r4, #0]
     f58:	4333      	orrs	r3, r6
     f5a:	6023      	str	r3, [r4, #0]

	/* Delay because adc needs 500us after reset sequence */
	for (dat = 0; dat < 2000; dat++);

	FIO1CLR |= 1 << ADC;
     f5c:	682b      	ldr	r3, [r5, #0]
     f5e:	4333      	orrs	r3, r6
     f60:	602b      	str	r3, [r5, #0]
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
     f62:	2112      	movs	r1, #18
     f64:	2010      	movs	r0, #16
     f66:	f7ff ffc7 	bl	ef8 <SPI0_send_1_byte>
	SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);
     f6a:	2112      	movs	r1, #18
     f6c:	4814      	ldr	r0, [pc, #80]	; (fc0 <adc_init+0xa6>)
     f6e:	f7ff ff7f 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     f72:	6823      	ldr	r3, [r4, #0]
     f74:	4333      	orrs	r3, r6
     f76:	6023      	str	r3, [r4, #0]

	for (dat = 0; dat < 2000; dat++);

	FIO1CLR |= 1 << ADC;
     f78:	682b      	ldr	r3, [r5, #0]
     f7a:	4333      	orrs	r3, r6
     f7c:	602b      	str	r3, [r5, #0]
	SPI0_send_1_byte(WRITE_MODE_REG, ADC);
     f7e:	2112      	movs	r1, #18
     f80:	2008      	movs	r0, #8
     f82:	f7ff ffb9 	bl	ef8 <SPI0_send_1_byte>
	SPI0_send_2_byte(MODE_REG_VAL, ADC);
     f86:	2112      	movs	r1, #18
     f88:	2001      	movs	r0, #1
     f8a:	f7ff ff71 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
     f8e:	6823      	ldr	r3, [r4, #0]
     f90:	431e      	orrs	r6, r3
     f92:	6026      	str	r6, [r4, #0]

	FIO1CLR |= 1 << DAC;
     f94:	2680      	movs	r6, #128	; 0x80
     f96:	682b      	ldr	r3, [r5, #0]
     f98:	05b6      	lsls	r6, r6, #22
     f9a:	4333      	orrs	r3, r6
     f9c:	602b      	str	r3, [r5, #0]
	SPI0_send_2_byte((0x1000 | 578), DAC);
     f9e:	211d      	movs	r1, #29
     fa0:	4808      	ldr	r0, [pc, #32]	; (fc4 <adc_init+0xaa>)
     fa2:	f7ff ff65 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << DAC;
     fa6:	6823      	ldr	r3, [r4, #0]
     fa8:	431e      	orrs	r6, r3
     faa:	6026      	str	r6, [r4, #0]

	/* Switch on green led to indicate successful  initialization */
	//led_set(LED1);

}
     fac:	bc70      	pop	{r4, r5, r6}
     fae:	bc01      	pop	{r0}
     fb0:	4700      	bx	r0
     fb2:	46c0      	nop			; (mov r8, r8)
     fb4:	3fffc034 	.word	0x3fffc034
     fb8:	3fffc03c 	.word	0x3fffc03c
     fbc:	3fffc038 	.word	0x3fffc038
     fc0:	00001001 	.word	0x00001001
     fc4:	00001242 	.word	0x00001242

00000fc8 <dac_set_voltage>:

void dac_set_voltage(uint16_t voltage)
{
     fc8:	b510      	push	{r4, lr}
	/* SPI0_send_2_byte((voltage | DAC_LOAD_CMD)); */
	FIO1CLR |= 1 << DAC;
     fca:	2480      	movs	r4, #128	; 0x80
     fcc:	4a08      	ldr	r2, [pc, #32]	; (ff0 <dac_set_voltage+0x28>)
     fce:	6813      	ldr	r3, [r2, #0]
     fd0:	05a4      	lsls	r4, r4, #22
     fd2:	4323      	orrs	r3, r4
     fd4:	6013      	str	r3, [r2, #0]
	SPI0_send_2_byte((0x1000 | voltage), DAC);
     fd6:	2380      	movs	r3, #128	; 0x80
     fd8:	015b      	lsls	r3, r3, #5
     fda:	4318      	orrs	r0, r3
     fdc:	211d      	movs	r1, #29
     fde:	f7ff ff47 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << DAC;
     fe2:	4b04      	ldr	r3, [pc, #16]	; (ff4 <dac_set_voltage+0x2c>)
     fe4:	681a      	ldr	r2, [r3, #0]
     fe6:	4314      	orrs	r4, r2
     fe8:	601c      	str	r4, [r3, #0]
}
     fea:	bc10      	pop	{r4}
     fec:	bc01      	pop	{r0}
     fee:	4700      	bx	r0
     ff0:	3fffc03c 	.word	0x3fffc03c
     ff4:	3fffc038 	.word	0x3fffc038

00000ff8 <adc_read_current>:

uint16_t adc_read_current(void)
{
     ff8:	b570      	push	{r4, r5, r6, lr}
	uint16_t current;
	/* Need to select proper channel */
	FIO1CLR |= 1 << ADC;
     ffa:	2480      	movs	r4, #128	; 0x80
     ffc:	4e11      	ldr	r6, [pc, #68]	; (1044 <adc_read_current+0x4c>)
     ffe:	6833      	ldr	r3, [r6, #0]
    1000:	02e4      	lsls	r4, r4, #11
    1002:	4323      	orrs	r3, r4
    1004:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
    1006:	2112      	movs	r1, #18
    1008:	2010      	movs	r0, #16
    100a:	f7ff ff75 	bl	ef8 <SPI0_send_1_byte>
	SPI0_send_2_byte(CONF_REG_VAL, ADC);
    100e:	2080      	movs	r0, #128	; 0x80
	FIO1SET |= 1 << ADC;
    1010:	4d0d      	ldr	r5, [pc, #52]	; (1048 <adc_read_current+0x50>)
	SPI0_send_2_byte(CONF_REG_VAL, ADC);
    1012:	2112      	movs	r1, #18
    1014:	0140      	lsls	r0, r0, #5
    1016:	f7ff ff2b 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
    101a:	682b      	ldr	r3, [r5, #0]
    101c:	4323      	orrs	r3, r4
    101e:	602b      	str	r3, [r5, #0]

	for (current = 0; current < 200; current++);
	FIO1CLR |= 1 << ADC;
    1020:	6833      	ldr	r3, [r6, #0]
    1022:	4323      	orrs	r3, r4
    1024:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(READ_DATA_REG, ADC);
    1026:	2112      	movs	r1, #18
    1028:	2058      	movs	r0, #88	; 0x58
    102a:	f7ff ff65 	bl	ef8 <SPI0_send_1_byte>
	current = SPI0_send_2_byte(0xFFFF, ADC);
    102e:	2112      	movs	r1, #18
    1030:	4806      	ldr	r0, [pc, #24]	; (104c <adc_read_current+0x54>)
    1032:	f7ff ff1d 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
    1036:	682b      	ldr	r3, [r5, #0]
    1038:	431c      	orrs	r4, r3
    103a:	602c      	str	r4, [r5, #0]

	return current;
}
    103c:	bc70      	pop	{r4, r5, r6}
    103e:	bc02      	pop	{r1}
    1040:	4708      	bx	r1
    1042:	46c0      	nop			; (mov r8, r8)
    1044:	3fffc03c 	.word	0x3fffc03c
    1048:	3fffc038 	.word	0x3fffc038
    104c:	0000ffff 	.word	0x0000ffff

00001050 <adc_read_voltage>:

uint16_t adc_read_voltage(void)
{
    1050:	b570      	push	{r4, r5, r6, lr}
	uint16_t voltage;
	/* Need to select proper channel */
	FIO1CLR |= 1 << ADC;
    1052:	2480      	movs	r4, #128	; 0x80
    1054:	4e10      	ldr	r6, [pc, #64]	; (1098 <adc_read_voltage+0x48>)
    1056:	6833      	ldr	r3, [r6, #0]
    1058:	02e4      	lsls	r4, r4, #11
    105a:	4323      	orrs	r3, r4
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
	SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);	// | 1 - select 2 channel
	FIO1SET |= 1 << ADC;
    105c:	4d0f      	ldr	r5, [pc, #60]	; (109c <adc_read_voltage+0x4c>)
	FIO1CLR |= 1 << ADC;
    105e:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
    1060:	2112      	movs	r1, #18
    1062:	2010      	movs	r0, #16
    1064:	f7ff ff48 	bl	ef8 <SPI0_send_1_byte>
	SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);	// | 1 - select 2 channel
    1068:	2112      	movs	r1, #18
    106a:	480d      	ldr	r0, [pc, #52]	; (10a0 <adc_read_voltage+0x50>)
    106c:	f7ff ff00 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
    1070:	682b      	ldr	r3, [r5, #0]
    1072:	4323      	orrs	r3, r4
    1074:	602b      	str	r3, [r5, #0]
	for (voltage = 0; voltage < 200; voltage ++);

	FIO1CLR |= 1 << ADC;
    1076:	6833      	ldr	r3, [r6, #0]
    1078:	4323      	orrs	r3, r4
    107a:	6033      	str	r3, [r6, #0]
	SPI0_send_1_byte(READ_DATA_REG, ADC);
    107c:	2112      	movs	r1, #18
    107e:	2058      	movs	r0, #88	; 0x58
    1080:	f7ff ff3a 	bl	ef8 <SPI0_send_1_byte>
	voltage = SPI0_send_2_byte(0xFFFF, ADC);
    1084:	2112      	movs	r1, #18
    1086:	4807      	ldr	r0, [pc, #28]	; (10a4 <adc_read_voltage+0x54>)
    1088:	f7ff fef2 	bl	e70 <SPI0_send_2_byte>
	FIO1SET |= 1 << ADC;
    108c:	682b      	ldr	r3, [r5, #0]
    108e:	431c      	orrs	r4, r3
    1090:	602c      	str	r4, [r5, #0]

	return voltage;

}
    1092:	bc70      	pop	{r4, r5, r6}
    1094:	bc02      	pop	{r1}
    1096:	4708      	bx	r1
    1098:	3fffc03c 	.word	0x3fffc03c
    109c:	3fffc038 	.word	0x3fffc038
    10a0:	00001001 	.word	0x00001001
    10a4:	0000ffff 	.word	0x0000ffff

000010a8 <read_volt>:
		}
	}
	VICVectAddr = 0;
}
void read_volt(void)
{
    10a8:	b510      	push	{r4, lr}
		volts = adc_read_voltage();
    10aa:	f7ff ffd1 	bl	1050 <adc_read_voltage>
		
		/* Need to select proper channel */
		FIO1CLR |= 1 << ADC;
    10ae:	2480      	movs	r4, #128	; 0x80
    10b0:	4a0b      	ldr	r2, [pc, #44]	; (10e0 <read_volt+0x38>)
		volts = adc_read_voltage();
    10b2:	4b0c      	ldr	r3, [pc, #48]	; (10e4 <read_volt+0x3c>)
    10b4:	8018      	strh	r0, [r3, #0]
		FIO1CLR |= 1 << ADC;
    10b6:	6813      	ldr	r3, [r2, #0]
    10b8:	02e4      	lsls	r4, r4, #11
    10ba:	4323      	orrs	r3, r4
    10bc:	6013      	str	r3, [r2, #0]
		SPI0_send_1_byte(WRITE_CONF_REG, ADC);
    10be:	2112      	movs	r1, #18
    10c0:	2010      	movs	r0, #16
    10c2:	f7ff ff19 	bl	ef8 <SPI0_send_1_byte>
		SPI0_send_2_byte(CONF_REG_VAL, ADC);
    10c6:	2080      	movs	r0, #128	; 0x80
    10c8:	2112      	movs	r1, #18
    10ca:	0140      	lsls	r0, r0, #5
    10cc:	f7ff fed0 	bl	e70 <SPI0_send_2_byte>
		FIO1SET |= 1 << ADC;
    10d0:	4b05      	ldr	r3, [pc, #20]	; (10e8 <read_volt+0x40>)
    10d2:	681a      	ldr	r2, [r3, #0]
    10d4:	4314      	orrs	r4, r2
    10d6:	601c      	str	r4, [r3, #0]
}
    10d8:	bc10      	pop	{r4}
    10da:	bc01      	pop	{r0}
    10dc:	4700      	bx	r0
    10de:	46c0      	nop			; (mov r8, r8)
    10e0:	3fffc03c 	.word	0x3fffc03c
    10e4:	400006c2 	.word	0x400006c2
    10e8:	3fffc038 	.word	0x3fffc038

000010ec <read_curr>:
void read_curr(void){
    10ec:	b510      	push	{r4, lr}
			curr = adc_read_current();
    10ee:	f7ff ff83 	bl	ff8 <adc_read_current>
		
		/* Need to select proper channel */
		FIO1CLR |= 1 << ADC;
    10f2:	2480      	movs	r4, #128	; 0x80
    10f4:	4a0a      	ldr	r2, [pc, #40]	; (1120 <read_curr+0x34>)
			curr = adc_read_current();
    10f6:	4b0b      	ldr	r3, [pc, #44]	; (1124 <read_curr+0x38>)
    10f8:	8018      	strh	r0, [r3, #0]
		FIO1CLR |= 1 << ADC;
    10fa:	6813      	ldr	r3, [r2, #0]
    10fc:	02e4      	lsls	r4, r4, #11
    10fe:	4323      	orrs	r3, r4
    1100:	6013      	str	r3, [r2, #0]
		SPI0_send_1_byte(WRITE_CONF_REG, ADC);
    1102:	2112      	movs	r1, #18
    1104:	2010      	movs	r0, #16
    1106:	f7ff fef7 	bl	ef8 <SPI0_send_1_byte>
		SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);
    110a:	2112      	movs	r1, #18
    110c:	4806      	ldr	r0, [pc, #24]	; (1128 <read_curr+0x3c>)
    110e:	f7ff feaf 	bl	e70 <SPI0_send_2_byte>
		FIO1SET |= 1 << ADC;
    1112:	4b06      	ldr	r3, [pc, #24]	; (112c <read_curr+0x40>)
    1114:	681a      	ldr	r2, [r3, #0]
    1116:	4314      	orrs	r4, r2
    1118:	601c      	str	r4, [r3, #0]
}
    111a:	bc10      	pop	{r4}
    111c:	bc01      	pop	{r0}
    111e:	4700      	bx	r0
    1120:	3fffc03c 	.word	0x3fffc03c
    1124:	400006c0 	.word	0x400006c0
    1128:	00001001 	.word	0x00001001
    112c:	3fffc038 	.word	0x3fffc038

00001130 <timer0_set_freq>:
void timer0_set_freq(uint8_t hz){
	T0TCR = 0;	/* Disable tim0 */
    1130:	2200      	movs	r2, #0
    1132:	4b0b      	ldr	r3, [pc, #44]	; (1160 <timer0_set_freq+0x30>)
void timer0_set_freq(uint8_t hz){
    1134:	b570      	push	{r4, r5, r6, lr}
	T0TCR = 0;	/* Disable tim0 */
    1136:	601a      	str	r2, [r3, #0]
    1138:	4d0a      	ldr	r5, [pc, #40]	; (1164 <timer0_set_freq+0x34>)
    113a:	4c0b      	ldr	r4, [pc, #44]	; (1168 <timer0_set_freq+0x38>)
	if (hz == 100)
    113c:	2864      	cmp	r0, #100	; 0x64
    113e:	d107      	bne.n	1150 <timer0_set_freq+0x20>
	{
		T0PR = 250;	/* Prescaler */
    1140:	23fa      	movs	r3, #250	; 0xfa
    1142:	602b      	str	r3, [r5, #0]
		//T0MR0 = 28800;	/* Top value (100 Hz) */
		T0MR0 = 720;	/* Top value (100 Hz) */
    1144:	33d7      	adds	r3, #215	; 0xd7
    1146:	33ff      	adds	r3, #255	; 0xff
	}else{
		//T0MR0 = 72000;	/* Top value (40 Hz) */
		UART0_send("100hz\n", 6);
		T0PR = 250;	/* Prescaler */
		T0MR0 = 36000;	/* Top value (1 Hz) */
    1148:	6023      	str	r3, [r4, #0]
	}
}
    114a:	bc70      	pop	{r4, r5, r6}
    114c:	bc01      	pop	{r0}
    114e:	4700      	bx	r0
		UART0_send("100hz\n", 6);
    1150:	2106      	movs	r1, #6
    1152:	4806      	ldr	r0, [pc, #24]	; (116c <timer0_set_freq+0x3c>)
    1154:	f7ff fc4c 	bl	9f0 <UART0_send>
		T0PR = 250;	/* Prescaler */
    1158:	23fa      	movs	r3, #250	; 0xfa
    115a:	602b      	str	r3, [r5, #0]
		T0MR0 = 36000;	/* Top value (1 Hz) */
    115c:	4b04      	ldr	r3, [pc, #16]	; (1170 <timer0_set_freq+0x40>)
    115e:	e7f3      	b.n	1148 <timer0_set_freq+0x18>
    1160:	e0004004 	.word	0xe0004004
    1164:	e000400c 	.word	0xe000400c
    1168:	e0004018 	.word	0xe0004018
    116c:	00002fe2 	.word	0x00002fe2
    1170:	00008ca0 	.word	0x00008ca0

00001174 <timer0_init>:

		}
}
void timer0_init(void)
{
	PCONP |= (1 << 1);	/* Power on tim0 */
    1174:	2302      	movs	r3, #2
    1176:	4a0f      	ldr	r2, [pc, #60]	; (11b4 <timer0_init+0x40>)
    1178:	6811      	ldr	r1, [r2, #0]
    117a:	430b      	orrs	r3, r1
{
    117c:	b510      	push	{r4, lr}
	PCONP |= (1 << 1);	/* Power on tim0 */
    117e:	6013      	str	r3, [r2, #0]
	T0TCR = 0;	/* Disable tim0 */
    1180:	2300      	movs	r3, #0

	T0IR = (1 << 0);	/* Channel 0 match interrupt */
    1182:	2101      	movs	r1, #1
	T0TCR = 0;	/* Disable tim0 */
    1184:	4a0c      	ldr	r2, [pc, #48]	; (11b8 <timer0_init+0x44>)
    1186:	6013      	str	r3, [r2, #0]
	T0IR = (1 << 0);	/* Channel 0 match interrupt */
    1188:	4a0c      	ldr	r2, [pc, #48]	; (11bc <timer0_init+0x48>)
    118a:	6011      	str	r1, [r2, #0]
	T0MCR = 3;
    118c:	4a0c      	ldr	r2, [pc, #48]	; (11c0 <timer0_init+0x4c>)
    118e:	3102      	adds	r1, #2
    1190:	6011      	str	r1, [r2, #0]
	T0CTCR = 0;
    1192:	4a0c      	ldr	r2, [pc, #48]	; (11c4 <timer0_init+0x50>)
    1194:	6013      	str	r3, [r2, #0]
	T0PR = 25;	/* Prescaler */
    1196:	2219      	movs	r2, #25
    1198:	4b0b      	ldr	r3, [pc, #44]	; (11c8 <timer0_init+0x54>)
    119a:	601a      	str	r2, [r3, #0]
	T0MR0 = 72000;	/* Top value (5 Hz) */
    119c:	4a0b      	ldr	r2, [pc, #44]	; (11cc <timer0_init+0x58>)
    119e:	4b0c      	ldr	r3, [pc, #48]	; (11d0 <timer0_init+0x5c>)
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
    11a0:	490c      	ldr	r1, [pc, #48]	; (11d4 <timer0_init+0x60>)
	T0MR0 = 72000;	/* Top value (5 Hz) */
    11a2:	601a      	str	r2, [r3, #0]
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
    11a4:	2004      	movs	r0, #4
    11a6:	220f      	movs	r2, #15
    11a8:	f7ff fb20 	bl	7ec <RegisterIrq>
}
    11ac:	bc10      	pop	{r4}
    11ae:	bc01      	pop	{r0}
    11b0:	4700      	bx	r0
    11b2:	46c0      	nop			; (mov r8, r8)
    11b4:	e01fc0c4 	.word	0xe01fc0c4
    11b8:	e0004004 	.word	0xe0004004
    11bc:	e0004000 	.word	0xe0004000
    11c0:	e0004014 	.word	0xe0004014
    11c4:	e0004070 	.word	0xe0004070
    11c8:	e000400c 	.word	0xe000400c
    11cc:	00011940 	.word	0x00011940
    11d0:	e0004018 	.word	0xe0004018
    11d4:	000013fd 	.word	0x000013fd

000011d8 <timer0_start>:

void timer0_start(void)
{
	T0TCR |= 1;
    11d8:	2301      	movs	r3, #1
    11da:	4a06      	ldr	r2, [pc, #24]	; (11f4 <timer0_start+0x1c>)
{
    11dc:	b510      	push	{r4, lr}
	T0TCR |= 1;
    11de:	6811      	ldr	r1, [r2, #0]
    11e0:	430b      	orrs	r3, r1
    11e2:	6013      	str	r3, [r2, #0]
	gpio_set(OP_AMP_PORT, OP_AMP_PIN);
    11e4:	210d      	movs	r1, #13
    11e6:	2002      	movs	r0, #2
    11e8:	f7ff fa5c 	bl	6a4 <gpio_set>
}
    11ec:	bc10      	pop	{r4}
    11ee:	bc01      	pop	{r0}
    11f0:	4700      	bx	r0
    11f2:	46c0      	nop			; (mov r8, r8)
    11f4:	e0004004 	.word	0xe0004004

000011f8 <timer0_stop>:

void timer0_stop(void)
{
	T0TCR &= ~1;
    11f8:	2101      	movs	r1, #1
    11fa:	4a06      	ldr	r2, [pc, #24]	; (1214 <timer0_stop+0x1c>)
{
    11fc:	b510      	push	{r4, lr}
	T0TCR &= ~1;
    11fe:	6813      	ldr	r3, [r2, #0]
    1200:	438b      	bics	r3, r1
    1202:	6013      	str	r3, [r2, #0]
	gpio_clear(OP_AMP_PORT, OP_AMP_PIN);
    1204:	310c      	adds	r1, #12
    1206:	2002      	movs	r0, #2
    1208:	f7ff fa68 	bl	6dc <gpio_clear>
}
    120c:	bc10      	pop	{r4}
    120e:	bc01      	pop	{r0}
    1210:	4700      	bx	r0
    1212:	46c0      	nop			; (mov r8, r8)
    1214:	e0004004 	.word	0xe0004004

00001218 <ftoa>:
	}
	strcat(str, decimal);
}
*/
void ftoa(float num, char *str)
{
    1218:	b570      	push	{r4, r5, r6, lr}
    121a:	b086      	sub	sp, #24
    121c:	000c      	movs	r4, r1
    121e:	1c05      	adds	r5, r0, #0
    int intpart = num;
    1220:	f001 fe06 	bl	2e30 <____aeabi_f2iz_from_thumb>
    int intdecimal;
    int i;
    float decimal_part;
    char decimal[20];

    memset(str, 0x0, 20);
    1224:	2100      	movs	r1, #0
    int intpart = num;
    1226:	0006      	movs	r6, r0
    memset(str, 0x0, 20);
    1228:	2214      	movs	r2, #20
    122a:	0020      	movs	r0, r4
    122c:	f000 f9a2 	bl	1574 <memset>
    if (num > (-1) && num < (0))
    1230:	4922      	ldr	r1, [pc, #136]	; (12bc <ftoa+0xa4>)
    1232:	1c28      	adds	r0, r5, #0
    1234:	f001 fdf4 	bl	2e20 <____aeabi_fcmpgt_from_thumb>
    1238:	2800      	cmp	r0, #0
    123a:	d035      	beq.n	12a8 <ftoa+0x90>
    123c:	2100      	movs	r1, #0
    123e:	1c28      	adds	r0, r5, #0
    1240:	f001 fe22 	bl	2e88 <____aeabi_fcmplt_from_thumb>
    1244:	2800      	cmp	r0, #0
    1246:	d02f      	beq.n	12a8 <ftoa+0x90>
    {
        strcat(str, "-");
    1248:	491d      	ldr	r1, [pc, #116]	; (12c0 <ftoa+0xa8>)
    124a:	0020      	movs	r0, r4
    124c:	f000 f9e0 	bl	1610 <strcat>
        itoa(num, str+1, 10);
    1250:	220a      	movs	r2, #10
    1252:	1c61      	adds	r1, r4, #1
    }else{
        itoa(num, str, 10);
    1254:	0030      	movs	r0, r6
    1256:	f000 f987 	bl	1568 <itoa>
    }
    strcat(str, ".");
    125a:	491a      	ldr	r1, [pc, #104]	; (12c4 <ftoa+0xac>)
    125c:	0020      	movs	r0, r4
    125e:	f000 f9d7 	bl	1610 <strcat>

    decimal_part = num - intpart;
    1262:	0030      	movs	r0, r6
    1264:	f001 fe0c 	bl	2e80 <____aeabi_i2f_from_thumb>
    1268:	1c01      	adds	r1, r0, #0
    126a:	1c28      	adds	r0, r5, #0
    126c:	f001 fde8 	bl	2e40 <____aeabi_fsub_from_thumb>
    intdecimal = decimal_part * 1000000;
    1270:	4915      	ldr	r1, [pc, #84]	; (12c8 <ftoa+0xb0>)
    1272:	f001 fe1f 	bl	2eb4 <____aeabi_fmul_from_thumb>
    1276:	f001 fddb 	bl	2e30 <____aeabi_f2iz_from_thumb>

    if(intdecimal < 0)
    {
        intdecimal = -intdecimal;
    }
    itoa(intdecimal, decimal, 10);
    127a:	17c3      	asrs	r3, r0, #31
    127c:	18c0      	adds	r0, r0, r3
    127e:	4058      	eors	r0, r3
    1280:	220a      	movs	r2, #10
    1282:	a901      	add	r1, sp, #4
    1284:	f000 f970 	bl	1568 <itoa>
    for(i =0;i < (PRECISION - strlen(decimal));i++)
    1288:	2500      	movs	r5, #0
    128a:	2606      	movs	r6, #6
    128c:	a801      	add	r0, sp, #4
    128e:	f000 f9ef 	bl	1670 <strlen>
    1292:	1a30      	subs	r0, r6, r0
    1294:	42a8      	cmp	r0, r5
    1296:	d80a      	bhi.n	12ae <ftoa+0x96>
    {
        strcat(str, "0");
    }
    strcat(str, decimal);
    1298:	a901      	add	r1, sp, #4
    129a:	0020      	movs	r0, r4
    129c:	f000 f9b8 	bl	1610 <strcat>
}
    12a0:	b006      	add	sp, #24
    12a2:	bc70      	pop	{r4, r5, r6}
    12a4:	bc01      	pop	{r0}
    12a6:	4700      	bx	r0
        itoa(num, str, 10);
    12a8:	220a      	movs	r2, #10
    12aa:	0021      	movs	r1, r4
    12ac:	e7d2      	b.n	1254 <ftoa+0x3c>
        strcat(str, "0");
    12ae:	4907      	ldr	r1, [pc, #28]	; (12cc <ftoa+0xb4>)
    12b0:	0020      	movs	r0, r4
    12b2:	f000 f9ad 	bl	1610 <strcat>
    for(i =0;i < (PRECISION - strlen(decimal));i++)
    12b6:	3501      	adds	r5, #1
    12b8:	e7e8      	b.n	128c <ftoa+0x74>
    12ba:	46c0      	nop			; (mov r8, r8)
    12bc:	bf800000 	.word	0xbf800000
    12c0:	00002fe9 	.word	0x00002fe9
    12c4:	00002feb 	.word	0x00002feb
    12c8:	49742400 	.word	0x49742400
    12cc:	00002fed 	.word	0x00002fed

000012d0 <send_results>:
void send_results(void){
    12d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (native == 1)
    12d2:	4b3a      	ldr	r3, [pc, #232]	; (13bc <send_results+0xec>)
    12d4:	781d      	ldrb	r5, [r3, #0]
void send_results(void){
    12d6:	b0e5      	sub	sp, #404	; 0x194
    12d8:	4c39      	ldr	r4, [pc, #228]	; (13c0 <send_results+0xf0>)
    12da:	4f3a      	ldr	r7, [pc, #232]	; (13c4 <send_results+0xf4>)
	if (native == 1)
    12dc:	2d01      	cmp	r5, #1
    12de:	d13a      	bne.n	1356 <send_results+0x86>
			UART0_send("\n\nVoltage, V  : ",16 );
    12e0:	4839      	ldr	r0, [pc, #228]	; (13c8 <send_results+0xf8>)
    12e2:	2110      	movs	r1, #16
    12e4:	f7ff fb84 	bl	9f0 <UART0_send>
			if (volts < 10000)
    12e8:	4e38      	ldr	r6, [pc, #224]	; (13cc <send_results+0xfc>)
    12ea:	8820      	ldrh	r0, [r4, #0]
	uint8_t num = 5;
    12ec:	2405      	movs	r4, #5
			if (volts < 10000)
    12ee:	42b0      	cmp	r0, r6
    12f0:	d80b      	bhi.n	130a <send_results+0x3a>
			if (volts < 1000)
    12f2:	4b37      	ldr	r3, [pc, #220]	; (13d0 <send_results+0x100>)
				num = 4;
    12f4:	3c01      	subs	r4, #1
			if (volts < 1000)
    12f6:	4298      	cmp	r0, r3
    12f8:	d807      	bhi.n	130a <send_results+0x3a>
				num = 3;
    12fa:	3c01      	subs	r4, #1
			if (volts < 100)
    12fc:	2863      	cmp	r0, #99	; 0x63
    12fe:	d804      	bhi.n	130a <send_results+0x3a>
				num = 1;
    1300:	3406      	adds	r4, #6
    1302:	4284      	cmp	r4, r0
    1304:	41a4      	sbcs	r4, r4
    1306:	4264      	negs	r4, r4
    1308:	3401      	adds	r4, #1
			UART0_send(itoa(volts, volt_ascii,10), num);
    130a:	220a      	movs	r2, #10
    130c:	4669      	mov	r1, sp
    130e:	f000 f92b 	bl	1568 <itoa>
    1312:	0421      	lsls	r1, r4, #16
    1314:	0c09      	lsrs	r1, r1, #16
    1316:	f7ff fb6b 	bl	9f0 <UART0_send>
			UART0_send("\nCurrent, mkA: ",15 );
    131a:	482e      	ldr	r0, [pc, #184]	; (13d4 <send_results+0x104>)
    131c:	210f      	movs	r1, #15
    131e:	f7ff fb67 	bl	9f0 <UART0_send>
			if (curr < 10000)
    1322:	8838      	ldrh	r0, [r7, #0]
    1324:	42b0      	cmp	r0, r6
    1326:	d80a      	bhi.n	133e <send_results+0x6e>
			if (curr < 1000)
    1328:	4b29      	ldr	r3, [pc, #164]	; (13d0 <send_results+0x100>)
				num = 4;
    132a:	2404      	movs	r4, #4
			if (curr < 1000)
    132c:	4298      	cmp	r0, r3
    132e:	d806      	bhi.n	133e <send_results+0x6e>
				num = 3;
    1330:	3c01      	subs	r4, #1
			if (curr < 100)
    1332:	2863      	cmp	r0, #99	; 0x63
    1334:	d803      	bhi.n	133e <send_results+0x6e>
				num = 2;
    1336:	3c01      	subs	r4, #1
			if (curr < 10)
    1338:	2809      	cmp	r0, #9
    133a:	d800      	bhi.n	133e <send_results+0x6e>
				num = 1;
    133c:	002c      	movs	r4, r5
			UART0_send(itoa(curr, curr_ascii,10), num);
    133e:	a932      	add	r1, sp, #200	; 0xc8
    1340:	220a      	movs	r2, #10
    1342:	f000 f911 	bl	1568 <itoa>
    1346:	0421      	lsls	r1, r4, #16
    1348:	0c09      	lsrs	r1, r1, #16
			UART0_send("\n", 1);
    134a:	f7ff fb51 	bl	9f0 <UART0_send>
}
    134e:	b065      	add	sp, #404	; 0x194
    1350:	bcf0      	pop	{r4, r5, r6, r7}
    1352:	bc01      	pop	{r0}
    1354:	4700      	bx	r0
			fvolts = (volts - 9211)/1065.2;
    1356:	8820      	ldrh	r0, [r4, #0]
    1358:	4b1f      	ldr	r3, [pc, #124]	; (13d8 <send_results+0x108>)
    135a:	18c0      	adds	r0, r0, r3
    135c:	f001 fd5c 	bl	2e18 <____aeabi_i2d_from_thumb>
    1360:	4a1e      	ldr	r2, [pc, #120]	; (13dc <send_results+0x10c>)
    1362:	4b1f      	ldr	r3, [pc, #124]	; (13e0 <send_results+0x110>)
    1364:	f001 fd60 	bl	2e28 <____aeabi_ddiv_from_thumb>
    1368:	f001 fd92 	bl	2e90 <____aeabi_d2f_from_thumb>
			fcurr = (curr - 6037)/0.7927817;
    136c:	4b1d      	ldr	r3, [pc, #116]	; (13e4 <send_results+0x114>)
			fvolts = (volts - 9211)/1065.2;
    136e:	1c04      	adds	r4, r0, #0
			fcurr = (curr - 6037)/0.7927817;
    1370:	8838      	ldrh	r0, [r7, #0]
    1372:	18c0      	adds	r0, r0, r3
    1374:	f001 fd50 	bl	2e18 <____aeabi_i2d_from_thumb>
    1378:	4a1b      	ldr	r2, [pc, #108]	; (13e8 <send_results+0x118>)
    137a:	4b1c      	ldr	r3, [pc, #112]	; (13ec <send_results+0x11c>)
    137c:	f001 fd54 	bl	2e28 <____aeabi_ddiv_from_thumb>
    1380:	f001 fd86 	bl	2e90 <____aeabi_d2f_from_thumb>
			UART0_send("V", 1);
    1384:	2101      	movs	r1, #1
			fcurr = (curr - 6037)/0.7927817;
    1386:	1c05      	adds	r5, r0, #0
			UART0_send("V", 1);
    1388:	4819      	ldr	r0, [pc, #100]	; (13f0 <send_results+0x120>)
    138a:	f7ff fb31 	bl	9f0 <UART0_send>
			ftoa(fvolts, volt_ascii);
    138e:	4669      	mov	r1, sp
    1390:	1c20      	adds	r0, r4, #0
    1392:	f7ff ff41 	bl	1218 <ftoa>
			UART0_send(volt_ascii, 6);
    1396:	2106      	movs	r1, #6
    1398:	4668      	mov	r0, sp
    139a:	f7ff fb29 	bl	9f0 <UART0_send>
			UART0_send("C", 1);
    139e:	2101      	movs	r1, #1
    13a0:	4814      	ldr	r0, [pc, #80]	; (13f4 <send_results+0x124>)
    13a2:	f7ff fb25 	bl	9f0 <UART0_send>
			ftoa(fcurr, curr_ascii);
    13a6:	a932      	add	r1, sp, #200	; 0xc8
    13a8:	1c28      	adds	r0, r5, #0
    13aa:	f7ff ff35 	bl	1218 <ftoa>
			UART0_send(curr_ascii, 6);
    13ae:	2106      	movs	r1, #6
    13b0:	a832      	add	r0, sp, #200	; 0xc8
    13b2:	f7ff fb1d 	bl	9f0 <UART0_send>
			UART0_send("\n", 1);
    13b6:	2101      	movs	r1, #1
    13b8:	480f      	ldr	r0, [pc, #60]	; (13f8 <send_results+0x128>)
    13ba:	e7c6      	b.n	134a <send_results+0x7a>
    13bc:	400005a1 	.word	0x400005a1
    13c0:	400006c2 	.word	0x400006c2
    13c4:	400006c0 	.word	0x400006c0
    13c8:	00002fef 	.word	0x00002fef
    13cc:	0000270f 	.word	0x0000270f
    13d0:	000003e7 	.word	0x000003e7
    13d4:	00003000 	.word	0x00003000
    13d8:	ffffdc05 	.word	0xffffdc05
    13dc:	cccccccd 	.word	0xcccccccd
    13e0:	4090a4cc 	.word	0x4090a4cc
    13e4:	ffffe86b 	.word	0xffffe86b
    13e8:	ba4bc0c9 	.word	0xba4bc0c9
    13ec:	3fe95e77 	.word	0x3fe95e77
    13f0:	00003010 	.word	0x00003010
    13f4:	00003012 	.word	0x00003012
    13f8:	00002fca 	.word	0x00002fca

000013fc <Isr_TIM0>:
	T0IR = 0x3F;
    13fc:	223f      	movs	r2, #63	; 0x3f
{
    13fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	T0IR = 0x3F;
    1400:	4b3c      	ldr	r3, [pc, #240]	; (14f4 <Isr_TIM0+0xf8>)
    1402:	601a      	str	r2, [r3, #0]
	FIO1PIN |= (1 << ADC_SCLK);
    1404:	2380      	movs	r3, #128	; 0x80
    1406:	4a3c      	ldr	r2, [pc, #240]	; (14f8 <Isr_TIM0+0xfc>)
    1408:	6811      	ldr	r1, [r2, #0]
    140a:	035b      	lsls	r3, r3, #13
    140c:	430b      	orrs	r3, r1
    140e:	6013      	str	r3, [r2, #0]
	if (getflag == 0){
    1410:	4f3a      	ldr	r7, [pc, #232]	; (14fc <Isr_TIM0+0x100>)
    1412:	783d      	ldrb	r5, [r7, #0]
    1414:	2d00      	cmp	r5, #0
    1416:	d115      	bne.n	1444 <Isr_TIM0+0x48>
		if (channel == 1)
    1418:	4c39      	ldr	r4, [pc, #228]	; (1500 <Isr_TIM0+0x104>)
    141a:	7823      	ldrb	r3, [r4, #0]
    141c:	2b01      	cmp	r3, #1
    141e:	d10a      	bne.n	1436 <Isr_TIM0+0x3a>
			read_volt();
    1420:	f7ff fe42 	bl	10a8 <read_volt>
			channel = 0;
    1424:	7025      	strb	r5, [r4, #0]
			send_results();
    1426:	f7ff ff53 	bl	12d0 <send_results>
	VICVectAddr = 0;
    142a:	2200      	movs	r2, #0
    142c:	4b35      	ldr	r3, [pc, #212]	; (1504 <Isr_TIM0+0x108>)
    142e:	601a      	str	r2, [r3, #0]
}
    1430:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1432:	bc01      	pop	{r0}
    1434:	4700      	bx	r0
		}else if (channel == 0)
    1436:	2b00      	cmp	r3, #0
    1438:	d1f7      	bne.n	142a <Isr_TIM0+0x2e>
			read_curr();
    143a:	f7ff fe57 	bl	10ec <read_curr>
			channel = 1;
    143e:	2301      	movs	r3, #1
    1440:	7023      	strb	r3, [r4, #0]
    1442:	e7f2      	b.n	142a <Isr_TIM0+0x2e>
		if (conv_number == 101) {
    1444:	4e30      	ldr	r6, [pc, #192]	; (1508 <Isr_TIM0+0x10c>)
    1446:	7834      	ldrb	r4, [r6, #0]
    1448:	2c65      	cmp	r4, #101	; 0x65
    144a:	d119      	bne.n	1480 <Isr_TIM0+0x84>
			conv_number--;
    144c:	2364      	movs	r3, #100	; 0x64
    144e:	7033      	strb	r3, [r6, #0]
			volts = adc_read_voltage();
    1450:	f7ff fdfe 	bl	1050 <adc_read_voltage>
		FIO1CLR |= 1 << ADC;
    1454:	2480      	movs	r4, #128	; 0x80
    1456:	4a2d      	ldr	r2, [pc, #180]	; (150c <Isr_TIM0+0x110>)
			volts = adc_read_voltage();
    1458:	4b2d      	ldr	r3, [pc, #180]	; (1510 <Isr_TIM0+0x114>)
    145a:	8018      	strh	r0, [r3, #0]
		FIO1CLR |= 1 << ADC;
    145c:	6813      	ldr	r3, [r2, #0]
    145e:	02e4      	lsls	r4, r4, #11
    1460:	4323      	orrs	r3, r4
    1462:	6013      	str	r3, [r2, #0]
		SPI0_send_1_byte(WRITE_CONF_REG, ADC);
    1464:	2112      	movs	r1, #18
    1466:	2010      	movs	r0, #16
    1468:	f7ff fd46 	bl	ef8 <SPI0_send_1_byte>
		SPI0_send_2_byte(CONF_REG_VAL, ADC);
    146c:	2080      	movs	r0, #128	; 0x80
    146e:	2112      	movs	r1, #18
    1470:	0140      	lsls	r0, r0, #5
    1472:	f7ff fcfd 	bl	e70 <SPI0_send_2_byte>
		FIO1SET |= 1 << ADC;
    1476:	4b27      	ldr	r3, [pc, #156]	; (1514 <Isr_TIM0+0x118>)
    1478:	681a      	ldr	r2, [r3, #0]
    147a:	4314      	orrs	r4, r2
    147c:	601c      	str	r4, [r3, #0]
    147e:	e7d4      	b.n	142a <Isr_TIM0+0x2e>
    1480:	4d25      	ldr	r5, [pc, #148]	; (1518 <Isr_TIM0+0x11c>)
		}else if (conv_number != 0){
    1482:	2c00      	cmp	r4, #0
    1484:	d00c      	beq.n	14a0 <Isr_TIM0+0xa4>
			conv_number--;
    1486:	3c01      	subs	r4, #1
    1488:	7034      	strb	r4, [r6, #0]
			curr_big += adc_read_current();
    148a:	f7ff fdb5 	bl	ff8 <adc_read_current>
    148e:	2300      	movs	r3, #0
    1490:	0002      	movs	r2, r0
    1492:	6828      	ldr	r0, [r5, #0]
    1494:	6869      	ldr	r1, [r5, #4]
    1496:	1812      	adds	r2, r2, r0
    1498:	414b      	adcs	r3, r1
    149a:	602a      	str	r2, [r5, #0]
    149c:	606b      	str	r3, [r5, #4]
    149e:	e7c4      	b.n	142a <Isr_TIM0+0x2e>
			curr = (curr_big/100);
    14a0:	6828      	ldr	r0, [r5, #0]
    14a2:	6869      	ldr	r1, [r5, #4]
    14a4:	2264      	movs	r2, #100	; 0x64
    14a6:	2300      	movs	r3, #0
    14a8:	f001 fcc6 	bl	2e38 <____aeabi_uldivmod_from_thumb>
    14ac:	4b1b      	ldr	r3, [pc, #108]	; (151c <Isr_TIM0+0x120>)
    14ae:	8018      	strh	r0, [r3, #0]
			conv_number = 101;
    14b0:	2365      	movs	r3, #101	; 0x65
    14b2:	7033      	strb	r3, [r6, #0]
		FIO1CLR |= 1 << ADC;
    14b4:	2680      	movs	r6, #128	; 0x80
    14b6:	4a15      	ldr	r2, [pc, #84]	; (150c <Isr_TIM0+0x110>)
			getflag = 0;
    14b8:	703c      	strb	r4, [r7, #0]
		FIO1CLR |= 1 << ADC;
    14ba:	6813      	ldr	r3, [r2, #0]
    14bc:	02f6      	lsls	r6, r6, #11
    14be:	4333      	orrs	r3, r6
    14c0:	6013      	str	r3, [r2, #0]
		SPI0_send_1_byte(WRITE_CONF_REG, ADC);
    14c2:	2112      	movs	r1, #18
    14c4:	2010      	movs	r0, #16
    14c6:	f7ff fd17 	bl	ef8 <SPI0_send_1_byte>
		SPI0_send_2_byte((CONF_REG_VAL | 1), ADC);
    14ca:	2112      	movs	r1, #18
    14cc:	4814      	ldr	r0, [pc, #80]	; (1520 <Isr_TIM0+0x124>)
    14ce:	f7ff fccf 	bl	e70 <SPI0_send_2_byte>
		FIO1SET |= 1 << ADC;
    14d2:	4b10      	ldr	r3, [pc, #64]	; (1514 <Isr_TIM0+0x118>)
    14d4:	681a      	ldr	r2, [r3, #0]
    14d6:	4316      	orrs	r6, r2
    14d8:	601e      	str	r6, [r3, #0]
		curr_big = 0;
    14da:	2200      	movs	r2, #0
    14dc:	2300      	movs	r3, #0
    14de:	602a      	str	r2, [r5, #0]
    14e0:	606b      	str	r3, [r5, #4]
		send_results();
    14e2:	f7ff fef5 	bl	12d0 <send_results>
		timer0_stop();
    14e6:	f7ff fe87 	bl	11f8 <timer0_stop>
		led_clear(LED1);
    14ea:	0020      	movs	r0, r4
    14ec:	f7ff f8d0 	bl	690 <led_clear>
    14f0:	e79b      	b.n	142a <Isr_TIM0+0x2e>
    14f2:	46c0      	nop			; (mov r8, r8)
    14f4:	e0004000 	.word	0xe0004000
    14f8:	3fffc034 	.word	0x3fffc034
    14fc:	400005a0 	.word	0x400005a0
    1500:	40000001 	.word	0x40000001
    1504:	ffffff00 	.word	0xffffff00
    1508:	40000000 	.word	0x40000000
    150c:	3fffc03c 	.word	0x3fffc03c
    1510:	400006c2 	.word	0x400006c2
    1514:	3fffc038 	.word	0x3fffc038
    1518:	400006b8 	.word	0x400006b8
    151c:	400006c0 	.word	0x400006c0
    1520:	00001001 	.word	0x00001001

00001524 <atoi>:
    1524:	b510      	push	{r4, lr}
    1526:	220a      	movs	r2, #10
    1528:	2100      	movs	r1, #0
    152a:	f000 f9df 	bl	18ec <strtol>
    152e:	bc10      	pop	{r4}
    1530:	bc02      	pop	{r1}
    1532:	4708      	bx	r1

00001534 <__itoa>:
    1534:	1e93      	subs	r3, r2, #2
    1536:	b510      	push	{r4, lr}
    1538:	000c      	movs	r4, r1
    153a:	2b22      	cmp	r3, #34	; 0x22
    153c:	d810      	bhi.n	1560 <__itoa+0x2c>
    153e:	2a0a      	cmp	r2, #10
    1540:	d10c      	bne.n	155c <__itoa+0x28>
    1542:	2800      	cmp	r0, #0
    1544:	da0a      	bge.n	155c <__itoa+0x28>
    1546:	232d      	movs	r3, #45	; 0x2d
    1548:	700b      	strb	r3, [r1, #0]
    154a:	2101      	movs	r1, #1
    154c:	4240      	negs	r0, r0
    154e:	1861      	adds	r1, r4, r1
    1550:	f000 f9e4 	bl	191c <__utoa>
    1554:	0020      	movs	r0, r4
    1556:	bc10      	pop	{r4}
    1558:	bc02      	pop	{r1}
    155a:	4708      	bx	r1
    155c:	2100      	movs	r1, #0
    155e:	e7f6      	b.n	154e <__itoa+0x1a>
    1560:	2300      	movs	r3, #0
    1562:	2000      	movs	r0, #0
    1564:	700b      	strb	r3, [r1, #0]
    1566:	e7f6      	b.n	1556 <__itoa+0x22>

00001568 <itoa>:
    1568:	b510      	push	{r4, lr}
    156a:	f7ff ffe3 	bl	1534 <__itoa>
    156e:	bc10      	pop	{r4}
    1570:	bc02      	pop	{r1}
    1572:	4708      	bx	r1

00001574 <memset>:
    1574:	b5f0      	push	{r4, r5, r6, r7, lr}
    1576:	0783      	lsls	r3, r0, #30
    1578:	d047      	beq.n	160a <memset+0x96>
    157a:	1e54      	subs	r4, r2, #1
    157c:	2a00      	cmp	r2, #0
    157e:	d041      	beq.n	1604 <memset+0x90>
    1580:	060d      	lsls	r5, r1, #24
    1582:	0e2d      	lsrs	r5, r5, #24
    1584:	0002      	movs	r2, r0
    1586:	2603      	movs	r6, #3
    1588:	e002      	b.n	1590 <memset+0x1c>
    158a:	001a      	movs	r2, r3
    158c:	3c01      	subs	r4, #1
    158e:	d339      	bcc.n	1604 <memset+0x90>
    1590:	1c53      	adds	r3, r2, #1
    1592:	7015      	strb	r5, [r2, #0]
    1594:	4233      	tst	r3, r6
    1596:	d1f8      	bne.n	158a <memset+0x16>
    1598:	2c03      	cmp	r4, #3
    159a:	d92a      	bls.n	15f2 <memset+0x7e>
    159c:	22ff      	movs	r2, #255	; 0xff
    159e:	400a      	ands	r2, r1
    15a0:	0215      	lsls	r5, r2, #8
    15a2:	4315      	orrs	r5, r2
    15a4:	042a      	lsls	r2, r5, #16
    15a6:	4315      	orrs	r5, r2
    15a8:	2c0f      	cmp	r4, #15
    15aa:	d914      	bls.n	15d6 <memset+0x62>
    15ac:	0027      	movs	r7, r4
    15ae:	001a      	movs	r2, r3
    15b0:	3f10      	subs	r7, #16
    15b2:	093e      	lsrs	r6, r7, #4
    15b4:	3601      	adds	r6, #1
    15b6:	0136      	lsls	r6, r6, #4
    15b8:	199e      	adds	r6, r3, r6
    15ba:	6015      	str	r5, [r2, #0]
    15bc:	6055      	str	r5, [r2, #4]
    15be:	6095      	str	r5, [r2, #8]
    15c0:	60d5      	str	r5, [r2, #12]
    15c2:	3210      	adds	r2, #16
    15c4:	4296      	cmp	r6, r2
    15c6:	d1f8      	bne.n	15ba <memset+0x46>
    15c8:	220f      	movs	r2, #15
    15ca:	4397      	bics	r7, r2
    15cc:	3710      	adds	r7, #16
    15ce:	19db      	adds	r3, r3, r7
    15d0:	4014      	ands	r4, r2
    15d2:	2c03      	cmp	r4, #3
    15d4:	d90d      	bls.n	15f2 <memset+0x7e>
    15d6:	001a      	movs	r2, r3
    15d8:	1f27      	subs	r7, r4, #4
    15da:	08be      	lsrs	r6, r7, #2
    15dc:	3601      	adds	r6, #1
    15de:	00b6      	lsls	r6, r6, #2
    15e0:	199e      	adds	r6, r3, r6
    15e2:	c220      	stmia	r2!, {r5}
    15e4:	42b2      	cmp	r2, r6
    15e6:	d1fc      	bne.n	15e2 <memset+0x6e>
    15e8:	2203      	movs	r2, #3
    15ea:	4397      	bics	r7, r2
    15ec:	3704      	adds	r7, #4
    15ee:	19db      	adds	r3, r3, r7
    15f0:	4014      	ands	r4, r2
    15f2:	2c00      	cmp	r4, #0
    15f4:	d006      	beq.n	1604 <memset+0x90>
    15f6:	0609      	lsls	r1, r1, #24
    15f8:	191c      	adds	r4, r3, r4
    15fa:	0e09      	lsrs	r1, r1, #24
    15fc:	7019      	strb	r1, [r3, #0]
    15fe:	3301      	adds	r3, #1
    1600:	429c      	cmp	r4, r3
    1602:	d1fb      	bne.n	15fc <memset+0x88>
    1604:	bcf0      	pop	{r4, r5, r6, r7}
    1606:	bc02      	pop	{r1}
    1608:	4708      	bx	r1
    160a:	0014      	movs	r4, r2
    160c:	0003      	movs	r3, r0
    160e:	e7c3      	b.n	1598 <memset+0x24>

00001610 <strcat>:
    1610:	b570      	push	{r4, r5, r6, lr}
    1612:	0005      	movs	r5, r0
    1614:	0783      	lsls	r3, r0, #30
    1616:	d116      	bne.n	1646 <strcat+0x36>
    1618:	6802      	ldr	r2, [r0, #0]
    161a:	4b0f      	ldr	r3, [pc, #60]	; (1658 <strcat+0x48>)
    161c:	4c0f      	ldr	r4, [pc, #60]	; (165c <strcat+0x4c>)
    161e:	18d3      	adds	r3, r2, r3
    1620:	4393      	bics	r3, r2
    1622:	4223      	tst	r3, r4
    1624:	d10f      	bne.n	1646 <strcat+0x36>
    1626:	3004      	adds	r0, #4
    1628:	6802      	ldr	r2, [r0, #0]
    162a:	4b0b      	ldr	r3, [pc, #44]	; (1658 <strcat+0x48>)
    162c:	18d3      	adds	r3, r2, r3
    162e:	4393      	bics	r3, r2
    1630:	4223      	tst	r3, r4
    1632:	d108      	bne.n	1646 <strcat+0x36>
    1634:	3004      	adds	r0, #4
    1636:	6802      	ldr	r2, [r0, #0]
    1638:	4b07      	ldr	r3, [pc, #28]	; (1658 <strcat+0x48>)
    163a:	18d3      	adds	r3, r2, r3
    163c:	4393      	bics	r3, r2
    163e:	4223      	tst	r3, r4
    1640:	d0f1      	beq.n	1626 <strcat+0x16>
    1642:	e000      	b.n	1646 <strcat+0x36>
    1644:	3001      	adds	r0, #1
    1646:	7803      	ldrb	r3, [r0, #0]
    1648:	2b00      	cmp	r3, #0
    164a:	d1fb      	bne.n	1644 <strcat+0x34>
    164c:	f000 f808 	bl	1660 <strcpy>
    1650:	0028      	movs	r0, r5
    1652:	bc70      	pop	{r4, r5, r6}
    1654:	bc02      	pop	{r1}
    1656:	4708      	bx	r1
    1658:	fefefeff 	.word	0xfefefeff
    165c:	80808080 	.word	0x80808080

00001660 <strcpy>:
    1660:	1c03      	adds	r3, r0, #0
    1662:	780a      	ldrb	r2, [r1, #0]
    1664:	3101      	adds	r1, #1
    1666:	701a      	strb	r2, [r3, #0]
    1668:	3301      	adds	r3, #1
    166a:	2a00      	cmp	r2, #0
    166c:	d1f9      	bne.n	1662 <strcpy+0x2>
    166e:	4770      	bx	lr

00001670 <strlen>:
    1670:	b510      	push	{r4, lr}
    1672:	0783      	lsls	r3, r0, #30
    1674:	d027      	beq.n	16c6 <strlen+0x56>
    1676:	7803      	ldrb	r3, [r0, #0]
    1678:	2b00      	cmp	r3, #0
    167a:	d026      	beq.n	16ca <strlen+0x5a>
    167c:	0003      	movs	r3, r0
    167e:	2103      	movs	r1, #3
    1680:	e002      	b.n	1688 <strlen+0x18>
    1682:	781a      	ldrb	r2, [r3, #0]
    1684:	2a00      	cmp	r2, #0
    1686:	d01c      	beq.n	16c2 <strlen+0x52>
    1688:	3301      	adds	r3, #1
    168a:	420b      	tst	r3, r1
    168c:	d1f9      	bne.n	1682 <strlen+0x12>
    168e:	6819      	ldr	r1, [r3, #0]
    1690:	4a0f      	ldr	r2, [pc, #60]	; (16d0 <strlen+0x60>)
    1692:	4c10      	ldr	r4, [pc, #64]	; (16d4 <strlen+0x64>)
    1694:	188a      	adds	r2, r1, r2
    1696:	438a      	bics	r2, r1
    1698:	4222      	tst	r2, r4
    169a:	d106      	bne.n	16aa <strlen+0x3a>
    169c:	3304      	adds	r3, #4
    169e:	6819      	ldr	r1, [r3, #0]
    16a0:	4a0b      	ldr	r2, [pc, #44]	; (16d0 <strlen+0x60>)
    16a2:	188a      	adds	r2, r1, r2
    16a4:	438a      	bics	r2, r1
    16a6:	4222      	tst	r2, r4
    16a8:	d0f8      	beq.n	169c <strlen+0x2c>
    16aa:	001a      	movs	r2, r3
    16ac:	781b      	ldrb	r3, [r3, #0]
    16ae:	2b00      	cmp	r3, #0
    16b0:	d003      	beq.n	16ba <strlen+0x4a>
    16b2:	3201      	adds	r2, #1
    16b4:	7811      	ldrb	r1, [r2, #0]
    16b6:	2900      	cmp	r1, #0
    16b8:	d1fb      	bne.n	16b2 <strlen+0x42>
    16ba:	1a10      	subs	r0, r2, r0
    16bc:	bc10      	pop	{r4}
    16be:	bc02      	pop	{r1}
    16c0:	4708      	bx	r1
    16c2:	1a18      	subs	r0, r3, r0
    16c4:	e7fa      	b.n	16bc <strlen+0x4c>
    16c6:	0003      	movs	r3, r0
    16c8:	e7e1      	b.n	168e <strlen+0x1e>
    16ca:	2000      	movs	r0, #0
    16cc:	e7f6      	b.n	16bc <strlen+0x4c>
    16ce:	46c0      	nop			; (mov r8, r8)
    16d0:	fefefeff 	.word	0xfefefeff
    16d4:	80808080 	.word	0x80808080

000016d8 <strncmp>:
    16d8:	b530      	push	{r4, r5, lr}
    16da:	2300      	movs	r3, #0
    16dc:	2a00      	cmp	r2, #0
    16de:	d036      	beq.n	174e <strncmp+0x76>
    16e0:	0004      	movs	r4, r0
    16e2:	430c      	orrs	r4, r1
    16e4:	07a4      	lsls	r4, r4, #30
    16e6:	d120      	bne.n	172a <strncmp+0x52>
    16e8:	2a03      	cmp	r2, #3
    16ea:	d91e      	bls.n	172a <strncmp+0x52>
    16ec:	6804      	ldr	r4, [r0, #0]
    16ee:	680d      	ldr	r5, [r1, #0]
    16f0:	42ac      	cmp	r4, r5
    16f2:	d11a      	bne.n	172a <strncmp+0x52>
    16f4:	3a04      	subs	r2, #4
    16f6:	2a00      	cmp	r2, #0
    16f8:	d029      	beq.n	174e <strncmp+0x76>
    16fa:	4d1a      	ldr	r5, [pc, #104]	; (1764 <strncmp+0x8c>)
    16fc:	1965      	adds	r5, r4, r5
    16fe:	43a5      	bics	r5, r4
    1700:	002c      	movs	r4, r5
    1702:	4d19      	ldr	r5, [pc, #100]	; (1768 <strncmp+0x90>)
    1704:	422c      	tst	r4, r5
    1706:	d00c      	beq.n	1722 <strncmp+0x4a>
    1708:	e021      	b.n	174e <strncmp+0x76>
    170a:	6803      	ldr	r3, [r0, #0]
    170c:	680c      	ldr	r4, [r1, #0]
    170e:	42a3      	cmp	r3, r4
    1710:	d10b      	bne.n	172a <strncmp+0x52>
    1712:	3a04      	subs	r2, #4
    1714:	2a00      	cmp	r2, #0
    1716:	d01e      	beq.n	1756 <strncmp+0x7e>
    1718:	4c12      	ldr	r4, [pc, #72]	; (1764 <strncmp+0x8c>)
    171a:	191c      	adds	r4, r3, r4
    171c:	439c      	bics	r4, r3
    171e:	422c      	tst	r4, r5
    1720:	d119      	bne.n	1756 <strncmp+0x7e>
    1722:	3004      	adds	r0, #4
    1724:	3104      	adds	r1, #4
    1726:	2a03      	cmp	r2, #3
    1728:	d8ef      	bhi.n	170a <strncmp+0x32>
    172a:	7804      	ldrb	r4, [r0, #0]
    172c:	780b      	ldrb	r3, [r1, #0]
    172e:	3a01      	subs	r2, #1
    1730:	42a3      	cmp	r3, r4
    1732:	d112      	bne.n	175a <strncmp+0x82>
    1734:	2b00      	cmp	r3, #0
    1736:	d00e      	beq.n	1756 <strncmp+0x7e>
    1738:	2a00      	cmp	r2, #0
    173a:	d00c      	beq.n	1756 <strncmp+0x7e>
    173c:	3001      	adds	r0, #1
    173e:	3101      	adds	r1, #1
    1740:	7803      	ldrb	r3, [r0, #0]
    1742:	780c      	ldrb	r4, [r1, #0]
    1744:	3a01      	subs	r2, #1
    1746:	42a3      	cmp	r3, r4
    1748:	d0f4      	beq.n	1734 <strncmp+0x5c>
    174a:	0020      	movs	r0, r4
    174c:	1a1b      	subs	r3, r3, r0
    174e:	0018      	movs	r0, r3
    1750:	bc30      	pop	{r4, r5}
    1752:	bc02      	pop	{r1}
    1754:	4708      	bx	r1
    1756:	2300      	movs	r3, #0
    1758:	e7f9      	b.n	174e <strncmp+0x76>
    175a:	0018      	movs	r0, r3
    175c:	0023      	movs	r3, r4
    175e:	1a1b      	subs	r3, r3, r0
    1760:	e7f5      	b.n	174e <strncmp+0x76>
    1762:	46c0      	nop			; (mov r8, r8)
    1764:	fefefeff 	.word	0xfefefeff
    1768:	80808080 	.word	0x80808080

0000176c <_strtol_l.isra.0>:
    176c:	b5f0      	push	{r4, r5, r6, r7, lr}
    176e:	4645      	mov	r5, r8
    1770:	46de      	mov	lr, fp
    1772:	464e      	mov	r6, r9
    1774:	4657      	mov	r7, sl
    1776:	b5e0      	push	{r5, r6, r7, lr}
    1778:	001e      	movs	r6, r3
    177a:	2308      	movs	r3, #8
    177c:	b083      	sub	sp, #12
    177e:	9001      	str	r0, [sp, #4]
    1780:	9100      	str	r1, [sp, #0]
    1782:	4693      	mov	fp, r2
    1784:	000d      	movs	r5, r1
    1786:	4698      	mov	r8, r3
    1788:	e000      	b.n	178c <_strtol_l.isra.0+0x20>
    178a:	003d      	movs	r5, r7
    178c:	980c      	ldr	r0, [sp, #48]	; 0x30
    178e:	782c      	ldrb	r4, [r5, #0]
    1790:	f000 f90c 	bl	19ac <__locale_ctype_ptr_l>
    1794:	4642      	mov	r2, r8
    1796:	1900      	adds	r0, r0, r4
    1798:	7843      	ldrb	r3, [r0, #1]
    179a:	1c6f      	adds	r7, r5, #1
    179c:	421a      	tst	r2, r3
    179e:	d1f4      	bne.n	178a <_strtol_l.isra.0+0x1e>
    17a0:	2c2d      	cmp	r4, #45	; 0x2d
    17a2:	d05f      	beq.n	1864 <_strtol_l.isra.0+0xf8>
    17a4:	2c2b      	cmp	r4, #43	; 0x2b
    17a6:	d100      	bne.n	17aa <_strtol_l.isra.0+0x3e>
    17a8:	e08e      	b.n	18c8 <_strtol_l.isra.0+0x15c>
    17aa:	2310      	movs	r3, #16
    17ac:	0032      	movs	r2, r6
    17ae:	439a      	bics	r2, r3
    17b0:	4691      	mov	r9, r2
    17b2:	d100      	bne.n	17b6 <_strtol_l.isra.0+0x4a>
    17b4:	e078      	b.n	18a8 <_strtol_l.isra.0+0x13c>
    17b6:	2300      	movs	r3, #0
    17b8:	4699      	mov	r9, r3
    17ba:	4b4b      	ldr	r3, [pc, #300]	; (18e8 <_strtol_l.isra.0+0x17c>)
    17bc:	46b0      	mov	r8, r6
    17be:	003d      	movs	r5, r7
    17c0:	469a      	mov	sl, r3
    17c2:	4641      	mov	r1, r8
    17c4:	4650      	mov	r0, sl
    17c6:	f001 fb49 	bl	2e5c <____aeabi_uidivmod_from_thumb>
    17ca:	4650      	mov	r0, sl
    17cc:	000f      	movs	r7, r1
    17ce:	4641      	mov	r1, r8
    17d0:	f001 fb3a 	bl	2e48 <____aeabi_uidiv_from_thumb>
    17d4:	2300      	movs	r3, #0
    17d6:	0002      	movs	r2, r0
    17d8:	0021      	movs	r1, r4
    17da:	2000      	movs	r0, #0
    17dc:	e012      	b.n	1804 <_strtol_l.isra.0+0x98>
    17de:	3937      	subs	r1, #55	; 0x37
    17e0:	000c      	movs	r4, r1
    17e2:	42b4      	cmp	r4, r6
    17e4:	da1d      	bge.n	1822 <_strtol_l.isra.0+0xb6>
    17e6:	2b00      	cmp	r3, #0
    17e8:	db08      	blt.n	17fc <_strtol_l.isra.0+0x90>
    17ea:	4282      	cmp	r2, r0
    17ec:	d306      	bcc.n	17fc <_strtol_l.isra.0+0x90>
    17ee:	d12e      	bne.n	184e <_strtol_l.isra.0+0xe2>
    17f0:	2301      	movs	r3, #1
    17f2:	42a7      	cmp	r7, r4
    17f4:	db00      	blt.n	17f8 <_strtol_l.isra.0+0x8c>
    17f6:	2300      	movs	r3, #0
    17f8:	061b      	lsls	r3, r3, #24
    17fa:	d028      	beq.n	184e <_strtol_l.isra.0+0xe2>
    17fc:	2301      	movs	r3, #1
    17fe:	425b      	negs	r3, r3
    1800:	7829      	ldrb	r1, [r5, #0]
    1802:	3501      	adds	r5, #1
    1804:	000c      	movs	r4, r1
    1806:	3c30      	subs	r4, #48	; 0x30
    1808:	2c09      	cmp	r4, #9
    180a:	d9ea      	bls.n	17e2 <_strtol_l.isra.0+0x76>
    180c:	3c11      	subs	r4, #17
    180e:	2c19      	cmp	r4, #25
    1810:	d9e5      	bls.n	17de <_strtol_l.isra.0+0x72>
    1812:	000c      	movs	r4, r1
    1814:	3c61      	subs	r4, #97	; 0x61
    1816:	2c19      	cmp	r4, #25
    1818:	d803      	bhi.n	1822 <_strtol_l.isra.0+0xb6>
    181a:	3957      	subs	r1, #87	; 0x57
    181c:	000c      	movs	r4, r1
    181e:	42b4      	cmp	r4, r6
    1820:	dbe1      	blt.n	17e6 <_strtol_l.isra.0+0x7a>
    1822:	1c5a      	adds	r2, r3, #1
    1824:	d038      	beq.n	1898 <_strtol_l.isra.0+0x12c>
    1826:	464a      	mov	r2, r9
    1828:	2a00      	cmp	r2, #0
    182a:	d115      	bne.n	1858 <_strtol_l.isra.0+0xec>
    182c:	465a      	mov	r2, fp
    182e:	2a00      	cmp	r2, #0
    1830:	d004      	beq.n	183c <_strtol_l.isra.0+0xd0>
    1832:	9a00      	ldr	r2, [sp, #0]
    1834:	2b00      	cmp	r3, #0
    1836:	d111      	bne.n	185c <_strtol_l.isra.0+0xf0>
    1838:	465b      	mov	r3, fp
    183a:	601a      	str	r2, [r3, #0]
    183c:	b003      	add	sp, #12
    183e:	bc3c      	pop	{r2, r3, r4, r5}
    1840:	4690      	mov	r8, r2
    1842:	4699      	mov	r9, r3
    1844:	46a2      	mov	sl, r4
    1846:	46ab      	mov	fp, r5
    1848:	bcf0      	pop	{r4, r5, r6, r7}
    184a:	bc02      	pop	{r1}
    184c:	4708      	bx	r1
    184e:	4643      	mov	r3, r8
    1850:	4343      	muls	r3, r0
    1852:	18e0      	adds	r0, r4, r3
    1854:	2301      	movs	r3, #1
    1856:	e7d3      	b.n	1800 <_strtol_l.isra.0+0x94>
    1858:	4240      	negs	r0, r0
    185a:	e7e7      	b.n	182c <_strtol_l.isra.0+0xc0>
    185c:	4682      	mov	sl, r0
    185e:	1e6a      	subs	r2, r5, #1
    1860:	4650      	mov	r0, sl
    1862:	e7e9      	b.n	1838 <_strtol_l.isra.0+0xcc>
    1864:	4273      	negs	r3, r6
    1866:	4173      	adcs	r3, r6
    1868:	0031      	movs	r1, r6
    186a:	2210      	movs	r2, #16
    186c:	4391      	bics	r1, r2
    186e:	000a      	movs	r2, r1
    1870:	2101      	movs	r1, #1
    1872:	3502      	adds	r5, #2
    1874:	783c      	ldrb	r4, [r7, #0]
    1876:	4689      	mov	r9, r1
    1878:	2a00      	cmp	r2, #0
    187a:	d12e      	bne.n	18da <_strtol_l.isra.0+0x16e>
    187c:	2c30      	cmp	r4, #48	; 0x30
    187e:	d018      	beq.n	18b2 <_strtol_l.isra.0+0x146>
    1880:	2b00      	cmp	r3, #0
    1882:	d02f      	beq.n	18e4 <_strtol_l.isra.0+0x178>
    1884:	230a      	movs	r3, #10
    1886:	260a      	movs	r6, #10
    1888:	4698      	mov	r8, r3
    188a:	464b      	mov	r3, r9
    188c:	1e5a      	subs	r2, r3, #1
    188e:	4193      	sbcs	r3, r2
    1890:	4a15      	ldr	r2, [pc, #84]	; (18e8 <_strtol_l.isra.0+0x17c>)
    1892:	4692      	mov	sl, r2
    1894:	449a      	add	sl, r3
    1896:	e794      	b.n	17c2 <_strtol_l.isra.0+0x56>
    1898:	9a01      	ldr	r2, [sp, #4]
    189a:	3323      	adds	r3, #35	; 0x23
    189c:	6013      	str	r3, [r2, #0]
    189e:	465b      	mov	r3, fp
    18a0:	4650      	mov	r0, sl
    18a2:	2b00      	cmp	r3, #0
    18a4:	d1db      	bne.n	185e <_strtol_l.isra.0+0xf2>
    18a6:	e7c9      	b.n	183c <_strtol_l.isra.0+0xd0>
    18a8:	4273      	negs	r3, r6
    18aa:	4173      	adcs	r3, r6
    18ac:	003d      	movs	r5, r7
    18ae:	2c30      	cmp	r4, #48	; 0x30
    18b0:	d1e6      	bne.n	1880 <_strtol_l.isra.0+0x114>
    18b2:	2120      	movs	r1, #32
    18b4:	782a      	ldrb	r2, [r5, #0]
    18b6:	438a      	bics	r2, r1
    18b8:	2a58      	cmp	r2, #88	; 0x58
    18ba:	d108      	bne.n	18ce <_strtol_l.isra.0+0x162>
    18bc:	2310      	movs	r3, #16
    18be:	786c      	ldrb	r4, [r5, #1]
    18c0:	4698      	mov	r8, r3
    18c2:	3502      	adds	r5, #2
    18c4:	2610      	movs	r6, #16
    18c6:	e7e0      	b.n	188a <_strtol_l.isra.0+0x11e>
    18c8:	783c      	ldrb	r4, [r7, #0]
    18ca:	1caf      	adds	r7, r5, #2
    18cc:	e76d      	b.n	17aa <_strtol_l.isra.0+0x3e>
    18ce:	2b00      	cmp	r3, #0
    18d0:	d008      	beq.n	18e4 <_strtol_l.isra.0+0x178>
    18d2:	2308      	movs	r3, #8
    18d4:	2608      	movs	r6, #8
    18d6:	4698      	mov	r8, r3
    18d8:	e7d7      	b.n	188a <_strtol_l.isra.0+0x11e>
    18da:	2380      	movs	r3, #128	; 0x80
    18dc:	061b      	lsls	r3, r3, #24
    18de:	46b0      	mov	r8, r6
    18e0:	469a      	mov	sl, r3
    18e2:	e76e      	b.n	17c2 <_strtol_l.isra.0+0x56>
    18e4:	46b0      	mov	r8, r6
    18e6:	e7d0      	b.n	188a <_strtol_l.isra.0+0x11e>
    18e8:	7fffffff 	.word	0x7fffffff

000018ec <strtol>:
    18ec:	0013      	movs	r3, r2
    18ee:	4a09      	ldr	r2, [pc, #36]	; (1914 <strtol+0x28>)
    18f0:	b530      	push	{r4, r5, lr}
    18f2:	0005      	movs	r5, r0
    18f4:	6810      	ldr	r0, [r2, #0]
    18f6:	6b44      	ldr	r4, [r0, #52]	; 0x34
    18f8:	b083      	sub	sp, #12
    18fa:	2c00      	cmp	r4, #0
    18fc:	d008      	beq.n	1910 <strtol+0x24>
    18fe:	000a      	movs	r2, r1
    1900:	9400      	str	r4, [sp, #0]
    1902:	0029      	movs	r1, r5
    1904:	f7ff ff32 	bl	176c <_strtol_l.isra.0>
    1908:	b003      	add	sp, #12
    190a:	bc30      	pop	{r4, r5}
    190c:	bc02      	pop	{r1}
    190e:	4708      	bx	r1
    1910:	4c01      	ldr	r4, [pc, #4]	; (1918 <strtol+0x2c>)
    1912:	e7f4      	b.n	18fe <strtol+0x12>
    1914:	40000004 	.word	0x40000004
    1918:	40000430 	.word	0x40000430

0000191c <__utoa>:
    191c:	b5f0      	push	{r4, r5, r6, r7, lr}
    191e:	4646      	mov	r6, r8
    1920:	46d6      	mov	lr, sl
    1922:	464f      	mov	r7, r9
    1924:	b5c0      	push	{r6, r7, lr}
    1926:	b08a      	sub	sp, #40	; 0x28
    1928:	4690      	mov	r8, r2
    192a:	466a      	mov	r2, sp
    192c:	4b1e      	ldr	r3, [pc, #120]	; (19a8 <__utoa+0x8c>)
    192e:	000d      	movs	r5, r1
    1930:	0006      	movs	r6, r0
    1932:	cb13      	ldmia	r3!, {r0, r1, r4}
    1934:	c213      	stmia	r2!, {r0, r1, r4}
    1936:	cb13      	ldmia	r3!, {r0, r1, r4}
    1938:	c213      	stmia	r2!, {r0, r1, r4}
    193a:	cb13      	ldmia	r3!, {r0, r1, r4}
    193c:	c213      	stmia	r2!, {r0, r1, r4}
    193e:	781b      	ldrb	r3, [r3, #0]
    1940:	7013      	strb	r3, [r2, #0]
    1942:	4643      	mov	r3, r8
    1944:	3b02      	subs	r3, #2
    1946:	46ea      	mov	sl, sp
    1948:	002f      	movs	r7, r5
    194a:	2400      	movs	r4, #0
    194c:	2b22      	cmp	r3, #34	; 0x22
    194e:	d901      	bls.n	1954 <__utoa+0x38>
    1950:	e026      	b.n	19a0 <__utoa+0x84>
    1952:	464c      	mov	r4, r9
    1954:	1c63      	adds	r3, r4, #1
    1956:	0030      	movs	r0, r6
    1958:	4641      	mov	r1, r8
    195a:	4699      	mov	r9, r3
    195c:	f001 fa7e 	bl	2e5c <____aeabi_uidivmod_from_thumb>
    1960:	4653      	mov	r3, sl
    1962:	5c5b      	ldrb	r3, [r3, r1]
    1964:	0030      	movs	r0, r6
    1966:	703b      	strb	r3, [r7, #0]
    1968:	4641      	mov	r1, r8
    196a:	f001 fa6d 	bl	2e48 <____aeabi_uidiv_from_thumb>
    196e:	3701      	adds	r7, #1
    1970:	1e06      	subs	r6, r0, #0
    1972:	d1ee      	bne.n	1952 <__utoa+0x36>
    1974:	464b      	mov	r3, r9
    1976:	54e8      	strb	r0, [r5, r3]
    1978:	2300      	movs	r3, #0
    197a:	2c00      	cmp	r4, #0
    197c:	d007      	beq.n	198e <__utoa+0x72>
    197e:	5cea      	ldrb	r2, [r5, r3]
    1980:	5d29      	ldrb	r1, [r5, r4]
    1982:	54e9      	strb	r1, [r5, r3]
    1984:	552a      	strb	r2, [r5, r4]
    1986:	3301      	adds	r3, #1
    1988:	3c01      	subs	r4, #1
    198a:	42a3      	cmp	r3, r4
    198c:	dbf7      	blt.n	197e <__utoa+0x62>
    198e:	0028      	movs	r0, r5
    1990:	b00a      	add	sp, #40	; 0x28
    1992:	bc1c      	pop	{r2, r3, r4}
    1994:	4690      	mov	r8, r2
    1996:	4699      	mov	r9, r3
    1998:	46a2      	mov	sl, r4
    199a:	bcf0      	pop	{r4, r5, r6, r7}
    199c:	bc02      	pop	{r1}
    199e:	4708      	bx	r1
    19a0:	702c      	strb	r4, [r5, #0]
    19a2:	2000      	movs	r0, #0
    19a4:	e7f4      	b.n	1990 <__utoa+0x74>
    19a6:	46c0      	nop			; (mov r8, r8)
    19a8:	00003014 	.word	0x00003014

000019ac <__locale_ctype_ptr_l>:
    19ac:	23ec      	movs	r3, #236	; 0xec
    19ae:	58c0      	ldr	r0, [r0, r3]
    19b0:	4770      	bx	lr
    19b2:	46c0      	nop			; (mov r8, r8)

000019b4 <__ascii_mbtowc>:
    19b4:	b082      	sub	sp, #8
    19b6:	2900      	cmp	r1, #0
    19b8:	d00a      	beq.n	19d0 <__ascii_mbtowc+0x1c>
    19ba:	2a00      	cmp	r2, #0
    19bc:	d00b      	beq.n	19d6 <__ascii_mbtowc+0x22>
    19be:	2b00      	cmp	r3, #0
    19c0:	d00b      	beq.n	19da <__ascii_mbtowc+0x26>
    19c2:	7813      	ldrb	r3, [r2, #0]
    19c4:	600b      	str	r3, [r1, #0]
    19c6:	7810      	ldrb	r0, [r2, #0]
    19c8:	1e43      	subs	r3, r0, #1
    19ca:	4198      	sbcs	r0, r3
    19cc:	b002      	add	sp, #8
    19ce:	4770      	bx	lr
    19d0:	a901      	add	r1, sp, #4
    19d2:	2a00      	cmp	r2, #0
    19d4:	d1f3      	bne.n	19be <__ascii_mbtowc+0xa>
    19d6:	2000      	movs	r0, #0
    19d8:	e7f8      	b.n	19cc <__ascii_mbtowc+0x18>
    19da:	2002      	movs	r0, #2
    19dc:	4240      	negs	r0, r0
    19de:	e7f5      	b.n	19cc <__ascii_mbtowc+0x18>

000019e0 <__ascii_wctomb>:
    19e0:	2900      	cmp	r1, #0
    19e2:	d004      	beq.n	19ee <__ascii_wctomb+0xe>
    19e4:	2aff      	cmp	r2, #255	; 0xff
    19e6:	d804      	bhi.n	19f2 <__ascii_wctomb+0x12>
    19e8:	2001      	movs	r0, #1
    19ea:	700a      	strb	r2, [r1, #0]
    19ec:	4770      	bx	lr
    19ee:	2000      	movs	r0, #0
    19f0:	e7fc      	b.n	19ec <__ascii_wctomb+0xc>
    19f2:	238a      	movs	r3, #138	; 0x8a
    19f4:	6003      	str	r3, [r0, #0]
    19f6:	2001      	movs	r0, #1
    19f8:	4240      	negs	r0, r0
    19fa:	e7f7      	b.n	19ec <__ascii_wctomb+0xc>

000019fc <__udivsi3>:
    19fc:	e2512001 	subs	r2, r1, #1
    1a00:	012fff1e 	bxeq	lr
    1a04:	3a000036 	bcc	1ae4 <__udivsi3+0xe8>
    1a08:	e1500001 	cmp	r0, r1
    1a0c:	9a000022 	bls	1a9c <__udivsi3+0xa0>
    1a10:	e1110002 	tst	r1, r2
    1a14:	0a000023 	beq	1aa8 <__udivsi3+0xac>
    1a18:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    1a1c:	01a01181 	lsleq	r1, r1, #3
    1a20:	03a03008 	moveq	r3, #8
    1a24:	13a03001 	movne	r3, #1
    1a28:	e3510201 	cmp	r1, #268435456	; 0x10000000
    1a2c:	31510000 	cmpcc	r1, r0
    1a30:	31a01201 	lslcc	r1, r1, #4
    1a34:	31a03203 	lslcc	r3, r3, #4
    1a38:	3afffffa 	bcc	1a28 <__udivsi3+0x2c>
    1a3c:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    1a40:	31510000 	cmpcc	r1, r0
    1a44:	31a01081 	lslcc	r1, r1, #1
    1a48:	31a03083 	lslcc	r3, r3, #1
    1a4c:	3afffffa 	bcc	1a3c <__udivsi3+0x40>
    1a50:	e3a02000 	mov	r2, #0
    1a54:	e1500001 	cmp	r0, r1
    1a58:	20400001 	subcs	r0, r0, r1
    1a5c:	21822003 	orrcs	r2, r2, r3
    1a60:	e15000a1 	cmp	r0, r1, lsr #1
    1a64:	204000a1 	subcs	r0, r0, r1, lsr #1
    1a68:	218220a3 	orrcs	r2, r2, r3, lsr #1
    1a6c:	e1500121 	cmp	r0, r1, lsr #2
    1a70:	20400121 	subcs	r0, r0, r1, lsr #2
    1a74:	21822123 	orrcs	r2, r2, r3, lsr #2
    1a78:	e15001a1 	cmp	r0, r1, lsr #3
    1a7c:	204001a1 	subcs	r0, r0, r1, lsr #3
    1a80:	218221a3 	orrcs	r2, r2, r3, lsr #3
    1a84:	e3500000 	cmp	r0, #0
    1a88:	11b03223 	lsrsne	r3, r3, #4
    1a8c:	11a01221 	lsrne	r1, r1, #4
    1a90:	1affffef 	bne	1a54 <__udivsi3+0x58>
    1a94:	e1a00002 	mov	r0, r2
    1a98:	e12fff1e 	bx	lr
    1a9c:	03a00001 	moveq	r0, #1
    1aa0:	13a00000 	movne	r0, #0
    1aa4:	e12fff1e 	bx	lr
    1aa8:	e3510801 	cmp	r1, #65536	; 0x10000
    1aac:	21a01821 	lsrcs	r1, r1, #16
    1ab0:	23a02010 	movcs	r2, #16
    1ab4:	33a02000 	movcc	r2, #0
    1ab8:	e3510c01 	cmp	r1, #256	; 0x100
    1abc:	21a01421 	lsrcs	r1, r1, #8
    1ac0:	22822008 	addcs	r2, r2, #8
    1ac4:	e3510010 	cmp	r1, #16
    1ac8:	21a01221 	lsrcs	r1, r1, #4
    1acc:	22822004 	addcs	r2, r2, #4
    1ad0:	e3510004 	cmp	r1, #4
    1ad4:	82822003 	addhi	r2, r2, #3
    1ad8:	908220a1 	addls	r2, r2, r1, lsr #1
    1adc:	e1a00230 	lsr	r0, r0, r2
    1ae0:	e12fff1e 	bx	lr
    1ae4:	e12fff1f 	bx	pc
    1ae8:	e1a00000 	nop			; (mov r0, r0)
    1aec:	e3500000 	cmp	r0, #0
    1af0:	13e00000 	mvnne	r0, #0
    1af4:	ea0004de 	b	2e74 <____aeabi_idiv0_from_arm>

00001af8 <__aeabi_uidivmod>:
    1af8:	e3510000 	cmp	r1, #0
    1afc:	0afffff8 	beq	1ae4 <__udivsi3+0xe8>
    1b00:	e92d4003 	push	{r0, r1, lr}
    1b04:	ebffffbc 	bl	19fc <__udivsi3>
    1b08:	e8bd4006 	pop	{r1, r2, lr}
    1b0c:	e0030092 	mul	r3, r2, r0
    1b10:	e0411003 	sub	r1, r1, r3
    1b14:	e12fff1e 	bx	lr

00001b18 <__aeabi_idiv0>:
    1b18:	4770      	bx	lr
    1b1a:	46c0      	nop			; (mov r8, r8)

00001b1c <__aeabi_drsub>:
    1b1c:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
    1b20:	ea000000 	b	1b28 <__adddf3>

00001b24 <__aeabi_dsub>:
    1b24:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

00001b28 <__adddf3>:
    1b28:	e92d4030 	push	{r4, r5, lr}
    1b2c:	e1a04081 	lsl	r4, r1, #1
    1b30:	e1a05083 	lsl	r5, r3, #1
    1b34:	e1340005 	teq	r4, r5
    1b38:	01300002 	teqeq	r0, r2
    1b3c:	1194c000 	orrsne	ip, r4, r0
    1b40:	1195c002 	orrsne	ip, r5, r2
    1b44:	11f0cac4 	mvnsne	ip, r4, asr #21
    1b48:	11f0cac5 	mvnsne	ip, r5, asr #21
    1b4c:	0a00008c 	beq	1d84 <__adddf3+0x25c>
    1b50:	e1a04aa4 	lsr	r4, r4, #21
    1b54:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
    1b58:	b2655000 	rsblt	r5, r5, #0
    1b5c:	da000006 	ble	1b7c <__adddf3+0x54>
    1b60:	e0844005 	add	r4, r4, r5
    1b64:	e0202002 	eor	r2, r0, r2
    1b68:	e0213003 	eor	r3, r1, r3
    1b6c:	e0220000 	eor	r0, r2, r0
    1b70:	e0231001 	eor	r1, r3, r1
    1b74:	e0202002 	eor	r2, r0, r2
    1b78:	e0213003 	eor	r3, r1, r3
    1b7c:	e3550036 	cmp	r5, #54	; 0x36
    1b80:	88bd4030 	pophi	{r4, r5, lr}
    1b84:	812fff1e 	bxhi	lr
    1b88:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    1b8c:	e1a01601 	lsl	r1, r1, #12
    1b90:	e3a0c601 	mov	ip, #1048576	; 0x100000
    1b94:	e18c1621 	orr	r1, ip, r1, lsr #12
    1b98:	0a000001 	beq	1ba4 <__adddf3+0x7c>
    1b9c:	e2700000 	rsbs	r0, r0, #0
    1ba0:	e2e11000 	rsc	r1, r1, #0
    1ba4:	e3130102 	tst	r3, #-2147483648	; 0x80000000
    1ba8:	e1a03603 	lsl	r3, r3, #12
    1bac:	e18c3623 	orr	r3, ip, r3, lsr #12
    1bb0:	0a000001 	beq	1bbc <__adddf3+0x94>
    1bb4:	e2722000 	rsbs	r2, r2, #0
    1bb8:	e2e33000 	rsc	r3, r3, #0
    1bbc:	e1340005 	teq	r4, r5
    1bc0:	0a000069 	beq	1d6c <__adddf3+0x244>
    1bc4:	e2444001 	sub	r4, r4, #1
    1bc8:	e275e020 	rsbs	lr, r5, #32
    1bcc:	ba000005 	blt	1be8 <__adddf3+0xc0>
    1bd0:	e1a0ce12 	lsl	ip, r2, lr
    1bd4:	e0900532 	adds	r0, r0, r2, lsr r5
    1bd8:	e2a11000 	adc	r1, r1, #0
    1bdc:	e0900e13 	adds	r0, r0, r3, lsl lr
    1be0:	e0b11553 	adcs	r1, r1, r3, asr r5
    1be4:	ea000006 	b	1c04 <__adddf3+0xdc>
    1be8:	e2455020 	sub	r5, r5, #32
    1bec:	e28ee020 	add	lr, lr, #32
    1bf0:	e3520001 	cmp	r2, #1
    1bf4:	e1a0ce13 	lsl	ip, r3, lr
    1bf8:	238cc002 	orrcs	ip, ip, #2
    1bfc:	e0900553 	adds	r0, r0, r3, asr r5
    1c00:	e0b11fc3 	adcs	r1, r1, r3, asr #31
    1c04:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    1c08:	5a000002 	bpl	1c18 <__adddf3+0xf0>
    1c0c:	e27cc000 	rsbs	ip, ip, #0
    1c10:	e2f00000 	rscs	r0, r0, #0
    1c14:	e2e11000 	rsc	r1, r1, #0
    1c18:	e3510601 	cmp	r1, #1048576	; 0x100000
    1c1c:	3a00000f 	bcc	1c60 <__adddf3+0x138>
    1c20:	e3510602 	cmp	r1, #2097152	; 0x200000
    1c24:	3a000006 	bcc	1c44 <__adddf3+0x11c>
    1c28:	e1b010a1 	lsrs	r1, r1, #1
    1c2c:	e1b00060 	rrxs	r0, r0
    1c30:	e1a0c06c 	rrx	ip, ip
    1c34:	e2844001 	add	r4, r4, #1
    1c38:	e1a02a84 	lsl	r2, r4, #21
    1c3c:	e3720501 	cmn	r2, #4194304	; 0x400000
    1c40:	2a00006b 	bcs	1df4 <__adddf3+0x2cc>
    1c44:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    1c48:	01b0c0a0 	lsrseq	ip, r0, #1
    1c4c:	e2b00000 	adcs	r0, r0, #0
    1c50:	e0a11a04 	adc	r1, r1, r4, lsl #20
    1c54:	e1811005 	orr	r1, r1, r5
    1c58:	e8bd4030 	pop	{r4, r5, lr}
    1c5c:	e12fff1e 	bx	lr
    1c60:	e1b0c08c 	lsls	ip, ip, #1
    1c64:	e0b00000 	adcs	r0, r0, r0
    1c68:	e0a11001 	adc	r1, r1, r1
    1c6c:	e3110601 	tst	r1, #1048576	; 0x100000
    1c70:	e2444001 	sub	r4, r4, #1
    1c74:	1afffff2 	bne	1c44 <__adddf3+0x11c>
    1c78:	e3310000 	teq	r1, #0
    1c7c:	13a03014 	movne	r3, #20
    1c80:	03a03034 	moveq	r3, #52	; 0x34
    1c84:	01a01000 	moveq	r1, r0
    1c88:	03a00000 	moveq	r0, #0
    1c8c:	e1a02001 	mov	r2, r1
    1c90:	e3520801 	cmp	r2, #65536	; 0x10000
    1c94:	21a02822 	lsrcs	r2, r2, #16
    1c98:	22433010 	subcs	r3, r3, #16
    1c9c:	e3520c01 	cmp	r2, #256	; 0x100
    1ca0:	21a02422 	lsrcs	r2, r2, #8
    1ca4:	22433008 	subcs	r3, r3, #8
    1ca8:	e3520010 	cmp	r2, #16
    1cac:	21a02222 	lsrcs	r2, r2, #4
    1cb0:	22433004 	subcs	r3, r3, #4
    1cb4:	e3520004 	cmp	r2, #4
    1cb8:	22433002 	subcs	r3, r3, #2
    1cbc:	304330a2 	subcc	r3, r3, r2, lsr #1
    1cc0:	e04331a2 	sub	r3, r3, r2, lsr #3
    1cc4:	e2532020 	subs	r2, r3, #32
    1cc8:	aa000007 	bge	1cec <__adddf3+0x1c4>
    1ccc:	e292200c 	adds	r2, r2, #12
    1cd0:	da000004 	ble	1ce8 <__adddf3+0x1c0>
    1cd4:	e282c014 	add	ip, r2, #20
    1cd8:	e262200c 	rsb	r2, r2, #12
    1cdc:	e1a00c11 	lsl	r0, r1, ip
    1ce0:	e1a01231 	lsr	r1, r1, r2
    1ce4:	ea000004 	b	1cfc <__adddf3+0x1d4>
    1ce8:	e2822014 	add	r2, r2, #20
    1cec:	d262c020 	rsble	ip, r2, #32
    1cf0:	e1a01211 	lsl	r1, r1, r2
    1cf4:	d1811c30 	orrle	r1, r1, r0, lsr ip
    1cf8:	d1a00210 	lslle	r0, r0, r2
    1cfc:	e0544003 	subs	r4, r4, r3
    1d00:	a0811a04 	addge	r1, r1, r4, lsl #20
    1d04:	a1811005 	orrge	r1, r1, r5
    1d08:	a8bd4030 	popge	{r4, r5, lr}
    1d0c:	a12fff1e 	bxge	lr
    1d10:	e1e04004 	mvn	r4, r4
    1d14:	e254401f 	subs	r4, r4, #31
    1d18:	aa00000f 	bge	1d5c <__adddf3+0x234>
    1d1c:	e294400c 	adds	r4, r4, #12
    1d20:	ca000006 	bgt	1d40 <__adddf3+0x218>
    1d24:	e2844014 	add	r4, r4, #20
    1d28:	e2642020 	rsb	r2, r4, #32
    1d2c:	e1a00430 	lsr	r0, r0, r4
    1d30:	e1800211 	orr	r0, r0, r1, lsl r2
    1d34:	e1851431 	orr	r1, r5, r1, lsr r4
    1d38:	e8bd4030 	pop	{r4, r5, lr}
    1d3c:	e12fff1e 	bx	lr
    1d40:	e264400c 	rsb	r4, r4, #12
    1d44:	e2642020 	rsb	r2, r4, #32
    1d48:	e1a00230 	lsr	r0, r0, r2
    1d4c:	e1800411 	orr	r0, r0, r1, lsl r4
    1d50:	e1a01005 	mov	r1, r5
    1d54:	e8bd4030 	pop	{r4, r5, lr}
    1d58:	e12fff1e 	bx	lr
    1d5c:	e1a00431 	lsr	r0, r1, r4
    1d60:	e1a01005 	mov	r1, r5
    1d64:	e8bd4030 	pop	{r4, r5, lr}
    1d68:	e12fff1e 	bx	lr
    1d6c:	e3340000 	teq	r4, #0
    1d70:	e2233601 	eor	r3, r3, #1048576	; 0x100000
    1d74:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    1d78:	02844001 	addeq	r4, r4, #1
    1d7c:	12455001 	subne	r5, r5, #1
    1d80:	eaffff8f 	b	1bc4 <__adddf3+0x9c>
    1d84:	e1f0cac4 	mvns	ip, r4, asr #21
    1d88:	11f0cac5 	mvnsne	ip, r5, asr #21
    1d8c:	0a00001d 	beq	1e08 <__adddf3+0x2e0>
    1d90:	e1340005 	teq	r4, r5
    1d94:	01300002 	teqeq	r0, r2
    1d98:	0a000004 	beq	1db0 <__adddf3+0x288>
    1d9c:	e194c000 	orrs	ip, r4, r0
    1da0:	01a01003 	moveq	r1, r3
    1da4:	01a00002 	moveq	r0, r2
    1da8:	e8bd4030 	pop	{r4, r5, lr}
    1dac:	e12fff1e 	bx	lr
    1db0:	e1310003 	teq	r1, r3
    1db4:	13a01000 	movne	r1, #0
    1db8:	13a00000 	movne	r0, #0
    1dbc:	18bd4030 	popne	{r4, r5, lr}
    1dc0:	112fff1e 	bxne	lr
    1dc4:	e1b0caa4 	lsrs	ip, r4, #21
    1dc8:	1a000004 	bne	1de0 <__adddf3+0x2b8>
    1dcc:	e1b00080 	lsls	r0, r0, #1
    1dd0:	e0b11001 	adcs	r1, r1, r1
    1dd4:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
    1dd8:	e8bd4030 	pop	{r4, r5, lr}
    1ddc:	e12fff1e 	bx	lr
    1de0:	e2944501 	adds	r4, r4, #4194304	; 0x400000
    1de4:	32811601 	addcc	r1, r1, #1048576	; 0x100000
    1de8:	38bd4030 	popcc	{r4, r5, lr}
    1dec:	312fff1e 	bxcc	lr
    1df0:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    1df4:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
    1df8:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    1dfc:	e3a00000 	mov	r0, #0
    1e00:	e8bd4030 	pop	{r4, r5, lr}
    1e04:	e12fff1e 	bx	lr
    1e08:	e1f0cac4 	mvns	ip, r4, asr #21
    1e0c:	11a01003 	movne	r1, r3
    1e10:	11a00002 	movne	r0, r2
    1e14:	01f0cac5 	mvnseq	ip, r5, asr #21
    1e18:	11a03001 	movne	r3, r1
    1e1c:	11a02000 	movne	r2, r0
    1e20:	e1904601 	orrs	r4, r0, r1, lsl #12
    1e24:	01925603 	orrseq	r5, r2, r3, lsl #12
    1e28:	01310003 	teqeq	r1, r3
    1e2c:	13811702 	orrne	r1, r1, #524288	; 0x80000
    1e30:	e8bd4030 	pop	{r4, r5, lr}
    1e34:	e12fff1e 	bx	lr

00001e38 <__aeabi_ui2d>:
    1e38:	e3300000 	teq	r0, #0
    1e3c:	03a01000 	moveq	r1, #0
    1e40:	012fff1e 	bxeq	lr
    1e44:	e92d4030 	push	{r4, r5, lr}
    1e48:	e3a04b01 	mov	r4, #1024	; 0x400
    1e4c:	e2844032 	add	r4, r4, #50	; 0x32
    1e50:	e3a05000 	mov	r5, #0
    1e54:	e3a01000 	mov	r1, #0
    1e58:	eaffff86 	b	1c78 <__adddf3+0x150>

00001e5c <__aeabi_i2d>:
    1e5c:	e3300000 	teq	r0, #0
    1e60:	03a01000 	moveq	r1, #0
    1e64:	012fff1e 	bxeq	lr
    1e68:	e92d4030 	push	{r4, r5, lr}
    1e6c:	e3a04b01 	mov	r4, #1024	; 0x400
    1e70:	e2844032 	add	r4, r4, #50	; 0x32
    1e74:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
    1e78:	42600000 	rsbmi	r0, r0, #0
    1e7c:	e3a01000 	mov	r1, #0
    1e80:	eaffff7c 	b	1c78 <__adddf3+0x150>

00001e84 <__aeabi_f2d>:
    1e84:	e1b02080 	lsls	r2, r0, #1
    1e88:	e1a011c2 	asr	r1, r2, #3
    1e8c:	e1a01061 	rrx	r1, r1
    1e90:	e1a00e02 	lsl	r0, r2, #28
    1e94:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
    1e98:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    1e9c:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
    1ea0:	112fff1e 	bxne	lr
    1ea4:	e3320000 	teq	r2, #0
    1ea8:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    1eac:	012fff1e 	bxeq	lr
    1eb0:	e92d4030 	push	{r4, r5, lr}
    1eb4:	e3a04d0e 	mov	r4, #896	; 0x380
    1eb8:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    1ebc:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    1ec0:	eaffff6c 	b	1c78 <__adddf3+0x150>

00001ec4 <__aeabi_ul2d>:
    1ec4:	e1902001 	orrs	r2, r0, r1
    1ec8:	012fff1e 	bxeq	lr
    1ecc:	e92d4030 	push	{r4, r5, lr}
    1ed0:	e3a05000 	mov	r5, #0
    1ed4:	ea000006 	b	1ef4 <__aeabi_l2d+0x1c>

00001ed8 <__aeabi_l2d>:
    1ed8:	e1902001 	orrs	r2, r0, r1
    1edc:	012fff1e 	bxeq	lr
    1ee0:	e92d4030 	push	{r4, r5, lr}
    1ee4:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
    1ee8:	5a000001 	bpl	1ef4 <__aeabi_l2d+0x1c>
    1eec:	e2700000 	rsbs	r0, r0, #0
    1ef0:	e2e11000 	rsc	r1, r1, #0
    1ef4:	e3a04b01 	mov	r4, #1024	; 0x400
    1ef8:	e2844032 	add	r4, r4, #50	; 0x32
    1efc:	e1b0cb21 	lsrs	ip, r1, #22
    1f00:	0affff44 	beq	1c18 <__adddf3+0xf0>
    1f04:	e3a02003 	mov	r2, #3
    1f08:	e1b0c1ac 	lsrs	ip, ip, #3
    1f0c:	12822003 	addne	r2, r2, #3
    1f10:	e1b0c1ac 	lsrs	ip, ip, #3
    1f14:	12822003 	addne	r2, r2, #3
    1f18:	e08221ac 	add	r2, r2, ip, lsr #3
    1f1c:	e2623020 	rsb	r3, r2, #32
    1f20:	e1a0c310 	lsl	ip, r0, r3
    1f24:	e1a00230 	lsr	r0, r0, r2
    1f28:	e1800311 	orr	r0, r0, r1, lsl r3
    1f2c:	e1a01231 	lsr	r1, r1, r2
    1f30:	e0844002 	add	r4, r4, r2
    1f34:	eaffff37 	b	1c18 <__adddf3+0xf0>

00001f38 <__aeabi_dmul>:
    1f38:	e92d4070 	push	{r4, r5, r6, lr}
    1f3c:	e3a0c0ff 	mov	ip, #255	; 0xff
    1f40:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    1f44:	e01c4a21 	ands	r4, ip, r1, lsr #20
    1f48:	101c5a23 	andsne	r5, ip, r3, lsr #20
    1f4c:	1134000c 	teqne	r4, ip
    1f50:	1135000c 	teqne	r5, ip
    1f54:	0b000075 	bleq	2130 <__aeabi_dmul+0x1f8>
    1f58:	e0844005 	add	r4, r4, r5
    1f5c:	e0216003 	eor	r6, r1, r3
    1f60:	e1c11a8c 	bic	r1, r1, ip, lsl #21
    1f64:	e1c33a8c 	bic	r3, r3, ip, lsl #21
    1f68:	e1905601 	orrs	r5, r0, r1, lsl #12
    1f6c:	11925603 	orrsne	r5, r2, r3, lsl #12
    1f70:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    1f74:	e3833601 	orr	r3, r3, #1048576	; 0x100000
    1f78:	0a00001d 	beq	1ff4 <__aeabi_dmul+0xbc>
    1f7c:	e08ec290 	umull	ip, lr, r0, r2
    1f80:	e3a05000 	mov	r5, #0
    1f84:	e0a5e291 	umlal	lr, r5, r1, r2
    1f88:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
    1f8c:	e0a5e390 	umlal	lr, r5, r0, r3
    1f90:	e3a06000 	mov	r6, #0
    1f94:	e0a65391 	umlal	r5, r6, r1, r3
    1f98:	e33c0000 	teq	ip, #0
    1f9c:	138ee001 	orrne	lr, lr, #1
    1fa0:	e24440ff 	sub	r4, r4, #255	; 0xff
    1fa4:	e3560c02 	cmp	r6, #512	; 0x200
    1fa8:	e2c44c03 	sbc	r4, r4, #768	; 0x300
    1fac:	2a000002 	bcs	1fbc <__aeabi_dmul+0x84>
    1fb0:	e1b0e08e 	lsls	lr, lr, #1
    1fb4:	e0b55005 	adcs	r5, r5, r5
    1fb8:	e0a66006 	adc	r6, r6, r6
    1fbc:	e1821586 	orr	r1, r2, r6, lsl #11
    1fc0:	e1811aa5 	orr	r1, r1, r5, lsr #21
    1fc4:	e1a00585 	lsl	r0, r5, #11
    1fc8:	e1800aae 	orr	r0, r0, lr, lsr #21
    1fcc:	e1a0e58e 	lsl	lr, lr, #11
    1fd0:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    1fd4:	835c0c07 	cmphi	ip, #1792	; 0x700
    1fd8:	8a000011 	bhi	2024 <__aeabi_dmul+0xec>
    1fdc:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
    1fe0:	01b0e0a0 	lsrseq	lr, r0, #1
    1fe4:	e2b00000 	adcs	r0, r0, #0
    1fe8:	e0a11a04 	adc	r1, r1, r4, lsl #20
    1fec:	e8bd4070 	pop	{r4, r5, r6, lr}
    1ff0:	e12fff1e 	bx	lr
    1ff4:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
    1ff8:	e1861001 	orr	r1, r6, r1
    1ffc:	e1800002 	orr	r0, r0, r2
    2000:	e0211003 	eor	r1, r1, r3
    2004:	e05440ac 	subs	r4, r4, ip, lsr #1
    2008:	c074500c 	rsbsgt	r5, r4, ip
    200c:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    2010:	c8bd4070 	popgt	{r4, r5, r6, lr}
    2014:	c12fff1e 	bxgt	lr
    2018:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    201c:	e3a0e000 	mov	lr, #0
    2020:	e2544001 	subs	r4, r4, #1
    2024:	ca00005d 	bgt	21a0 <__aeabi_dmul+0x268>
    2028:	e3740036 	cmn	r4, #54	; 0x36
    202c:	d3a00000 	movle	r0, #0
    2030:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
    2034:	d8bd4070 	pople	{r4, r5, r6, lr}
    2038:	d12fff1e 	bxle	lr
    203c:	e2644000 	rsb	r4, r4, #0
    2040:	e2544020 	subs	r4, r4, #32
    2044:	aa00001a 	bge	20b4 <__aeabi_dmul+0x17c>
    2048:	e294400c 	adds	r4, r4, #12
    204c:	ca00000c 	bgt	2084 <__aeabi_dmul+0x14c>
    2050:	e2844014 	add	r4, r4, #20
    2054:	e2645020 	rsb	r5, r4, #32
    2058:	e1a03510 	lsl	r3, r0, r5
    205c:	e1a00430 	lsr	r0, r0, r4
    2060:	e1800511 	orr	r0, r0, r1, lsl r5
    2064:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
    2068:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    206c:	e0900fa3 	adds	r0, r0, r3, lsr #31
    2070:	e0a21431 	adc	r1, r2, r1, lsr r4
    2074:	e19ee083 	orrs	lr, lr, r3, lsl #1
    2078:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    207c:	e8bd4070 	pop	{r4, r5, r6, lr}
    2080:	e12fff1e 	bx	lr
    2084:	e264400c 	rsb	r4, r4, #12
    2088:	e2645020 	rsb	r5, r4, #32
    208c:	e1a03410 	lsl	r3, r0, r4
    2090:	e1a00530 	lsr	r0, r0, r5
    2094:	e1800411 	orr	r0, r0, r1, lsl r4
    2098:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    209c:	e0900fa3 	adds	r0, r0, r3, lsr #31
    20a0:	e2a11000 	adc	r1, r1, #0
    20a4:	e19ee083 	orrs	lr, lr, r3, lsl #1
    20a8:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    20ac:	e8bd4070 	pop	{r4, r5, r6, lr}
    20b0:	e12fff1e 	bx	lr
    20b4:	e2645020 	rsb	r5, r4, #32
    20b8:	e18ee510 	orr	lr, lr, r0, lsl r5
    20bc:	e1a03430 	lsr	r3, r0, r4
    20c0:	e1833511 	orr	r3, r3, r1, lsl r5
    20c4:	e1a00431 	lsr	r0, r1, r4
    20c8:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    20cc:	e1c00431 	bic	r0, r0, r1, lsr r4
    20d0:	e0800fa3 	add	r0, r0, r3, lsr #31
    20d4:	e19ee083 	orrs	lr, lr, r3, lsl #1
    20d8:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    20dc:	e8bd4070 	pop	{r4, r5, r6, lr}
    20e0:	e12fff1e 	bx	lr
    20e4:	e3340000 	teq	r4, #0
    20e8:	1a000008 	bne	2110 <__aeabi_dmul+0x1d8>
    20ec:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
    20f0:	e1b00080 	lsls	r0, r0, #1
    20f4:	e0a11001 	adc	r1, r1, r1
    20f8:	e3110601 	tst	r1, #1048576	; 0x100000
    20fc:	02444001 	subeq	r4, r4, #1
    2100:	0afffffa 	beq	20f0 <__aeabi_dmul+0x1b8>
    2104:	e1811006 	orr	r1, r1, r6
    2108:	e3350000 	teq	r5, #0
    210c:	112fff1e 	bxne	lr
    2110:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
    2114:	e1b02082 	lsls	r2, r2, #1
    2118:	e0a33003 	adc	r3, r3, r3
    211c:	e3130601 	tst	r3, #1048576	; 0x100000
    2120:	02455001 	subeq	r5, r5, #1
    2124:	0afffffa 	beq	2114 <__aeabi_dmul+0x1dc>
    2128:	e1833006 	orr	r3, r3, r6
    212c:	e12fff1e 	bx	lr
    2130:	e134000c 	teq	r4, ip
    2134:	e00c5a23 	and	r5, ip, r3, lsr #20
    2138:	1135000c 	teqne	r5, ip
    213c:	0a000007 	beq	2160 <__aeabi_dmul+0x228>
    2140:	e1906081 	orrs	r6, r0, r1, lsl #1
    2144:	11926083 	orrsne	r6, r2, r3, lsl #1
    2148:	1affffe5 	bne	20e4 <__aeabi_dmul+0x1ac>
    214c:	e0211003 	eor	r1, r1, r3
    2150:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    2154:	e3a00000 	mov	r0, #0
    2158:	e8bd4070 	pop	{r4, r5, r6, lr}
    215c:	e12fff1e 	bx	lr
    2160:	e1906081 	orrs	r6, r0, r1, lsl #1
    2164:	01a00002 	moveq	r0, r2
    2168:	01a01003 	moveq	r1, r3
    216c:	11926083 	orrsne	r6, r2, r3, lsl #1
    2170:	0a000010 	beq	21b8 <__aeabi_dmul+0x280>
    2174:	e134000c 	teq	r4, ip
    2178:	1a000001 	bne	2184 <__aeabi_dmul+0x24c>
    217c:	e1906601 	orrs	r6, r0, r1, lsl #12
    2180:	1a00000c 	bne	21b8 <__aeabi_dmul+0x280>
    2184:	e135000c 	teq	r5, ip
    2188:	1a000003 	bne	219c <__aeabi_dmul+0x264>
    218c:	e1926603 	orrs	r6, r2, r3, lsl #12
    2190:	11a00002 	movne	r0, r2
    2194:	11a01003 	movne	r1, r3
    2198:	1a000006 	bne	21b8 <__aeabi_dmul+0x280>
    219c:	e0211003 	eor	r1, r1, r3
    21a0:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    21a4:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    21a8:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    21ac:	e3a00000 	mov	r0, #0
    21b0:	e8bd4070 	pop	{r4, r5, r6, lr}
    21b4:	e12fff1e 	bx	lr
    21b8:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    21bc:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
    21c0:	e8bd4070 	pop	{r4, r5, r6, lr}
    21c4:	e12fff1e 	bx	lr

000021c8 <__aeabi_ddiv>:
    21c8:	e92d4070 	push	{r4, r5, r6, lr}
    21cc:	e3a0c0ff 	mov	ip, #255	; 0xff
    21d0:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    21d4:	e01c4a21 	ands	r4, ip, r1, lsr #20
    21d8:	101c5a23 	andsne	r5, ip, r3, lsr #20
    21dc:	1134000c 	teqne	r4, ip
    21e0:	1135000c 	teqne	r5, ip
    21e4:	0b00005e 	bleq	2364 <__aeabi_ddiv+0x19c>
    21e8:	e0444005 	sub	r4, r4, r5
    21ec:	e021e003 	eor	lr, r1, r3
    21f0:	e1925603 	orrs	r5, r2, r3, lsl #12
    21f4:	e1a01601 	lsl	r1, r1, #12
    21f8:	0a00004c 	beq	2330 <__aeabi_ddiv+0x168>
    21fc:	e1a03603 	lsl	r3, r3, #12
    2200:	e3a05201 	mov	r5, #268435456	; 0x10000000
    2204:	e1853223 	orr	r3, r5, r3, lsr #4
    2208:	e1833c22 	orr	r3, r3, r2, lsr #24
    220c:	e1a02402 	lsl	r2, r2, #8
    2210:	e1855221 	orr	r5, r5, r1, lsr #4
    2214:	e1855c20 	orr	r5, r5, r0, lsr #24
    2218:	e1a06400 	lsl	r6, r0, #8
    221c:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
    2220:	e1550003 	cmp	r5, r3
    2224:	01560002 	cmpeq	r6, r2
    2228:	e2a440fd 	adc	r4, r4, #253	; 0xfd
    222c:	e2844c03 	add	r4, r4, #768	; 0x300
    2230:	2a000001 	bcs	223c <__aeabi_ddiv+0x74>
    2234:	e1b030a3 	lsrs	r3, r3, #1
    2238:	e1a02062 	rrx	r2, r2
    223c:	e0566002 	subs	r6, r6, r2
    2240:	e0c55003 	sbc	r5, r5, r3
    2244:	e1b030a3 	lsrs	r3, r3, #1
    2248:	e1a02062 	rrx	r2, r2
    224c:	e3a00601 	mov	r0, #1048576	; 0x100000
    2250:	e3a0c702 	mov	ip, #524288	; 0x80000
    2254:	e056e002 	subs	lr, r6, r2
    2258:	e0d5e003 	sbcs	lr, r5, r3
    225c:	20466002 	subcs	r6, r6, r2
    2260:	21a0500e 	movcs	r5, lr
    2264:	2180000c 	orrcs	r0, r0, ip
    2268:	e1b030a3 	lsrs	r3, r3, #1
    226c:	e1a02062 	rrx	r2, r2
    2270:	e056e002 	subs	lr, r6, r2
    2274:	e0d5e003 	sbcs	lr, r5, r3
    2278:	20466002 	subcs	r6, r6, r2
    227c:	21a0500e 	movcs	r5, lr
    2280:	218000ac 	orrcs	r0, r0, ip, lsr #1
    2284:	e1b030a3 	lsrs	r3, r3, #1
    2288:	e1a02062 	rrx	r2, r2
    228c:	e056e002 	subs	lr, r6, r2
    2290:	e0d5e003 	sbcs	lr, r5, r3
    2294:	20466002 	subcs	r6, r6, r2
    2298:	21a0500e 	movcs	r5, lr
    229c:	2180012c 	orrcs	r0, r0, ip, lsr #2
    22a0:	e1b030a3 	lsrs	r3, r3, #1
    22a4:	e1a02062 	rrx	r2, r2
    22a8:	e056e002 	subs	lr, r6, r2
    22ac:	e0d5e003 	sbcs	lr, r5, r3
    22b0:	20466002 	subcs	r6, r6, r2
    22b4:	21a0500e 	movcs	r5, lr
    22b8:	218001ac 	orrcs	r0, r0, ip, lsr #3
    22bc:	e195e006 	orrs	lr, r5, r6
    22c0:	0a00000d 	beq	22fc <__aeabi_ddiv+0x134>
    22c4:	e1a05205 	lsl	r5, r5, #4
    22c8:	e1855e26 	orr	r5, r5, r6, lsr #28
    22cc:	e1a06206 	lsl	r6, r6, #4
    22d0:	e1a03183 	lsl	r3, r3, #3
    22d4:	e1833ea2 	orr	r3, r3, r2, lsr #29
    22d8:	e1a02182 	lsl	r2, r2, #3
    22dc:	e1b0c22c 	lsrs	ip, ip, #4
    22e0:	1affffdb 	bne	2254 <__aeabi_ddiv+0x8c>
    22e4:	e3110601 	tst	r1, #1048576	; 0x100000
    22e8:	1a000006 	bne	2308 <__aeabi_ddiv+0x140>
    22ec:	e1811000 	orr	r1, r1, r0
    22f0:	e3a00000 	mov	r0, #0
    22f4:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
    22f8:	eaffffd5 	b	2254 <__aeabi_ddiv+0x8c>
    22fc:	e3110601 	tst	r1, #1048576	; 0x100000
    2300:	01811000 	orreq	r1, r1, r0
    2304:	03a00000 	moveq	r0, #0
    2308:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    230c:	835c0c07 	cmphi	ip, #1792	; 0x700
    2310:	8affff43 	bhi	2024 <__aeabi_dmul+0xec>
    2314:	e055c003 	subs	ip, r5, r3
    2318:	0056c002 	subseq	ip, r6, r2
    231c:	01b0c0a0 	lsrseq	ip, r0, #1
    2320:	e2b00000 	adcs	r0, r0, #0
    2324:	e0a11a04 	adc	r1, r1, r4, lsl #20
    2328:	e8bd4070 	pop	{r4, r5, r6, lr}
    232c:	e12fff1e 	bx	lr
    2330:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
    2334:	e18e1621 	orr	r1, lr, r1, lsr #12
    2338:	e09440ac 	adds	r4, r4, ip, lsr #1
    233c:	c074500c 	rsbsgt	r5, r4, ip
    2340:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    2344:	c8bd4070 	popgt	{r4, r5, r6, lr}
    2348:	c12fff1e 	bxgt	lr
    234c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    2350:	e3a0e000 	mov	lr, #0
    2354:	e2544001 	subs	r4, r4, #1
    2358:	eaffff31 	b	2024 <__aeabi_dmul+0xec>
    235c:	e185e006 	orr	lr, r5, r6
    2360:	eaffff2f 	b	2024 <__aeabi_dmul+0xec>
    2364:	e00c5a23 	and	r5, ip, r3, lsr #20
    2368:	e134000c 	teq	r4, ip
    236c:	0135000c 	teqeq	r5, ip
    2370:	0affff90 	beq	21b8 <__aeabi_dmul+0x280>
    2374:	e134000c 	teq	r4, ip
    2378:	1a000006 	bne	2398 <__aeabi_ddiv+0x1d0>
    237c:	e1904601 	orrs	r4, r0, r1, lsl #12
    2380:	1affff8c 	bne	21b8 <__aeabi_dmul+0x280>
    2384:	e135000c 	teq	r5, ip
    2388:	1affff83 	bne	219c <__aeabi_dmul+0x264>
    238c:	e1a00002 	mov	r0, r2
    2390:	e1a01003 	mov	r1, r3
    2394:	eaffff87 	b	21b8 <__aeabi_dmul+0x280>
    2398:	e135000c 	teq	r5, ip
    239c:	1a000004 	bne	23b4 <__aeabi_ddiv+0x1ec>
    23a0:	e1925603 	orrs	r5, r2, r3, lsl #12
    23a4:	0affff68 	beq	214c <__aeabi_dmul+0x214>
    23a8:	e1a00002 	mov	r0, r2
    23ac:	e1a01003 	mov	r1, r3
    23b0:	eaffff80 	b	21b8 <__aeabi_dmul+0x280>
    23b4:	e1906081 	orrs	r6, r0, r1, lsl #1
    23b8:	11926083 	orrsne	r6, r2, r3, lsl #1
    23bc:	1affff48 	bne	20e4 <__aeabi_dmul+0x1ac>
    23c0:	e1904081 	orrs	r4, r0, r1, lsl #1
    23c4:	1affff74 	bne	219c <__aeabi_dmul+0x264>
    23c8:	e1925083 	orrs	r5, r2, r3, lsl #1
    23cc:	1affff5e 	bne	214c <__aeabi_dmul+0x214>
    23d0:	eaffff78 	b	21b8 <__aeabi_dmul+0x280>

000023d4 <__aeabi_d2iz>:
    23d4:	e1a02081 	lsl	r2, r1, #1
    23d8:	e2922602 	adds	r2, r2, #2097152	; 0x200000
    23dc:	2a00000c 	bcs	2414 <__aeabi_d2iz+0x40>
    23e0:	5a000009 	bpl	240c <__aeabi_d2iz+0x38>
    23e4:	e3e03e3e 	mvn	r3, #992	; 0x3e0
    23e8:	e0532ac2 	subs	r2, r3, r2, asr #21
    23ec:	9a00000a 	bls	241c <__aeabi_d2iz+0x48>
    23f0:	e1a03581 	lsl	r3, r1, #11
    23f4:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    23f8:	e1833aa0 	orr	r3, r3, r0, lsr #21
    23fc:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    2400:	e1a00233 	lsr	r0, r3, r2
    2404:	12600000 	rsbne	r0, r0, #0
    2408:	e12fff1e 	bx	lr
    240c:	e3a00000 	mov	r0, #0
    2410:	e12fff1e 	bx	lr
    2414:	e1900601 	orrs	r0, r0, r1, lsl #12
    2418:	1a000002 	bne	2428 <__aeabi_d2iz+0x54>
    241c:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
    2420:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    2424:	e12fff1e 	bx	lr
    2428:	e3a00000 	mov	r0, #0
    242c:	e12fff1e 	bx	lr

00002430 <__aeabi_d2f>:
    2430:	e1a02081 	lsl	r2, r1, #1
    2434:	e2523207 	subs	r3, r2, #1879048192	; 0x70000000
    2438:	2253c602 	subscs	ip, r3, #2097152	; 0x200000
    243c:	227cc57f 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    2440:	9a000006 	bls	2460 <__aeabi_d2f+0x30>
    2444:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
    2448:	e1a02180 	lsl	r2, r0, #3
    244c:	e18c0ea0 	orr	r0, ip, r0, lsr #29
    2450:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
    2454:	e0a00103 	adc	r0, r0, r3, lsl #2
    2458:	03c00001 	biceq	r0, r0, #1
    245c:	e12fff1e 	bx	lr
    2460:	e3110101 	tst	r1, #1073741824	; 0x40000000
    2464:	1a00000f 	bne	24a8 <__aeabi_d2f+0x78>
    2468:	e293262e 	adds	r2, r3, #48234496	; 0x2e00000
    246c:	b2010102 	andlt	r0, r1, #-2147483648	; 0x80000000
    2470:	b12fff1e 	bxlt	lr
    2474:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    2478:	e1a02aa2 	lsr	r2, r2, #21
    247c:	e2622018 	rsb	r2, r2, #24
    2480:	e262c020 	rsb	ip, r2, #32
    2484:	e1b03c10 	lsls	r3, r0, ip
    2488:	e1a00230 	lsr	r0, r0, r2
    248c:	13800001 	orrne	r0, r0, #1
    2490:	e1a03581 	lsl	r3, r1, #11
    2494:	e1a035a3 	lsr	r3, r3, #11
    2498:	e1800c13 	orr	r0, r0, r3, lsl ip
    249c:	e1a03233 	lsr	r3, r3, r2
    24a0:	e1a03083 	lsl	r3, r3, #1
    24a4:	eaffffe6 	b	2444 <__aeabi_d2f+0x14>
    24a8:	e1f03ac2 	mvns	r3, r2, asr #21
    24ac:	1a000003 	bne	24c0 <__aeabi_d2f+0x90>
    24b0:	e1903601 	orrs	r3, r0, r1, lsl #12
    24b4:	13a0047f 	movne	r0, #2130706432	; 0x7f000000
    24b8:	13800503 	orrne	r0, r0, #12582912	; 0xc00000
    24bc:	112fff1e 	bxne	lr
    24c0:	e2010102 	and	r0, r1, #-2147483648	; 0x80000000
    24c4:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    24c8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    24cc:	e12fff1e 	bx	lr

000024d0 <__aeabi_frsub>:
    24d0:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
    24d4:	ea000000 	b	24dc <__addsf3>

000024d8 <__aeabi_fsub>:
    24d8:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

000024dc <__addsf3>:
    24dc:	e1b02080 	lsls	r2, r0, #1
    24e0:	11b03081 	lslsne	r3, r1, #1
    24e4:	11320003 	teqne	r2, r3
    24e8:	11f0cc42 	mvnsne	ip, r2, asr #24
    24ec:	11f0cc43 	mvnsne	ip, r3, asr #24
    24f0:	0a000047 	beq	2614 <__addsf3+0x138>
    24f4:	e1a02c22 	lsr	r2, r2, #24
    24f8:	e0723c23 	rsbs	r3, r2, r3, lsr #24
    24fc:	c0822003 	addgt	r2, r2, r3
    2500:	c0201001 	eorgt	r1, r0, r1
    2504:	c0210000 	eorgt	r0, r1, r0
    2508:	c0201001 	eorgt	r1, r0, r1
    250c:	b2633000 	rsblt	r3, r3, #0
    2510:	e3530019 	cmp	r3, #25
    2514:	812fff1e 	bxhi	lr
    2518:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    251c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    2520:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
    2524:	12600000 	rsbne	r0, r0, #0
    2528:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    252c:	e3811502 	orr	r1, r1, #8388608	; 0x800000
    2530:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
    2534:	12611000 	rsbne	r1, r1, #0
    2538:	e1320003 	teq	r2, r3
    253c:	0a00002e 	beq	25fc <__addsf3+0x120>
    2540:	e2422001 	sub	r2, r2, #1
    2544:	e0900351 	adds	r0, r0, r1, asr r3
    2548:	e2633020 	rsb	r3, r3, #32
    254c:	e1a01311 	lsl	r1, r1, r3
    2550:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
    2554:	5a000001 	bpl	2560 <__addsf3+0x84>
    2558:	e2711000 	rsbs	r1, r1, #0
    255c:	e2e00000 	rsc	r0, r0, #0
    2560:	e3500502 	cmp	r0, #8388608	; 0x800000
    2564:	3a00000b 	bcc	2598 <__addsf3+0xbc>
    2568:	e3500401 	cmp	r0, #16777216	; 0x1000000
    256c:	3a000004 	bcc	2584 <__addsf3+0xa8>
    2570:	e1b000a0 	lsrs	r0, r0, #1
    2574:	e1a01061 	rrx	r1, r1
    2578:	e2822001 	add	r2, r2, #1
    257c:	e35200fe 	cmp	r2, #254	; 0xfe
    2580:	2a000038 	bcs	2668 <__addsf3+0x18c>
    2584:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    2588:	e0a00b82 	adc	r0, r0, r2, lsl #23
    258c:	03c00001 	biceq	r0, r0, #1
    2590:	e1800003 	orr	r0, r0, r3
    2594:	e12fff1e 	bx	lr
    2598:	e1b01081 	lsls	r1, r1, #1
    259c:	e0a00000 	adc	r0, r0, r0
    25a0:	e3100502 	tst	r0, #8388608	; 0x800000
    25a4:	e2422001 	sub	r2, r2, #1
    25a8:	1afffff5 	bne	2584 <__addsf3+0xa8>
    25ac:	e1b0c620 	lsrs	ip, r0, #12
    25b0:	01a00600 	lsleq	r0, r0, #12
    25b4:	0242200c 	subeq	r2, r2, #12
    25b8:	e31008ff 	tst	r0, #16711680	; 0xff0000
    25bc:	01a00400 	lsleq	r0, r0, #8
    25c0:	02422008 	subeq	r2, r2, #8
    25c4:	e310060f 	tst	r0, #15728640	; 0xf00000
    25c8:	01a00200 	lsleq	r0, r0, #4
    25cc:	02422004 	subeq	r2, r2, #4
    25d0:	e3100503 	tst	r0, #12582912	; 0xc00000
    25d4:	01a00100 	lsleq	r0, r0, #2
    25d8:	02422002 	subeq	r2, r2, #2
    25dc:	e3500502 	cmp	r0, #8388608	; 0x800000
    25e0:	31a00080 	lslcc	r0, r0, #1
    25e4:	e2d22000 	sbcs	r2, r2, #0
    25e8:	a0800b82 	addge	r0, r0, r2, lsl #23
    25ec:	b2622000 	rsblt	r2, r2, #0
    25f0:	a1800003 	orrge	r0, r0, r3
    25f4:	b1830230 	orrlt	r0, r3, r0, lsr r2
    25f8:	e12fff1e 	bx	lr
    25fc:	e3320000 	teq	r2, #0
    2600:	e2211502 	eor	r1, r1, #8388608	; 0x800000
    2604:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
    2608:	02822001 	addeq	r2, r2, #1
    260c:	12433001 	subne	r3, r3, #1
    2610:	eaffffca 	b	2540 <__addsf3+0x64>
    2614:	e1a03081 	lsl	r3, r1, #1
    2618:	e1f0cc42 	mvns	ip, r2, asr #24
    261c:	11f0cc43 	mvnsne	ip, r3, asr #24
    2620:	0a000013 	beq	2674 <__addsf3+0x198>
    2624:	e1320003 	teq	r2, r3
    2628:	0a000002 	beq	2638 <__addsf3+0x15c>
    262c:	e3320000 	teq	r2, #0
    2630:	01a00001 	moveq	r0, r1
    2634:	e12fff1e 	bx	lr
    2638:	e1300001 	teq	r0, r1
    263c:	13a00000 	movne	r0, #0
    2640:	112fff1e 	bxne	lr
    2644:	e31204ff 	tst	r2, #-16777216	; 0xff000000
    2648:	1a000002 	bne	2658 <__addsf3+0x17c>
    264c:	e1b00080 	lsls	r0, r0, #1
    2650:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
    2654:	e12fff1e 	bx	lr
    2658:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
    265c:	32800502 	addcc	r0, r0, #8388608	; 0x800000
    2660:	312fff1e 	bxcc	lr
    2664:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
    2668:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
    266c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    2670:	e12fff1e 	bx	lr
    2674:	e1f02c42 	mvns	r2, r2, asr #24
    2678:	11a00001 	movne	r0, r1
    267c:	01f03c43 	mvnseq	r3, r3, asr #24
    2680:	11a01000 	movne	r1, r0
    2684:	e1b02480 	lsls	r2, r0, #9
    2688:	01b03481 	lslseq	r3, r1, #9
    268c:	01300001 	teqeq	r0, r1
    2690:	13800501 	orrne	r0, r0, #4194304	; 0x400000
    2694:	e12fff1e 	bx	lr

00002698 <__aeabi_ui2f>:
    2698:	e3a03000 	mov	r3, #0
    269c:	ea000001 	b	26a8 <__aeabi_i2f+0x8>

000026a0 <__aeabi_i2f>:
    26a0:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
    26a4:	42600000 	rsbmi	r0, r0, #0
    26a8:	e1b0c000 	movs	ip, r0
    26ac:	012fff1e 	bxeq	lr
    26b0:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
    26b4:	e1a01000 	mov	r1, r0
    26b8:	e3a00000 	mov	r0, #0
    26bc:	ea00000f 	b	2700 <__aeabi_l2f+0x30>

000026c0 <__aeabi_ul2f>:
    26c0:	e1902001 	orrs	r2, r0, r1
    26c4:	012fff1e 	bxeq	lr
    26c8:	e3a03000 	mov	r3, #0
    26cc:	ea000005 	b	26e8 <__aeabi_l2f+0x18>

000026d0 <__aeabi_l2f>:
    26d0:	e1902001 	orrs	r2, r0, r1
    26d4:	012fff1e 	bxeq	lr
    26d8:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
    26dc:	5a000001 	bpl	26e8 <__aeabi_l2f+0x18>
    26e0:	e2700000 	rsbs	r0, r0, #0
    26e4:	e2e11000 	rsc	r1, r1, #0
    26e8:	e1b0c001 	movs	ip, r1
    26ec:	01a0c000 	moveq	ip, r0
    26f0:	01a01000 	moveq	r1, r0
    26f4:	03a00000 	moveq	r0, #0
    26f8:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
    26fc:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
    2700:	e2433502 	sub	r3, r3, #8388608	; 0x800000
    2704:	e3a02017 	mov	r2, #23
    2708:	e35c0801 	cmp	ip, #65536	; 0x10000
    270c:	21a0c82c 	lsrcs	ip, ip, #16
    2710:	22422010 	subcs	r2, r2, #16
    2714:	e35c0c01 	cmp	ip, #256	; 0x100
    2718:	21a0c42c 	lsrcs	ip, ip, #8
    271c:	22422008 	subcs	r2, r2, #8
    2720:	e35c0010 	cmp	ip, #16
    2724:	21a0c22c 	lsrcs	ip, ip, #4
    2728:	22422004 	subcs	r2, r2, #4
    272c:	e35c0004 	cmp	ip, #4
    2730:	22422002 	subcs	r2, r2, #2
    2734:	304220ac 	subcc	r2, r2, ip, lsr #1
    2738:	e05221ac 	subs	r2, r2, ip, lsr #3
    273c:	e0433b82 	sub	r3, r3, r2, lsl #23
    2740:	ba000006 	blt	2760 <__aeabi_l2f+0x90>
    2744:	e0833211 	add	r3, r3, r1, lsl r2
    2748:	e1a0c210 	lsl	ip, r0, r2
    274c:	e2622020 	rsb	r2, r2, #32
    2750:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    2754:	e0a30230 	adc	r0, r3, r0, lsr r2
    2758:	03c00001 	biceq	r0, r0, #1
    275c:	e12fff1e 	bx	lr
    2760:	e2822020 	add	r2, r2, #32
    2764:	e1a0c211 	lsl	ip, r1, r2
    2768:	e2622020 	rsb	r2, r2, #32
    276c:	e190008c 	orrs	r0, r0, ip, lsl #1
    2770:	e0a30231 	adc	r0, r3, r1, lsr r2
    2774:	01c00fac 	biceq	r0, r0, ip, lsr #31
    2778:	e12fff1e 	bx	lr

0000277c <__aeabi_fmul>:
    277c:	e3a0c0ff 	mov	ip, #255	; 0xff
    2780:	e01c2ba0 	ands	r2, ip, r0, lsr #23
    2784:	101c3ba1 	andsne	r3, ip, r1, lsr #23
    2788:	1132000c 	teqne	r2, ip
    278c:	1133000c 	teqne	r3, ip
    2790:	0a00003e 	beq	2890 <__aeabi_fmul+0x114>
    2794:	e0822003 	add	r2, r2, r3
    2798:	e020c001 	eor	ip, r0, r1
    279c:	e1b00480 	lsls	r0, r0, #9
    27a0:	11b01481 	lslsne	r1, r1, #9
    27a4:	0a000010 	beq	27ec <__aeabi_fmul+0x70>
    27a8:	e3a03302 	mov	r3, #134217728	; 0x8000000
    27ac:	e18302a0 	orr	r0, r3, r0, lsr #5
    27b0:	e18312a1 	orr	r1, r3, r1, lsr #5
    27b4:	e0813190 	umull	r3, r1, r0, r1
    27b8:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
    27bc:	e3510502 	cmp	r1, #8388608	; 0x800000
    27c0:	31a01081 	lslcc	r1, r1, #1
    27c4:	31811fa3 	orrcc	r1, r1, r3, lsr #31
    27c8:	31a03083 	lslcc	r3, r3, #1
    27cc:	e1800001 	orr	r0, r0, r1
    27d0:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
    27d4:	e35200fd 	cmp	r2, #253	; 0xfd
    27d8:	8a00000f 	bhi	281c <__aeabi_fmul+0xa0>
    27dc:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
    27e0:	e0a00b82 	adc	r0, r0, r2, lsl #23
    27e4:	03c00001 	biceq	r0, r0, #1
    27e8:	e12fff1e 	bx	lr
    27ec:	e3300000 	teq	r0, #0
    27f0:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
    27f4:	01a01481 	lsleq	r1, r1, #9
    27f8:	e18c04a0 	orr	r0, ip, r0, lsr #9
    27fc:	e18004a1 	orr	r0, r0, r1, lsr #9
    2800:	e252207f 	subs	r2, r2, #127	; 0x7f
    2804:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
    2808:	c1800b82 	orrgt	r0, r0, r2, lsl #23
    280c:	c12fff1e 	bxgt	lr
    2810:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    2814:	e3a03000 	mov	r3, #0
    2818:	e2522001 	subs	r2, r2, #1
    281c:	ca000035 	bgt	28f8 <__aeabi_fmul+0x17c>
    2820:	e3720019 	cmn	r2, #25
    2824:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
    2828:	d12fff1e 	bxle	lr
    282c:	e2622000 	rsb	r2, r2, #0
    2830:	e1b01080 	lsls	r1, r0, #1
    2834:	e1a01231 	lsr	r1, r1, r2
    2838:	e2622020 	rsb	r2, r2, #32
    283c:	e1a0c210 	lsl	ip, r0, r2
    2840:	e1b00061 	rrxs	r0, r1
    2844:	e2a00000 	adc	r0, r0, #0
    2848:	e193308c 	orrs	r3, r3, ip, lsl #1
    284c:	01c00fac 	biceq	r0, r0, ip, lsr #31
    2850:	e12fff1e 	bx	lr
    2854:	e3320000 	teq	r2, #0
    2858:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
    285c:	01a00080 	lsleq	r0, r0, #1
    2860:	03100502 	tsteq	r0, #8388608	; 0x800000
    2864:	02422001 	subeq	r2, r2, #1
    2868:	0afffffb 	beq	285c <__aeabi_fmul+0xe0>
    286c:	e180000c 	orr	r0, r0, ip
    2870:	e3330000 	teq	r3, #0
    2874:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
    2878:	01a01081 	lsleq	r1, r1, #1
    287c:	03110502 	tsteq	r1, #8388608	; 0x800000
    2880:	02433001 	subeq	r3, r3, #1
    2884:	0afffffb 	beq	2878 <__aeabi_fmul+0xfc>
    2888:	e181100c 	orr	r1, r1, ip
    288c:	eaffffc0 	b	2794 <__aeabi_fmul+0x18>
    2890:	e00c3ba1 	and	r3, ip, r1, lsr #23
    2894:	e132000c 	teq	r2, ip
    2898:	1133000c 	teqne	r3, ip
    289c:	0a000005 	beq	28b8 <__aeabi_fmul+0x13c>
    28a0:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
    28a4:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
    28a8:	1affffe9 	bne	2854 <__aeabi_fmul+0xd8>
    28ac:	e0200001 	eor	r0, r0, r1
    28b0:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    28b4:	e12fff1e 	bx	lr
    28b8:	e3300000 	teq	r0, #0
    28bc:	13300102 	teqne	r0, #-2147483648	; 0x80000000
    28c0:	01a00001 	moveq	r0, r1
    28c4:	13310000 	teqne	r1, #0
    28c8:	13310102 	teqne	r1, #-2147483648	; 0x80000000
    28cc:	0a00000d 	beq	2908 <__aeabi_fmul+0x18c>
    28d0:	e132000c 	teq	r2, ip
    28d4:	1a000001 	bne	28e0 <__aeabi_fmul+0x164>
    28d8:	e1b02480 	lsls	r2, r0, #9
    28dc:	1a000009 	bne	2908 <__aeabi_fmul+0x18c>
    28e0:	e133000c 	teq	r3, ip
    28e4:	1a000002 	bne	28f4 <__aeabi_fmul+0x178>
    28e8:	e1b03481 	lsls	r3, r1, #9
    28ec:	11a00001 	movne	r0, r1
    28f0:	1a000004 	bne	2908 <__aeabi_fmul+0x18c>
    28f4:	e0200001 	eor	r0, r0, r1
    28f8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
    28fc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    2900:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    2904:	e12fff1e 	bx	lr
    2908:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
    290c:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
    2910:	e12fff1e 	bx	lr

00002914 <__aeabi_fdiv>:
    2914:	e3a0c0ff 	mov	ip, #255	; 0xff
    2918:	e01c2ba0 	ands	r2, ip, r0, lsr #23
    291c:	101c3ba1 	andsne	r3, ip, r1, lsr #23
    2920:	1132000c 	teqne	r2, ip
    2924:	1133000c 	teqne	r3, ip
    2928:	0a00003a 	beq	2a18 <__aeabi_fdiv+0x104>
    292c:	e0422003 	sub	r2, r2, r3
    2930:	e020c001 	eor	ip, r0, r1
    2934:	e1b01481 	lsls	r1, r1, #9
    2938:	e1a00480 	lsl	r0, r0, #9
    293c:	0a00001c 	beq	29b4 <__aeabi_fdiv+0xa0>
    2940:	e3a03201 	mov	r3, #268435456	; 0x10000000
    2944:	e1831221 	orr	r1, r3, r1, lsr #4
    2948:	e1833220 	orr	r3, r3, r0, lsr #4
    294c:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
    2950:	e1530001 	cmp	r3, r1
    2954:	31a03083 	lslcc	r3, r3, #1
    2958:	e2a2207d 	adc	r2, r2, #125	; 0x7d
    295c:	e3a0c502 	mov	ip, #8388608	; 0x800000
    2960:	e1530001 	cmp	r3, r1
    2964:	20433001 	subcs	r3, r3, r1
    2968:	2180000c 	orrcs	r0, r0, ip
    296c:	e15300a1 	cmp	r3, r1, lsr #1
    2970:	204330a1 	subcs	r3, r3, r1, lsr #1
    2974:	218000ac 	orrcs	r0, r0, ip, lsr #1
    2978:	e1530121 	cmp	r3, r1, lsr #2
    297c:	20433121 	subcs	r3, r3, r1, lsr #2
    2980:	2180012c 	orrcs	r0, r0, ip, lsr #2
    2984:	e15301a1 	cmp	r3, r1, lsr #3
    2988:	204331a1 	subcs	r3, r3, r1, lsr #3
    298c:	218001ac 	orrcs	r0, r0, ip, lsr #3
    2990:	e1b03203 	lsls	r3, r3, #4
    2994:	11b0c22c 	lsrsne	ip, ip, #4
    2998:	1afffff0 	bne	2960 <__aeabi_fdiv+0x4c>
    299c:	e35200fd 	cmp	r2, #253	; 0xfd
    29a0:	8affff9d 	bhi	281c <__aeabi_fmul+0xa0>
    29a4:	e1530001 	cmp	r3, r1
    29a8:	e0a00b82 	adc	r0, r0, r2, lsl #23
    29ac:	03c00001 	biceq	r0, r0, #1
    29b0:	e12fff1e 	bx	lr
    29b4:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
    29b8:	e18c04a0 	orr	r0, ip, r0, lsr #9
    29bc:	e292207f 	adds	r2, r2, #127	; 0x7f
    29c0:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
    29c4:	c1800b82 	orrgt	r0, r0, r2, lsl #23
    29c8:	c12fff1e 	bxgt	lr
    29cc:	e3800502 	orr	r0, r0, #8388608	; 0x800000
    29d0:	e3a03000 	mov	r3, #0
    29d4:	e2522001 	subs	r2, r2, #1
    29d8:	eaffff8f 	b	281c <__aeabi_fmul+0xa0>
    29dc:	e3320000 	teq	r2, #0
    29e0:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
    29e4:	01a00080 	lsleq	r0, r0, #1
    29e8:	03100502 	tsteq	r0, #8388608	; 0x800000
    29ec:	02422001 	subeq	r2, r2, #1
    29f0:	0afffffb 	beq	29e4 <__aeabi_fdiv+0xd0>
    29f4:	e180000c 	orr	r0, r0, ip
    29f8:	e3330000 	teq	r3, #0
    29fc:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
    2a00:	01a01081 	lsleq	r1, r1, #1
    2a04:	03110502 	tsteq	r1, #8388608	; 0x800000
    2a08:	02433001 	subeq	r3, r3, #1
    2a0c:	0afffffb 	beq	2a00 <__aeabi_fdiv+0xec>
    2a10:	e181100c 	orr	r1, r1, ip
    2a14:	eaffffc4 	b	292c <__aeabi_fdiv+0x18>
    2a18:	e00c3ba1 	and	r3, ip, r1, lsr #23
    2a1c:	e132000c 	teq	r2, ip
    2a20:	1a000005 	bne	2a3c <__aeabi_fdiv+0x128>
    2a24:	e1b02480 	lsls	r2, r0, #9
    2a28:	1affffb6 	bne	2908 <__aeabi_fmul+0x18c>
    2a2c:	e133000c 	teq	r3, ip
    2a30:	1affffaf 	bne	28f4 <__aeabi_fmul+0x178>
    2a34:	e1a00001 	mov	r0, r1
    2a38:	eaffffb2 	b	2908 <__aeabi_fmul+0x18c>
    2a3c:	e133000c 	teq	r3, ip
    2a40:	1a000003 	bne	2a54 <__aeabi_fdiv+0x140>
    2a44:	e1b03481 	lsls	r3, r1, #9
    2a48:	0affff97 	beq	28ac <__aeabi_fmul+0x130>
    2a4c:	e1a00001 	mov	r0, r1
    2a50:	eaffffac 	b	2908 <__aeabi_fmul+0x18c>
    2a54:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
    2a58:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
    2a5c:	1affffde 	bne	29dc <__aeabi_fdiv+0xc8>
    2a60:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
    2a64:	1affffa2 	bne	28f4 <__aeabi_fmul+0x178>
    2a68:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
    2a6c:	1affff8e 	bne	28ac <__aeabi_fmul+0x130>
    2a70:	eaffffa4 	b	2908 <__aeabi_fmul+0x18c>

00002a74 <__gesf2>:
    2a74:	e3e0c000 	mvn	ip, #0
    2a78:	ea000002 	b	2a88 <__cmpsf2+0x4>

00002a7c <__lesf2>:
    2a7c:	e3a0c001 	mov	ip, #1
    2a80:	ea000000 	b	2a88 <__cmpsf2+0x4>

00002a84 <__cmpsf2>:
    2a84:	e3a0c001 	mov	ip, #1
    2a88:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
    2a8c:	e1a02080 	lsl	r2, r0, #1
    2a90:	e1a03081 	lsl	r3, r1, #1
    2a94:	e1f0cc42 	mvns	ip, r2, asr #24
    2a98:	11f0cc43 	mvnsne	ip, r3, asr #24
    2a9c:	0a000007 	beq	2ac0 <__cmpsf2+0x3c>
    2aa0:	e28dd004 	add	sp, sp, #4
    2aa4:	e192c0a3 	orrs	ip, r2, r3, lsr #1
    2aa8:	11300001 	teqne	r0, r1
    2aac:	50520003 	subspl	r0, r2, r3
    2ab0:	81a00fc1 	asrhi	r0, r1, #31
    2ab4:	31e00fc1 	mvncc	r0, r1, asr #31
    2ab8:	13800001 	orrne	r0, r0, #1
    2abc:	e12fff1e 	bx	lr
    2ac0:	e1f0cc42 	mvns	ip, r2, asr #24
    2ac4:	1a000001 	bne	2ad0 <__cmpsf2+0x4c>
    2ac8:	e1b0c480 	lsls	ip, r0, #9
    2acc:	1a000003 	bne	2ae0 <__cmpsf2+0x5c>
    2ad0:	e1f0cc43 	mvns	ip, r3, asr #24
    2ad4:	1afffff1 	bne	2aa0 <__cmpsf2+0x1c>
    2ad8:	e1b0c481 	lsls	ip, r1, #9
    2adc:	0affffef 	beq	2aa0 <__cmpsf2+0x1c>
    2ae0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
    2ae4:	e12fff1e 	bx	lr

00002ae8 <__aeabi_cfrcmple>:
    2ae8:	e1a0c000 	mov	ip, r0
    2aec:	e1a00001 	mov	r0, r1
    2af0:	e1a0100c 	mov	r1, ip
    2af4:	eaffffff 	b	2af8 <__aeabi_cfcmpeq>

00002af8 <__aeabi_cfcmpeq>:
    2af8:	e92d400f 	push	{r0, r1, r2, r3, lr}
    2afc:	ebffffe0 	bl	2a84 <__cmpsf2>
    2b00:	e3500000 	cmp	r0, #0
    2b04:	43700000 	cmnmi	r0, #0
    2b08:	e8bd400f 	pop	{r0, r1, r2, r3, lr}
    2b0c:	e12fff1e 	bx	lr

00002b10 <__aeabi_fcmpeq>:
    2b10:	e52de008 	str	lr, [sp, #-8]!
    2b14:	ebfffff7 	bl	2af8 <__aeabi_cfcmpeq>
    2b18:	03a00001 	moveq	r0, #1
    2b1c:	13a00000 	movne	r0, #0
    2b20:	e49de008 	ldr	lr, [sp], #8
    2b24:	e12fff1e 	bx	lr

00002b28 <__aeabi_fcmplt>:
    2b28:	e52de008 	str	lr, [sp, #-8]!
    2b2c:	ebfffff1 	bl	2af8 <__aeabi_cfcmpeq>
    2b30:	33a00001 	movcc	r0, #1
    2b34:	23a00000 	movcs	r0, #0
    2b38:	e49de008 	ldr	lr, [sp], #8
    2b3c:	e12fff1e 	bx	lr

00002b40 <__aeabi_fcmple>:
    2b40:	e52de008 	str	lr, [sp, #-8]!
    2b44:	ebffffeb 	bl	2af8 <__aeabi_cfcmpeq>
    2b48:	93a00001 	movls	r0, #1
    2b4c:	83a00000 	movhi	r0, #0
    2b50:	e49de008 	ldr	lr, [sp], #8
    2b54:	e12fff1e 	bx	lr

00002b58 <__aeabi_fcmpge>:
    2b58:	e52de008 	str	lr, [sp, #-8]!
    2b5c:	ebffffe1 	bl	2ae8 <__aeabi_cfrcmple>
    2b60:	93a00001 	movls	r0, #1
    2b64:	83a00000 	movhi	r0, #0
    2b68:	e49de008 	ldr	lr, [sp], #8
    2b6c:	e12fff1e 	bx	lr

00002b70 <__aeabi_fcmpgt>:
    2b70:	e52de008 	str	lr, [sp, #-8]!
    2b74:	ebffffdb 	bl	2ae8 <__aeabi_cfrcmple>
    2b78:	33a00001 	movcc	r0, #1
    2b7c:	23a00000 	movcs	r0, #0
    2b80:	e49de008 	ldr	lr, [sp], #8
    2b84:	e12fff1e 	bx	lr

00002b88 <__aeabi_f2iz>:
    2b88:	e1a02080 	lsl	r2, r0, #1
    2b8c:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
    2b90:	3a000008 	bcc	2bb8 <__aeabi_f2iz+0x30>
    2b94:	e3a0309e 	mov	r3, #158	; 0x9e
    2b98:	e0532c22 	subs	r2, r3, r2, lsr #24
    2b9c:	9a000007 	bls	2bc0 <__aeabi_f2iz+0x38>
    2ba0:	e1a03400 	lsl	r3, r0, #8
    2ba4:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    2ba8:	e3100102 	tst	r0, #-2147483648	; 0x80000000
    2bac:	e1a00233 	lsr	r0, r3, r2
    2bb0:	12600000 	rsbne	r0, r0, #0
    2bb4:	e12fff1e 	bx	lr
    2bb8:	e3a00000 	mov	r0, #0
    2bbc:	e12fff1e 	bx	lr
    2bc0:	e3720061 	cmn	r2, #97	; 0x61
    2bc4:	1a000001 	bne	2bd0 <__aeabi_f2iz+0x48>
    2bc8:	e1b02480 	lsls	r2, r0, #9
    2bcc:	1a000002 	bne	2bdc <__aeabi_f2iz+0x54>
    2bd0:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
    2bd4:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    2bd8:	e12fff1e 	bx	lr
    2bdc:	e3a00000 	mov	r0, #0
    2be0:	e12fff1e 	bx	lr

00002be4 <__aeabi_uldivmod>:
    2be4:	e3530000 	cmp	r3, #0
    2be8:	03520000 	cmpeq	r2, #0
    2bec:	1a000004 	bne	2c04 <__aeabi_uldivmod+0x20>
    2bf0:	e3510000 	cmp	r1, #0
    2bf4:	03500000 	cmpeq	r0, #0
    2bf8:	13e01000 	mvnne	r1, #0
    2bfc:	13e00000 	mvnne	r0, #0
    2c00:	ea000092 	b	2e50 <____aeabi_ldiv0_from_arm>
    2c04:	e24dd008 	sub	sp, sp, #8
    2c08:	e92d6000 	push	{sp, lr}
    2c0c:	eb0000a5 	bl	2ea8 <____udivmoddi4_from_arm>
    2c10:	e59de004 	ldr	lr, [sp, #4]
    2c14:	e28dd008 	add	sp, sp, #8
    2c18:	e8bd000c 	pop	{r2, r3}
    2c1c:	e12fff1e 	bx	lr

00002c20 <__udivmoddi4>:
    2c20:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c22:	4657      	mov	r7, sl
    2c24:	464e      	mov	r6, r9
    2c26:	4645      	mov	r5, r8
    2c28:	46de      	mov	lr, fp
    2c2a:	b5e0      	push	{r5, r6, r7, lr}
    2c2c:	0004      	movs	r4, r0
    2c2e:	b083      	sub	sp, #12
    2c30:	000d      	movs	r5, r1
    2c32:	4692      	mov	sl, r2
    2c34:	4699      	mov	r9, r3
    2c36:	428b      	cmp	r3, r1
    2c38:	d82f      	bhi.n	2c9a <__udivmoddi4+0x7a>
    2c3a:	d02c      	beq.n	2c96 <__udivmoddi4+0x76>
    2c3c:	4649      	mov	r1, r9
    2c3e:	4650      	mov	r0, sl
    2c40:	f000 f92a 	bl	2e98 <____clzdi2_from_thumb>
    2c44:	0029      	movs	r1, r5
    2c46:	0006      	movs	r6, r0
    2c48:	0020      	movs	r0, r4
    2c4a:	f000 f925 	bl	2e98 <____clzdi2_from_thumb>
    2c4e:	1a33      	subs	r3, r6, r0
    2c50:	4698      	mov	r8, r3
    2c52:	3b20      	subs	r3, #32
    2c54:	469b      	mov	fp, r3
    2c56:	d500      	bpl.n	2c5a <__udivmoddi4+0x3a>
    2c58:	e076      	b.n	2d48 <__udivmoddi4+0x128>
    2c5a:	4653      	mov	r3, sl
    2c5c:	465a      	mov	r2, fp
    2c5e:	4093      	lsls	r3, r2
    2c60:	001f      	movs	r7, r3
    2c62:	4653      	mov	r3, sl
    2c64:	4642      	mov	r2, r8
    2c66:	4093      	lsls	r3, r2
    2c68:	001e      	movs	r6, r3
    2c6a:	42af      	cmp	r7, r5
    2c6c:	d82b      	bhi.n	2cc6 <__udivmoddi4+0xa6>
    2c6e:	d028      	beq.n	2cc2 <__udivmoddi4+0xa2>
    2c70:	465b      	mov	r3, fp
    2c72:	1ba4      	subs	r4, r4, r6
    2c74:	41bd      	sbcs	r5, r7
    2c76:	2b00      	cmp	r3, #0
    2c78:	da00      	bge.n	2c7c <__udivmoddi4+0x5c>
    2c7a:	e07b      	b.n	2d74 <__udivmoddi4+0x154>
    2c7c:	2200      	movs	r2, #0
    2c7e:	2300      	movs	r3, #0
    2c80:	9200      	str	r2, [sp, #0]
    2c82:	9301      	str	r3, [sp, #4]
    2c84:	2301      	movs	r3, #1
    2c86:	465a      	mov	r2, fp
    2c88:	4093      	lsls	r3, r2
    2c8a:	9301      	str	r3, [sp, #4]
    2c8c:	2301      	movs	r3, #1
    2c8e:	4642      	mov	r2, r8
    2c90:	4093      	lsls	r3, r2
    2c92:	9300      	str	r3, [sp, #0]
    2c94:	e01b      	b.n	2cce <__udivmoddi4+0xae>
    2c96:	4282      	cmp	r2, r0
    2c98:	d9d0      	bls.n	2c3c <__udivmoddi4+0x1c>
    2c9a:	2200      	movs	r2, #0
    2c9c:	2300      	movs	r3, #0
    2c9e:	9200      	str	r2, [sp, #0]
    2ca0:	9301      	str	r3, [sp, #4]
    2ca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2ca4:	2b00      	cmp	r3, #0
    2ca6:	d001      	beq.n	2cac <__udivmoddi4+0x8c>
    2ca8:	601c      	str	r4, [r3, #0]
    2caa:	605d      	str	r5, [r3, #4]
    2cac:	9800      	ldr	r0, [sp, #0]
    2cae:	9901      	ldr	r1, [sp, #4]
    2cb0:	b003      	add	sp, #12
    2cb2:	bc3c      	pop	{r2, r3, r4, r5}
    2cb4:	4690      	mov	r8, r2
    2cb6:	4699      	mov	r9, r3
    2cb8:	46a2      	mov	sl, r4
    2cba:	46ab      	mov	fp, r5
    2cbc:	bcf0      	pop	{r4, r5, r6, r7}
    2cbe:	bc04      	pop	{r2}
    2cc0:	4710      	bx	r2
    2cc2:	42a3      	cmp	r3, r4
    2cc4:	d9d4      	bls.n	2c70 <__udivmoddi4+0x50>
    2cc6:	2200      	movs	r2, #0
    2cc8:	2300      	movs	r3, #0
    2cca:	9200      	str	r2, [sp, #0]
    2ccc:	9301      	str	r3, [sp, #4]
    2cce:	4643      	mov	r3, r8
    2cd0:	2b00      	cmp	r3, #0
    2cd2:	d0e6      	beq.n	2ca2 <__udivmoddi4+0x82>
    2cd4:	07fb      	lsls	r3, r7, #31
    2cd6:	0872      	lsrs	r2, r6, #1
    2cd8:	431a      	orrs	r2, r3
    2cda:	4646      	mov	r6, r8
    2cdc:	087b      	lsrs	r3, r7, #1
    2cde:	e00e      	b.n	2cfe <__udivmoddi4+0xde>
    2ce0:	42ab      	cmp	r3, r5
    2ce2:	d101      	bne.n	2ce8 <__udivmoddi4+0xc8>
    2ce4:	42a2      	cmp	r2, r4
    2ce6:	d80c      	bhi.n	2d02 <__udivmoddi4+0xe2>
    2ce8:	1aa4      	subs	r4, r4, r2
    2cea:	419d      	sbcs	r5, r3
    2cec:	2001      	movs	r0, #1
    2cee:	1924      	adds	r4, r4, r4
    2cf0:	416d      	adcs	r5, r5
    2cf2:	2100      	movs	r1, #0
    2cf4:	3e01      	subs	r6, #1
    2cf6:	1824      	adds	r4, r4, r0
    2cf8:	414d      	adcs	r5, r1
    2cfa:	2e00      	cmp	r6, #0
    2cfc:	d006      	beq.n	2d0c <__udivmoddi4+0xec>
    2cfe:	42ab      	cmp	r3, r5
    2d00:	d9ee      	bls.n	2ce0 <__udivmoddi4+0xc0>
    2d02:	3e01      	subs	r6, #1
    2d04:	1924      	adds	r4, r4, r4
    2d06:	416d      	adcs	r5, r5
    2d08:	2e00      	cmp	r6, #0
    2d0a:	d1f8      	bne.n	2cfe <__udivmoddi4+0xde>
    2d0c:	465b      	mov	r3, fp
    2d0e:	9800      	ldr	r0, [sp, #0]
    2d10:	9901      	ldr	r1, [sp, #4]
    2d12:	1900      	adds	r0, r0, r4
    2d14:	4169      	adcs	r1, r5
    2d16:	2b00      	cmp	r3, #0
    2d18:	db22      	blt.n	2d60 <__udivmoddi4+0x140>
    2d1a:	002b      	movs	r3, r5
    2d1c:	465a      	mov	r2, fp
    2d1e:	40d3      	lsrs	r3, r2
    2d20:	002a      	movs	r2, r5
    2d22:	4644      	mov	r4, r8
    2d24:	40e2      	lsrs	r2, r4
    2d26:	001c      	movs	r4, r3
    2d28:	465b      	mov	r3, fp
    2d2a:	0015      	movs	r5, r2
    2d2c:	2b00      	cmp	r3, #0
    2d2e:	db2c      	blt.n	2d8a <__udivmoddi4+0x16a>
    2d30:	0026      	movs	r6, r4
    2d32:	409e      	lsls	r6, r3
    2d34:	0033      	movs	r3, r6
    2d36:	0026      	movs	r6, r4
    2d38:	4647      	mov	r7, r8
    2d3a:	40be      	lsls	r6, r7
    2d3c:	0032      	movs	r2, r6
    2d3e:	1a80      	subs	r0, r0, r2
    2d40:	4199      	sbcs	r1, r3
    2d42:	9000      	str	r0, [sp, #0]
    2d44:	9101      	str	r1, [sp, #4]
    2d46:	e7ac      	b.n	2ca2 <__udivmoddi4+0x82>
    2d48:	4642      	mov	r2, r8
    2d4a:	2320      	movs	r3, #32
    2d4c:	1a9b      	subs	r3, r3, r2
    2d4e:	4652      	mov	r2, sl
    2d50:	40da      	lsrs	r2, r3
    2d52:	4641      	mov	r1, r8
    2d54:	0013      	movs	r3, r2
    2d56:	464a      	mov	r2, r9
    2d58:	408a      	lsls	r2, r1
    2d5a:	0017      	movs	r7, r2
    2d5c:	431f      	orrs	r7, r3
    2d5e:	e780      	b.n	2c62 <__udivmoddi4+0x42>
    2d60:	4642      	mov	r2, r8
    2d62:	2320      	movs	r3, #32
    2d64:	1a9b      	subs	r3, r3, r2
    2d66:	002a      	movs	r2, r5
    2d68:	4646      	mov	r6, r8
    2d6a:	409a      	lsls	r2, r3
    2d6c:	0023      	movs	r3, r4
    2d6e:	40f3      	lsrs	r3, r6
    2d70:	4313      	orrs	r3, r2
    2d72:	e7d5      	b.n	2d20 <__udivmoddi4+0x100>
    2d74:	4642      	mov	r2, r8
    2d76:	2320      	movs	r3, #32
    2d78:	2100      	movs	r1, #0
    2d7a:	1a9b      	subs	r3, r3, r2
    2d7c:	2200      	movs	r2, #0
    2d7e:	9100      	str	r1, [sp, #0]
    2d80:	9201      	str	r2, [sp, #4]
    2d82:	2201      	movs	r2, #1
    2d84:	40da      	lsrs	r2, r3
    2d86:	9201      	str	r2, [sp, #4]
    2d88:	e780      	b.n	2c8c <__udivmoddi4+0x6c>
    2d8a:	4642      	mov	r2, r8
    2d8c:	2320      	movs	r3, #32
    2d8e:	0026      	movs	r6, r4
    2d90:	1a9b      	subs	r3, r3, r2
    2d92:	40de      	lsrs	r6, r3
    2d94:	002f      	movs	r7, r5
    2d96:	46b4      	mov	ip, r6
    2d98:	4097      	lsls	r7, r2
    2d9a:	4666      	mov	r6, ip
    2d9c:	003b      	movs	r3, r7
    2d9e:	4333      	orrs	r3, r6
    2da0:	e7c9      	b.n	2d36 <__udivmoddi4+0x116>
    2da2:	46c0      	nop			; (mov r8, r8)

00002da4 <__clzdi2>:
    2da4:	e92d4010 	push	{r4, lr}
    2da8:	e3510000 	cmp	r1, #0
    2dac:	1a000002 	bne	2dbc <__clzdi2+0x18>
    2db0:	eb000005 	bl	2dcc <__clzsi2>
    2db4:	e2800020 	add	r0, r0, #32
    2db8:	ea000001 	b	2dc4 <__clzdi2+0x20>
    2dbc:	e1a00001 	mov	r0, r1
    2dc0:	eb000001 	bl	2dcc <__clzsi2>
    2dc4:	e8bd4010 	pop	{r4, lr}
    2dc8:	e12fff1e 	bx	lr

00002dcc <__clzsi2>:
    2dcc:	e3a0101c 	mov	r1, #28
    2dd0:	e3500801 	cmp	r0, #65536	; 0x10000
    2dd4:	21a00820 	lsrcs	r0, r0, #16
    2dd8:	22411010 	subcs	r1, r1, #16
    2ddc:	e3500c01 	cmp	r0, #256	; 0x100
    2de0:	21a00420 	lsrcs	r0, r0, #8
    2de4:	22411008 	subcs	r1, r1, #8
    2de8:	e3500010 	cmp	r0, #16
    2dec:	21a00220 	lsrcs	r0, r0, #4
    2df0:	22411004 	subcs	r1, r1, #4
    2df4:	e28f2008 	add	r2, pc, #8
    2df8:	e7d20000 	ldrb	r0, [r2, r0]
    2dfc:	e0800001 	add	r0, r0, r1
    2e00:	e12fff1e 	bx	lr
    2e04:	02020304 	.word	0x02020304
    2e08:	01010101 	.word	0x01010101
	...

00002e18 <____aeabi_i2d_from_thumb>:
    2e18:	4778      	bx	pc
    2e1a:	46c0      	nop			; (mov r8, r8)
    2e1c:	eafffc0e 	b	1e5c <__aeabi_i2d>

00002e20 <____aeabi_fcmpgt_from_thumb>:
    2e20:	4778      	bx	pc
    2e22:	46c0      	nop			; (mov r8, r8)
    2e24:	eaffff51 	b	2b70 <__aeabi_fcmpgt>

00002e28 <____aeabi_ddiv_from_thumb>:
    2e28:	4778      	bx	pc
    2e2a:	46c0      	nop			; (mov r8, r8)
    2e2c:	eafffce5 	b	21c8 <__aeabi_ddiv>

00002e30 <____aeabi_f2iz_from_thumb>:
    2e30:	4778      	bx	pc
    2e32:	46c0      	nop			; (mov r8, r8)
    2e34:	eaffff53 	b	2b88 <__aeabi_f2iz>

00002e38 <____aeabi_uldivmod_from_thumb>:
    2e38:	4778      	bx	pc
    2e3a:	46c0      	nop			; (mov r8, r8)
    2e3c:	eaffff68 	b	2be4 <__aeabi_uldivmod>

00002e40 <____aeabi_fsub_from_thumb>:
    2e40:	4778      	bx	pc
    2e42:	46c0      	nop			; (mov r8, r8)
    2e44:	eafffda3 	b	24d8 <__aeabi_fsub>

00002e48 <____aeabi_uidiv_from_thumb>:
    2e48:	4778      	bx	pc
    2e4a:	46c0      	nop			; (mov r8, r8)
    2e4c:	eafffaea 	b	19fc <__udivsi3>

00002e50 <____aeabi_ldiv0_from_arm>:
    2e50:	e59fc000 	ldr	ip, [pc]	; 2e58 <____aeabi_ldiv0_from_arm+0x8>
    2e54:	e12fff1c 	bx	ip
    2e58:	00001b19 	.word	0x00001b19

00002e5c <____aeabi_uidivmod_from_thumb>:
    2e5c:	4778      	bx	pc
    2e5e:	46c0      	nop			; (mov r8, r8)
    2e60:	eafffb24 	b	1af8 <__aeabi_uidivmod>

00002e64 <____aeabi_dadd_from_thumb>:
    2e64:	4778      	bx	pc
    2e66:	46c0      	nop			; (mov r8, r8)
    2e68:	eafffb2e 	b	1b28 <__adddf3>

00002e6c <____aeabi_dmul_from_thumb>:
    2e6c:	4778      	bx	pc
    2e6e:	46c0      	nop			; (mov r8, r8)
    2e70:	eafffc30 	b	1f38 <__aeabi_dmul>

00002e74 <____aeabi_idiv0_from_arm>:
    2e74:	e59fc000 	ldr	ip, [pc]	; 2e7c <____aeabi_idiv0_from_arm+0x8>
    2e78:	e12fff1c 	bx	ip
    2e7c:	00001b19 	.word	0x00001b19

00002e80 <____aeabi_i2f_from_thumb>:
    2e80:	4778      	bx	pc
    2e82:	46c0      	nop			; (mov r8, r8)
    2e84:	eafffe05 	b	26a0 <__aeabi_i2f>

00002e88 <____aeabi_fcmplt_from_thumb>:
    2e88:	4778      	bx	pc
    2e8a:	46c0      	nop			; (mov r8, r8)
    2e8c:	eaffff25 	b	2b28 <__aeabi_fcmplt>

00002e90 <____aeabi_d2f_from_thumb>:
    2e90:	4778      	bx	pc
    2e92:	46c0      	nop			; (mov r8, r8)
    2e94:	eafffd65 	b	2430 <__aeabi_d2f>

00002e98 <____clzdi2_from_thumb>:
    2e98:	4778      	bx	pc
    2e9a:	46c0      	nop			; (mov r8, r8)
    2e9c:	eaffffc0 	b	2da4 <__clzdi2>

00002ea0 <____aeabi_d2iz_from_thumb>:
    2ea0:	4778      	bx	pc
    2ea2:	46c0      	nop			; (mov r8, r8)
    2ea4:	eafffd4a 	b	23d4 <__aeabi_d2iz>

00002ea8 <____udivmoddi4_from_arm>:
    2ea8:	e59fc000 	ldr	ip, [pc]	; 2eb0 <____udivmoddi4_from_arm+0x8>
    2eac:	e12fff1c 	bx	ip
    2eb0:	00002c21 	.word	0x00002c21

00002eb4 <____aeabi_fmul_from_thumb>:
    2eb4:	4778      	bx	pc
    2eb6:	46c0      	nop			; (mov r8, r8)
    2eb8:	eafffe2f 	b	277c <__aeabi_fmul>
	...

00002ec8 <help_msg>:
    2ec8:	7a616c50 7020616d 65626f72 6e6f6320     Plazma probe con
    2ed8:	6c6f7274 0a72656c 61735520 0a3a6567     troller. Usage:.
    2ee8:	20202020 72617473 202d2074 72617473         start - star
    2ef8:	656d2074 72757361 6e656d65 200a7374     t measurements. 
    2f08:	73202020 20706f74 6966202d 6873696e        stop - finish
    2f18:	61656d20 65727573 746e656d 20200a73      measurements.  
    2f28:	65732020 763c2074 61746c6f 203e6567       set <voltage> 
    2f38:	7270202d 2065626f 746c6f76 20656761     - probe voltage 
    2f48:	75746573 20200a70 616e2020 65766974     setup.    native
    2f58:	6e202d20 662d6e6f 616d726f 20646574      - non-formated 
    2f68:	7074756f 200a7475 61202020 69696373     output.    ascii
    2f78:	6f202d20 75707475 6e692074 63736120      - output in asc
    2f88:	70206969 65736572 7461746e 0a6e6f69     ii presentation.
    2f98:	504c0a00 6e692043 61697469 657a696c     ..LPC initialize
    2fa8:	5a000a64 7473003f 00747261 6174530a     d..Z?.start..Sta
    2fb8:	64657472 7473000a 7300706f 0a007465     rted..stop.set..
    2fc8:	000a4b4f 00746567 706c6568 74616e00     OK..get.help.nat
    2fd8:	00657669 69637361 30310069 0a7a6830     ive.ascii.100hz.
    2fe8:	2e002d00 0a003000 6c6f560a 65676174     .-...0...Voltage
    2ff8:	2056202c 00203a20 7275430a 746e6572     , V  : ..Current
    3008:	6b6d202c 00203a41 00430056 33323130     , mkA: .V.C.0123
    3018:	37363534 62613938 66656463 6a696867     456789abcdefghij
    3028:	6e6d6c6b 7271706f 76757473 7a797877     klmnopqrstuvwxyz
    3038:	00000000 00000043 49534f50 00000058     ....C...POSIX...
    3048:	0000002e                                ....

0000304c <_ctype_>:
    304c:	20202000 20202020 28282020 20282828     .         ((((( 
    305c:	20202020 20202020 20202020 20202020                     
    306c:	10108820 10101010 10101010 10101010      ...............
    307c:	04040410 04040404 10040404 10101010     ................
    308c:	41411010 41414141 01010101 01010101     ..AAAAAA........
    309c:	01010101 01010101 01010101 10101010     ................
    30ac:	42421010 42424242 02020202 02020202     ..BBBBBB........
    30bc:	02020202 02020202 02020202 10101010     ................
    30cc:	00000020 00000000 00000000 00000000      ...............
	...
