begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/***********************license start************************************  * SPDX-License-Identifier: BSD-3-Clause  *  * Copyright (c) 2005-2007 Cavium Networks (support@cavium.com). All rights  * reserved.  *  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are  * met:  *  *     * Redistributions of source code must retain the above copyright  *       notice, this list of conditions and the following disclaimer.  *  *     * Redistributions in binary form must reproduce the above  *       copyright notice, this list of conditions and the following  *       disclaimer in the documentation and/or other materials provided  *       with the distribution.  *  *     * Neither the name of Cavium Networks nor the names of  *       its contributors may be used to endorse or promote products  *       derived from this software without specific prior written  *       permission.  *  * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"  * AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS  * OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH  * RESPECT TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY  * REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT  * DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES  * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR  * PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET  * POSSESSION OR CORRESPONDENCE TO DESCRIPTION.  THE ENTIRE RISK ARISING OUT  * OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU.  *  *  * For any questions regarding licensing please contact marketing@caviumnetworks.com  *  ***********************license end**************************************/
end_comment

begin_comment
comment|/* $FreeBSD$ */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_CAVIUM_OCTOPCIREG_H_
end_ifndef

begin_define
define|#
directive|define
name|_CAVIUM_OCTOPCIREG_H_
end_define

begin_comment
comment|/**  * This is the bit decoding used for the Octeon PCI controller addresses for config space  */
end_comment

begin_typedef
typedef|typedef
union|union
block|{
name|uint64_t
name|u64
decl_stmt|;
name|uint64_t
modifier|*
name|u64_ptr
decl_stmt|;
name|uint32_t
modifier|*
name|u32_ptr
decl_stmt|;
name|uint16_t
modifier|*
name|u16_ptr
decl_stmt|;
name|uint8_t
modifier|*
name|u8_ptr
decl_stmt|;
struct|struct
block|{
name|uint64_t
name|upper
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved
range|:
literal|13
decl_stmt|;
name|uint64_t
name|io
range|:
literal|1
decl_stmt|;
name|uint64_t
name|did
range|:
literal|5
decl_stmt|;
name|uint64_t
name|subdid
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved2
range|:
literal|4
decl_stmt|;
name|uint64_t
name|endian_swap
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved3
range|:
literal|10
decl_stmt|;
name|uint64_t
name|bus
range|:
literal|8
decl_stmt|;
name|uint64_t
name|dev
range|:
literal|5
decl_stmt|;
name|uint64_t
name|func
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reg
range|:
literal|8
decl_stmt|;
block|}
name|s
struct|;
block|}
name|octeon_pci_config_space_address_t
typedef|;
end_typedef

begin_typedef
typedef|typedef
union|union
block|{
name|uint64_t
name|u64
decl_stmt|;
name|uint32_t
modifier|*
name|u32_ptr
decl_stmt|;
name|uint16_t
modifier|*
name|u16_ptr
decl_stmt|;
name|uint8_t
modifier|*
name|u8_ptr
decl_stmt|;
struct|struct
block|{
name|uint64_t
name|upper
range|:
literal|2
decl_stmt|;
name|uint64_t
name|reserved
range|:
literal|13
decl_stmt|;
name|uint64_t
name|io
range|:
literal|1
decl_stmt|;
name|uint64_t
name|did
range|:
literal|5
decl_stmt|;
name|uint64_t
name|subdid
range|:
literal|3
decl_stmt|;
name|uint64_t
name|reserved2
range|:
literal|4
decl_stmt|;
name|uint64_t
name|endian_swap
range|:
literal|2
decl_stmt|;
name|uint64_t
name|res1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|port
range|:
literal|1
decl_stmt|;
name|uint64_t
name|addr
range|:
literal|32
decl_stmt|;
block|}
name|s
struct|;
block|}
name|octeon_pci_io_space_address_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|CVMX_OCT_SUBDID_PCI_CFG
value|1
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_SUBDID_PCI_IO
value|2
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_SUBDID_PCI_MEM1
value|3
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_SUBDID_PCI_MEM2
value|4
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_SUBDID_PCI_MEM3
value|5
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_SUBDID_PCI_MEM4
value|6
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_PCI_IO_BASE
value|0x00004000
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_PCI_IO_SIZE
value|0x08000000
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_PCI_MEM1_BASE
value|0xf0000000
end_define

begin_define
define|#
directive|define
name|CVMX_OCT_PCI_MEM1_SIZE
value|0x0f000000
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* !_CAVIUM_OCTOPCIREG_H_ */
end_comment

end_unit

