# Opensource-EDA----openlane-workshop
RTL to GDSII  ASIC design flow with open source EDA tools 
 - Synthesis (yosys for cell mapping and ABC for synthesis, early STA analysis)
 - Floorplan
 - Placement of cells

![openlane flow 1](https://user-images.githubusercontent.com/8078903/173179563-d52a5399-5c23-4569-bffb-f6b65ce23bfa.png)

viewing def files using magic
 - shortcuts (
    - press left click and then right click to draw a rectangle. z for zoom in this region. Z for zoom out
    - s for selecting an object in layout window and "what" command in tkcon window to get info about selected object
    - s and v for completely fit design to centre

Floorplan Def
![image](https://user-images.githubusercontent.com/8078903/173085908-7bc68a76-9185-45ba-8381-321c287ab9cc.png)

![image](https://user-images.githubusercontent.com/8078903/173085739-30ee4256-a7c4-4667-820d-5a15be738d8f.png)


Placement Def

![image](https://user-images.githubusercontent.com/8078903/173083430-996c40ac-0691-4c91-a84b-bec3d7adaf23.png)

![image](https://user-images.githubusercontent.com/8078903/173081727-087d65b7-2e16-4fca-830f-57334030112f.png)


STD CELL Characterisation:
![image](https://user-images.githubusercontent.com/8078903/173179902-c9b8d5ae-c51c-4066-96f0-0627c50ef63b.png)
viewing mag file using magic
![image](https://user-images.githubusercontent.com/8078903/173180008-865541e1-855a-4ef6-917b-48accf679f94.png)
![image](https://user-images.githubusercontent.com/8078903/173180243-5c923733-4914-4689-82d5-9944bfdc2a35.png)


LEF generation from Magic
![image](https://user-images.githubusercontent.com/8078903/173184368-4e79a98a-c60c-4ea3-868f-8a366d5a21c3.png)

Parasitic extraction
spice file generation
![image](https://user-images.githubusercontent.com/8078903/173187732-fccb0b3d-11d3-4f55-8347-3e574586102c.png)
![image](https://user-images.githubusercontent.com/8078903/173187764-653b5b3d-af4b-445b-b434-cd9a1cf99b90.png)
![image](https://user-images.githubusercontent.com/8078903/173187743-fbd05112-c1e5-4e3b-bf50-f18fd2ca6e75.png)


