--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 651 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.630ns.
--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X16Y10.CE), 325 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          led_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.568ns (Levels of Logic = 14)
  Clock Path Skew:      -0.062ns (0.414 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X15Y11.F1      net (fanout=2)        0.519   counter<0>
    SLICE_X15Y11.COUT    Topcyf                1.195   _old_counter_1<0>
                                                       Madd__old_counter_1_Madd_lut<0>_INV_0
                                                       Madd__old_counter_1_Madd_cy<0>
                                                       Madd__old_counter_1_Madd_cy<1>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<1>
    SLICE_X15Y12.COUT    Tbyp                  0.130   _old_counter_1<2>
                                                       Madd__old_counter_1_Madd_cy<2>
                                                       Madd__old_counter_1_Madd_cy<3>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<3>
    SLICE_X15Y13.COUT    Tbyp                  0.130   _old_counter_1<4>
                                                       Madd__old_counter_1_Madd_cy<4>
                                                       Madd__old_counter_1_Madd_cy<5>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<5>
    SLICE_X15Y14.COUT    Tbyp                  0.130   _old_counter_1<6>
                                                       Madd__old_counter_1_Madd_cy<6>
                                                       Madd__old_counter_1_Madd_cy<7>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<7>
    SLICE_X15Y15.COUT    Tbyp                  0.130   _old_counter_1<8>
                                                       Madd__old_counter_1_Madd_cy<8>
                                                       Madd__old_counter_1_Madd_cy<9>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<9>
    SLICE_X15Y16.COUT    Tbyp                  0.130   _old_counter_1<10>
                                                       Madd__old_counter_1_Madd_cy<10>
                                                       Madd__old_counter_1_Madd_cy<11>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<11>
    SLICE_X15Y17.COUT    Tbyp                  0.130   _old_counter_1<12>
                                                       Madd__old_counter_1_Madd_cy<12>
                                                       Madd__old_counter_1_Madd_cy<13>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<13>
    SLICE_X15Y18.COUT    Tbyp                  0.130   _old_counter_1<14>
                                                       Madd__old_counter_1_Madd_cy<14>
                                                       Madd__old_counter_1_Madd_cy<15>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<15>
    SLICE_X15Y19.COUT    Tbyp                  0.130   _old_counter_1<16>
                                                       Madd__old_counter_1_Madd_cy<16>
                                                       Madd__old_counter_1_Madd_cy<17>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<17>
    SLICE_X15Y20.Y       Tciny                 0.864   _old_counter_1<18>
                                                       Madd__old_counter_1_Madd_cy<18>
                                                       Madd__old_counter_1_Madd_xor<19>
    SLICE_X14Y15.G2      net (fanout=1)        0.654   _old_counter_1<19>
    SLICE_X14Y15.COUT    Topcyg                1.296   led_0_cmp_eq0000_wg_cy<1>
                                                       led_0_cmp_eq0000_wg_lut<1>
                                                       led_0_cmp_eq0000_wg_cy<1>
    SLICE_X14Y16.CIN     net (fanout=1)        0.000   led_0_cmp_eq0000_wg_cy<1>
    SLICE_X14Y16.COUT    Tbyp                  0.156   led_0_cmp_eq0000_wg_cy<3>
                                                       led_0_cmp_eq0000_wg_cy<2>
                                                       led_0_cmp_eq0000_wg_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.000   led_0_cmp_eq0000_wg_cy<3>
    SLICE_X14Y17.COUT    Tbyp                  0.156   led_0_cmp_eq0000_wg_cy<5>
                                                       led_0_cmp_eq0000_wg_cy<4>
                                                       led_0_cmp_eq0000_wg_cy<5>
    SLICE_X14Y18.CIN     net (fanout=1)        0.000   led_0_cmp_eq0000_wg_cy<5>
    SLICE_X14Y18.XB      Tcinxb                0.428   led_0_cmp_eq0000_wg_cy<6>
                                                       led_0_cmp_eq0000_wg_cy<6>
    SLICE_X16Y10.CE      net (fanout=1)        1.358   led_0_cmp_eq0000_wg_cy<6>
    SLICE_X16Y10.CLK     Tceck                 0.311   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      8.568ns (6.037ns logic, 2.531ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.536ns (Levels of Logic = 14)
  Clock Path Skew:      -0.062ns (0.414 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.YQ      Tcko                  0.580   counter<0>
                                                       counter_1
    SLICE_X15Y11.G2      net (fanout=2)        0.515   counter<1>
    SLICE_X15Y11.COUT    Topcyg                1.178   _old_counter_1<0>
                                                       counter<1>_rt.1
                                                       Madd__old_counter_1_Madd_cy<1>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<1>
    SLICE_X15Y12.COUT    Tbyp                  0.130   _old_counter_1<2>
                                                       Madd__old_counter_1_Madd_cy<2>
                                                       Madd__old_counter_1_Madd_cy<3>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<3>
    SLICE_X15Y13.COUT    Tbyp                  0.130   _old_counter_1<4>
                                                       Madd__old_counter_1_Madd_cy<4>
                                                       Madd__old_counter_1_Madd_cy<5>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<5>
    SLICE_X15Y14.COUT    Tbyp                  0.130   _old_counter_1<6>
                                                       Madd__old_counter_1_Madd_cy<6>
                                                       Madd__old_counter_1_Madd_cy<7>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<7>
    SLICE_X15Y15.COUT    Tbyp                  0.130   _old_counter_1<8>
                                                       Madd__old_counter_1_Madd_cy<8>
                                                       Madd__old_counter_1_Madd_cy<9>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<9>
    SLICE_X15Y16.COUT    Tbyp                  0.130   _old_counter_1<10>
                                                       Madd__old_counter_1_Madd_cy<10>
                                                       Madd__old_counter_1_Madd_cy<11>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<11>
    SLICE_X15Y17.COUT    Tbyp                  0.130   _old_counter_1<12>
                                                       Madd__old_counter_1_Madd_cy<12>
                                                       Madd__old_counter_1_Madd_cy<13>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<13>
    SLICE_X15Y18.COUT    Tbyp                  0.130   _old_counter_1<14>
                                                       Madd__old_counter_1_Madd_cy<14>
                                                       Madd__old_counter_1_Madd_cy<15>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<15>
    SLICE_X15Y19.COUT    Tbyp                  0.130   _old_counter_1<16>
                                                       Madd__old_counter_1_Madd_cy<16>
                                                       Madd__old_counter_1_Madd_cy<17>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<17>
    SLICE_X15Y20.Y       Tciny                 0.864   _old_counter_1<18>
                                                       Madd__old_counter_1_Madd_cy<18>
                                                       Madd__old_counter_1_Madd_xor<19>
    SLICE_X14Y15.G2      net (fanout=1)        0.654   _old_counter_1<19>
    SLICE_X14Y15.COUT    Topcyg                1.296   led_0_cmp_eq0000_wg_cy<1>
                                                       led_0_cmp_eq0000_wg_lut<1>
                                                       led_0_cmp_eq0000_wg_cy<1>
    SLICE_X14Y16.CIN     net (fanout=1)        0.000   led_0_cmp_eq0000_wg_cy<1>
    SLICE_X14Y16.COUT    Tbyp                  0.156   led_0_cmp_eq0000_wg_cy<3>
                                                       led_0_cmp_eq0000_wg_cy<2>
                                                       led_0_cmp_eq0000_wg_cy<3>
    SLICE_X14Y17.CIN     net (fanout=1)        0.000   led_0_cmp_eq0000_wg_cy<3>
    SLICE_X14Y17.COUT    Tbyp                  0.156   led_0_cmp_eq0000_wg_cy<5>
                                                       led_0_cmp_eq0000_wg_cy<4>
                                                       led_0_cmp_eq0000_wg_cy<5>
    SLICE_X14Y18.CIN     net (fanout=1)        0.000   led_0_cmp_eq0000_wg_cy<5>
    SLICE_X14Y18.XB      Tcinxb                0.428   led_0_cmp_eq0000_wg_cy<6>
                                                       led_0_cmp_eq0000_wg_cy<6>
    SLICE_X16Y10.CE      net (fanout=1)        1.358   led_0_cmp_eq0000_wg_cy<6>
    SLICE_X16Y10.CLK     Tceck                 0.311   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (6.009ns logic, 2.527ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          led_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.511ns (Levels of Logic = 14)
  Clock Path Skew:      -0.062ns (0.414 - 0.476)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X15Y11.F1      net (fanout=2)        0.519   counter<0>
    SLICE_X15Y11.COUT    Topcyf                1.195   _old_counter_1<0>
                                                       Madd__old_counter_1_Madd_lut<0>_INV_0
                                                       Madd__old_counter_1_Madd_cy<0>
                                                       Madd__old_counter_1_Madd_cy<1>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<1>
    SLICE_X15Y12.COUT    Tbyp                  0.130   _old_counter_1<2>
                                                       Madd__old_counter_1_Madd_cy<2>
                                                       Madd__old_counter_1_Madd_cy<3>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<3>
    SLICE_X15Y13.COUT    Tbyp                  0.130   _old_counter_1<4>
                                                       Madd__old_counter_1_Madd_cy<4>
                                                       Madd__old_counter_1_Madd_cy<5>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<5>
    SLICE_X15Y14.COUT    Tbyp                  0.130   _old_counter_1<6>
                                                       Madd__old_counter_1_Madd_cy<6>
                                                       Madd__old_counter_1_Madd_cy<7>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<7>
    SLICE_X15Y15.COUT    Tbyp                  0.130   _old_counter_1<8>
                                                       Madd__old_counter_1_Madd_cy<8>
                                                       Madd__old_counter_1_Madd_cy<9>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<9>
    SLICE_X15Y16.COUT    Tbyp                  0.130   _old_counter_1<10>
                                                       Madd__old_counter_1_Madd_cy<10>
                                                       Madd__old_counter_1_Madd_cy<11>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<11>
    SLICE_X15Y17.COUT    Tbyp                  0.130   _old_counter_1<12>
                                                       Madd__old_counter_1_Madd_cy<12>
                                                       Madd__old_counter_1_Madd_cy<13>
    SLICE_X15Y18.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<13>
    SLICE_X15Y18.COUT    Tbyp                  0.130   _old_counter_1<14>
                                                       Madd__old_counter_1_Madd_cy<14>
                                                       Madd__old_counter_1_Madd_cy<15>
    SLICE_X15Y19.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<15>
    SLICE_X15Y19.COUT    Tbyp                  0.130   _old_counter_1<16>
                                                       Madd__old_counter_1_Madd_cy<16>
                                                       Madd__old_counter_1_Madd_cy<17>
    SLICE_X15Y20.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<17>
    SLICE_X15Y20.COUT    Tbyp                  0.130   _old_counter_1<18>
                                                       Madd__old_counter_1_Madd_cy<18>
                                                       Madd__old_counter_1_Madd_cy<19>
    SLICE_X15Y21.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<19>
    SLICE_X15Y21.COUT    Tbyp                  0.130   _old_counter_1<20>
                                                       Madd__old_counter_1_Madd_cy<20>
                                                       Madd__old_counter_1_Madd_cy<21>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   Madd__old_counter_1_Madd_cy<21>
    SLICE_X15Y22.Y       Tciny                 0.864   _old_counter_1<22>
                                                       Madd__old_counter_1_Madd_cy<22>
                                                       Madd__old_counter_1_Madd_xor<23>
    SLICE_X14Y17.G4      net (fanout=1)        0.649   _old_counter_1<23>
    SLICE_X14Y17.COUT    Topcyg                1.296   led_0_cmp_eq0000_wg_cy<5>
                                                       led_0_cmp_eq0000_wg_lut<5>
                                                       led_0_cmp_eq0000_wg_cy<5>
    SLICE_X14Y18.CIN     net (fanout=1)        0.000   led_0_cmp_eq0000_wg_cy<5>
    SLICE_X14Y18.XB      Tcinxb                0.428   led_0_cmp_eq0000_wg_cy<6>
                                                       led_0_cmp_eq0000_wg_cy<6>
    SLICE_X16Y10.CE      net (fanout=1)        1.358   led_0_cmp_eq0000_wg_cy<6>
    SLICE_X16Y10.CLK     Tceck                 0.311   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      8.511ns (5.985ns logic, 2.526ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X13Y22.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 12)
  Clock Path Skew:      -0.024ns (0.224 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X13Y11.F1      net (fanout=2)        0.519   counter<0>
    SLICE_X13Y11.COUT    Topcyf                1.195   counter<0>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<0>
                                                       Mcount_counter_cy<1>
    SLICE_X13Y12.CIN     net (fanout=1)        0.000   Mcount_counter_cy<1>
    SLICE_X13Y12.COUT    Tbyp                  0.130   counter<2>
                                                       Mcount_counter_cy<2>
                                                       Mcount_counter_cy<3>
    SLICE_X13Y13.CIN     net (fanout=1)        0.000   Mcount_counter_cy<3>
    SLICE_X13Y13.COUT    Tbyp                  0.130   counter<4>
                                                       Mcount_counter_cy<4>
                                                       Mcount_counter_cy<5>
    SLICE_X13Y14.CIN     net (fanout=1)        0.000   Mcount_counter_cy<5>
    SLICE_X13Y14.COUT    Tbyp                  0.130   counter<6>
                                                       Mcount_counter_cy<6>
                                                       Mcount_counter_cy<7>
    SLICE_X13Y15.CIN     net (fanout=1)        0.000   Mcount_counter_cy<7>
    SLICE_X13Y15.COUT    Tbyp                  0.130   counter<8>
                                                       Mcount_counter_cy<8>
                                                       Mcount_counter_cy<9>
    SLICE_X13Y16.CIN     net (fanout=1)        0.000   Mcount_counter_cy<9>
    SLICE_X13Y16.COUT    Tbyp                  0.130   counter<10>
                                                       Mcount_counter_cy<10>
                                                       Mcount_counter_cy<11>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   Mcount_counter_cy<11>
    SLICE_X13Y17.COUT    Tbyp                  0.130   counter<12>
                                                       Mcount_counter_cy<12>
                                                       Mcount_counter_cy<13>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   Mcount_counter_cy<13>
    SLICE_X13Y18.COUT    Tbyp                  0.130   counter<14>
                                                       Mcount_counter_cy<14>
                                                       Mcount_counter_cy<15>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   Mcount_counter_cy<15>
    SLICE_X13Y19.COUT    Tbyp                  0.130   counter<16>
                                                       Mcount_counter_cy<16>
                                                       Mcount_counter_cy<17>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   Mcount_counter_cy<17>
    SLICE_X13Y20.COUT    Tbyp                  0.130   counter<18>
                                                       Mcount_counter_cy<18>
                                                       Mcount_counter_cy<19>
    SLICE_X13Y21.CIN     net (fanout=1)        0.000   Mcount_counter_cy<19>
    SLICE_X13Y21.COUT    Tbyp                  0.130   counter<20>
                                                       Mcount_counter_cy<20>
                                                       Mcount_counter_cy<21>
    SLICE_X13Y22.CIN     net (fanout=1)        0.000   Mcount_counter_cy<21>
    SLICE_X13Y22.CLK     Tcinck                0.943   counter<22>
                                                       Mcount_counter_cy<22>
                                                       Mcount_counter_xor<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (4.029ns logic, 0.519ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 12)
  Clock Path Skew:      -0.024ns (0.224 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.YQ      Tcko                  0.580   counter<0>
                                                       counter_1
    SLICE_X13Y11.G2      net (fanout=2)        0.466   counter<1>
    SLICE_X13Y11.COUT    Topcyg                1.178   counter<0>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<1>
    SLICE_X13Y12.CIN     net (fanout=1)        0.000   Mcount_counter_cy<1>
    SLICE_X13Y12.COUT    Tbyp                  0.130   counter<2>
                                                       Mcount_counter_cy<2>
                                                       Mcount_counter_cy<3>
    SLICE_X13Y13.CIN     net (fanout=1)        0.000   Mcount_counter_cy<3>
    SLICE_X13Y13.COUT    Tbyp                  0.130   counter<4>
                                                       Mcount_counter_cy<4>
                                                       Mcount_counter_cy<5>
    SLICE_X13Y14.CIN     net (fanout=1)        0.000   Mcount_counter_cy<5>
    SLICE_X13Y14.COUT    Tbyp                  0.130   counter<6>
                                                       Mcount_counter_cy<6>
                                                       Mcount_counter_cy<7>
    SLICE_X13Y15.CIN     net (fanout=1)        0.000   Mcount_counter_cy<7>
    SLICE_X13Y15.COUT    Tbyp                  0.130   counter<8>
                                                       Mcount_counter_cy<8>
                                                       Mcount_counter_cy<9>
    SLICE_X13Y16.CIN     net (fanout=1)        0.000   Mcount_counter_cy<9>
    SLICE_X13Y16.COUT    Tbyp                  0.130   counter<10>
                                                       Mcount_counter_cy<10>
                                                       Mcount_counter_cy<11>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   Mcount_counter_cy<11>
    SLICE_X13Y17.COUT    Tbyp                  0.130   counter<12>
                                                       Mcount_counter_cy<12>
                                                       Mcount_counter_cy<13>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   Mcount_counter_cy<13>
    SLICE_X13Y18.COUT    Tbyp                  0.130   counter<14>
                                                       Mcount_counter_cy<14>
                                                       Mcount_counter_cy<15>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   Mcount_counter_cy<15>
    SLICE_X13Y19.COUT    Tbyp                  0.130   counter<16>
                                                       Mcount_counter_cy<16>
                                                       Mcount_counter_cy<17>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   Mcount_counter_cy<17>
    SLICE_X13Y20.COUT    Tbyp                  0.130   counter<18>
                                                       Mcount_counter_cy<18>
                                                       Mcount_counter_cy<19>
    SLICE_X13Y21.CIN     net (fanout=1)        0.000   Mcount_counter_cy<19>
    SLICE_X13Y21.COUT    Tbyp                  0.130   counter<20>
                                                       Mcount_counter_cy<20>
                                                       Mcount_counter_cy<21>
    SLICE_X13Y22.CIN     net (fanout=1)        0.000   Mcount_counter_cy<21>
    SLICE_X13Y22.CLK     Tcinck                0.943   counter<22>
                                                       Mcount_counter_cy<22>
                                                       Mcount_counter_xor<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (4.001ns logic, 0.466ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 11)
  Clock Path Skew:      -0.022ns (0.224 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_2 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.XQ      Tcko                  0.591   counter<2>
                                                       counter_2
    SLICE_X13Y12.F1      net (fanout=2)        0.519   counter<2>
    SLICE_X13Y12.COUT    Topcyf                1.195   counter<2>
                                                       counter<2>_rt
                                                       Mcount_counter_cy<2>
                                                       Mcount_counter_cy<3>
    SLICE_X13Y13.CIN     net (fanout=1)        0.000   Mcount_counter_cy<3>
    SLICE_X13Y13.COUT    Tbyp                  0.130   counter<4>
                                                       Mcount_counter_cy<4>
                                                       Mcount_counter_cy<5>
    SLICE_X13Y14.CIN     net (fanout=1)        0.000   Mcount_counter_cy<5>
    SLICE_X13Y14.COUT    Tbyp                  0.130   counter<6>
                                                       Mcount_counter_cy<6>
                                                       Mcount_counter_cy<7>
    SLICE_X13Y15.CIN     net (fanout=1)        0.000   Mcount_counter_cy<7>
    SLICE_X13Y15.COUT    Tbyp                  0.130   counter<8>
                                                       Mcount_counter_cy<8>
                                                       Mcount_counter_cy<9>
    SLICE_X13Y16.CIN     net (fanout=1)        0.000   Mcount_counter_cy<9>
    SLICE_X13Y16.COUT    Tbyp                  0.130   counter<10>
                                                       Mcount_counter_cy<10>
                                                       Mcount_counter_cy<11>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   Mcount_counter_cy<11>
    SLICE_X13Y17.COUT    Tbyp                  0.130   counter<12>
                                                       Mcount_counter_cy<12>
                                                       Mcount_counter_cy<13>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   Mcount_counter_cy<13>
    SLICE_X13Y18.COUT    Tbyp                  0.130   counter<14>
                                                       Mcount_counter_cy<14>
                                                       Mcount_counter_cy<15>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   Mcount_counter_cy<15>
    SLICE_X13Y19.COUT    Tbyp                  0.130   counter<16>
                                                       Mcount_counter_cy<16>
                                                       Mcount_counter_cy<17>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   Mcount_counter_cy<17>
    SLICE_X13Y20.COUT    Tbyp                  0.130   counter<18>
                                                       Mcount_counter_cy<18>
                                                       Mcount_counter_cy<19>
    SLICE_X13Y21.CIN     net (fanout=1)        0.000   Mcount_counter_cy<19>
    SLICE_X13Y21.COUT    Tbyp                  0.130   counter<20>
                                                       Mcount_counter_cy<20>
                                                       Mcount_counter_cy<21>
    SLICE_X13Y22.CIN     net (fanout=1)        0.000   Mcount_counter_cy<21>
    SLICE_X13Y22.CLK     Tcinck                0.943   counter<22>
                                                       Mcount_counter_cy<22>
                                                       Mcount_counter_xor<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (3.899ns logic, 0.519ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_21 (SLICE_X13Y21.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.418ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.221 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X13Y11.F1      net (fanout=2)        0.519   counter<0>
    SLICE_X13Y11.COUT    Topcyf                1.195   counter<0>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<0>
                                                       Mcount_counter_cy<1>
    SLICE_X13Y12.CIN     net (fanout=1)        0.000   Mcount_counter_cy<1>
    SLICE_X13Y12.COUT    Tbyp                  0.130   counter<2>
                                                       Mcount_counter_cy<2>
                                                       Mcount_counter_cy<3>
    SLICE_X13Y13.CIN     net (fanout=1)        0.000   Mcount_counter_cy<3>
    SLICE_X13Y13.COUT    Tbyp                  0.130   counter<4>
                                                       Mcount_counter_cy<4>
                                                       Mcount_counter_cy<5>
    SLICE_X13Y14.CIN     net (fanout=1)        0.000   Mcount_counter_cy<5>
    SLICE_X13Y14.COUT    Tbyp                  0.130   counter<6>
                                                       Mcount_counter_cy<6>
                                                       Mcount_counter_cy<7>
    SLICE_X13Y15.CIN     net (fanout=1)        0.000   Mcount_counter_cy<7>
    SLICE_X13Y15.COUT    Tbyp                  0.130   counter<8>
                                                       Mcount_counter_cy<8>
                                                       Mcount_counter_cy<9>
    SLICE_X13Y16.CIN     net (fanout=1)        0.000   Mcount_counter_cy<9>
    SLICE_X13Y16.COUT    Tbyp                  0.130   counter<10>
                                                       Mcount_counter_cy<10>
                                                       Mcount_counter_cy<11>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   Mcount_counter_cy<11>
    SLICE_X13Y17.COUT    Tbyp                  0.130   counter<12>
                                                       Mcount_counter_cy<12>
                                                       Mcount_counter_cy<13>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   Mcount_counter_cy<13>
    SLICE_X13Y18.COUT    Tbyp                  0.130   counter<14>
                                                       Mcount_counter_cy<14>
                                                       Mcount_counter_cy<15>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   Mcount_counter_cy<15>
    SLICE_X13Y19.COUT    Tbyp                  0.130   counter<16>
                                                       Mcount_counter_cy<16>
                                                       Mcount_counter_cy<17>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   Mcount_counter_cy<17>
    SLICE_X13Y20.COUT    Tbyp                  0.130   counter<18>
                                                       Mcount_counter_cy<18>
                                                       Mcount_counter_cy<19>
    SLICE_X13Y21.CIN     net (fanout=1)        0.000   Mcount_counter_cy<19>
    SLICE_X13Y21.CLK     Tcinck                0.943   counter<20>
                                                       Mcount_counter_cy<20>
                                                       Mcount_counter_xor<21>
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (3.899ns logic, 0.519ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.221 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.YQ      Tcko                  0.580   counter<0>
                                                       counter_1
    SLICE_X13Y11.G2      net (fanout=2)        0.466   counter<1>
    SLICE_X13Y11.COUT    Topcyg                1.178   counter<0>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<1>
    SLICE_X13Y12.CIN     net (fanout=1)        0.000   Mcount_counter_cy<1>
    SLICE_X13Y12.COUT    Tbyp                  0.130   counter<2>
                                                       Mcount_counter_cy<2>
                                                       Mcount_counter_cy<3>
    SLICE_X13Y13.CIN     net (fanout=1)        0.000   Mcount_counter_cy<3>
    SLICE_X13Y13.COUT    Tbyp                  0.130   counter<4>
                                                       Mcount_counter_cy<4>
                                                       Mcount_counter_cy<5>
    SLICE_X13Y14.CIN     net (fanout=1)        0.000   Mcount_counter_cy<5>
    SLICE_X13Y14.COUT    Tbyp                  0.130   counter<6>
                                                       Mcount_counter_cy<6>
                                                       Mcount_counter_cy<7>
    SLICE_X13Y15.CIN     net (fanout=1)        0.000   Mcount_counter_cy<7>
    SLICE_X13Y15.COUT    Tbyp                  0.130   counter<8>
                                                       Mcount_counter_cy<8>
                                                       Mcount_counter_cy<9>
    SLICE_X13Y16.CIN     net (fanout=1)        0.000   Mcount_counter_cy<9>
    SLICE_X13Y16.COUT    Tbyp                  0.130   counter<10>
                                                       Mcount_counter_cy<10>
                                                       Mcount_counter_cy<11>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   Mcount_counter_cy<11>
    SLICE_X13Y17.COUT    Tbyp                  0.130   counter<12>
                                                       Mcount_counter_cy<12>
                                                       Mcount_counter_cy<13>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   Mcount_counter_cy<13>
    SLICE_X13Y18.COUT    Tbyp                  0.130   counter<14>
                                                       Mcount_counter_cy<14>
                                                       Mcount_counter_cy<15>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   Mcount_counter_cy<15>
    SLICE_X13Y19.COUT    Tbyp                  0.130   counter<16>
                                                       Mcount_counter_cy<16>
                                                       Mcount_counter_cy<17>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   Mcount_counter_cy<17>
    SLICE_X13Y20.COUT    Tbyp                  0.130   counter<18>
                                                       Mcount_counter_cy<18>
                                                       Mcount_counter_cy<19>
    SLICE_X13Y21.CIN     net (fanout=1)        0.000   Mcount_counter_cy<19>
    SLICE_X13Y21.CLK     Tcinck                0.943   counter<20>
                                                       Mcount_counter_cy<20>
                                                       Mcount_counter_xor<21>
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (3.871ns logic, 0.466ns route)
                                                       (89.3% logic, 10.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 10)
  Clock Path Skew:      -0.025ns (0.221 - 0.246)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_2 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.XQ      Tcko                  0.591   counter<2>
                                                       counter_2
    SLICE_X13Y12.F1      net (fanout=2)        0.519   counter<2>
    SLICE_X13Y12.COUT    Topcyf                1.195   counter<2>
                                                       counter<2>_rt
                                                       Mcount_counter_cy<2>
                                                       Mcount_counter_cy<3>
    SLICE_X13Y13.CIN     net (fanout=1)        0.000   Mcount_counter_cy<3>
    SLICE_X13Y13.COUT    Tbyp                  0.130   counter<4>
                                                       Mcount_counter_cy<4>
                                                       Mcount_counter_cy<5>
    SLICE_X13Y14.CIN     net (fanout=1)        0.000   Mcount_counter_cy<5>
    SLICE_X13Y14.COUT    Tbyp                  0.130   counter<6>
                                                       Mcount_counter_cy<6>
                                                       Mcount_counter_cy<7>
    SLICE_X13Y15.CIN     net (fanout=1)        0.000   Mcount_counter_cy<7>
    SLICE_X13Y15.COUT    Tbyp                  0.130   counter<8>
                                                       Mcount_counter_cy<8>
                                                       Mcount_counter_cy<9>
    SLICE_X13Y16.CIN     net (fanout=1)        0.000   Mcount_counter_cy<9>
    SLICE_X13Y16.COUT    Tbyp                  0.130   counter<10>
                                                       Mcount_counter_cy<10>
                                                       Mcount_counter_cy<11>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   Mcount_counter_cy<11>
    SLICE_X13Y17.COUT    Tbyp                  0.130   counter<12>
                                                       Mcount_counter_cy<12>
                                                       Mcount_counter_cy<13>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   Mcount_counter_cy<13>
    SLICE_X13Y18.COUT    Tbyp                  0.130   counter<14>
                                                       Mcount_counter_cy<14>
                                                       Mcount_counter_cy<15>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   Mcount_counter_cy<15>
    SLICE_X13Y19.COUT    Tbyp                  0.130   counter<16>
                                                       Mcount_counter_cy<16>
                                                       Mcount_counter_cy<17>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   Mcount_counter_cy<17>
    SLICE_X13Y20.COUT    Tbyp                  0.130   counter<18>
                                                       Mcount_counter_cy<18>
                                                       Mcount_counter_cy<19>
    SLICE_X13Y21.CIN     net (fanout=1)        0.000   Mcount_counter_cy<19>
    SLICE_X13Y21.CLK     Tcinck                0.943   counter<20>
                                                       Mcount_counter_cy<20>
                                                       Mcount_counter_xor<21>
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (3.769ns logic, 0.519ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X16Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_0 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led_0 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y10.YQ      Tcko                  0.541   led_0
                                                       led_0
    SLICE_X16Y10.BY      net (fanout=2)        0.581   led_0
    SLICE_X16Y10.CLK     Tckdi       (-Th)    -0.173   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.714ns logic, 0.581ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X13Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_24 (FF)
  Destination:          counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_24 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.XQ      Tcko                  0.473   counter<24>
                                                       counter_24
    SLICE_X13Y23.F4      net (fanout=2)        0.312   counter<24>
    SLICE_X13Y23.CLK     Tckf        (-Th)    -0.847   counter<24>
                                                       counter<24>_rt.1
                                                       Mcount_counter_xor<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (1.320ns logic, 0.312ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_8 (SLICE_X13Y15.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_8 (FF)
  Destination:          counter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_8 to counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.XQ      Tcko                  0.473   counter<8>
                                                       counter_8
    SLICE_X13Y15.F3      net (fanout=2)        0.323   counter<8>
    SLICE_X13Y15.CLK     Tckf        (-Th)    -0.847   counter<8>
                                                       counter<8>_rt
                                                       Mcount_counter_xor<8>
                                                       counter_8
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (1.320ns logic, 0.323ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: led_0/CLK
  Logical resource: led_0/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: led_0/CLK
  Logical resource: led_0/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.398ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: led_0/CLK
  Logical resource: led_0/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.630|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 651 paths, 0 nets, and 119 connections

Design statistics:
   Minimum period:   8.630ns{1}   (Maximum frequency: 115.875MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 06 03:37:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



