{"sha": "90e0c734fa7ee61bacefcbdccfa0c22dad59c579", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTBlMGM3MzRmYTdlZTYxYmFjZWZjYmRjY2ZhMGMyMmRhZDU5YzU3OQ==", "commit": {"author": {"name": "James E Wilson", "email": "wilson@specifixinc.com", "date": "2005-08-17T21:43:49Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2005-08-17T21:43:49Z"}, "message": "Fix misoptimization of mask and shift.\n\nPR target/21684\n* config/mcore/mcore.h (SHIFT_COUNT_TRUNCATED): Define to 0.\n\nCo-Authored-By: Kevin Winchester <winchester@amirix.com>\n\nFrom-SVN: r103228", "tree": {"sha": "c8d27614713d44d1a41d9835b3c2b26a8cce3b7d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c8d27614713d44d1a41d9835b3c2b26a8cce3b7d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/90e0c734fa7ee61bacefcbdccfa0c22dad59c579", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90e0c734fa7ee61bacefcbdccfa0c22dad59c579", "html_url": "https://github.com/Rust-GCC/gccrs/commit/90e0c734fa7ee61bacefcbdccfa0c22dad59c579", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90e0c734fa7ee61bacefcbdccfa0c22dad59c579/comments", "author": null, "committer": null, "parents": [{"sha": "97b51fd08ea84c07be2c7fea17210453eef46371", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/97b51fd08ea84c07be2c7fea17210453eef46371", "html_url": "https://github.com/Rust-GCC/gccrs/commit/97b51fd08ea84c07be2c7fea17210453eef46371"}], "stats": {"total": 16, "additions": 10, "deletions": 6}, "files": [{"sha": "06898fded4461fa6a526ec12ed215ce723528164", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90e0c734fa7ee61bacefcbdccfa0c22dad59c579/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90e0c734fa7ee61bacefcbdccfa0c22dad59c579/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=90e0c734fa7ee61bacefcbdccfa0c22dad59c579", "patch": "@@ -1,3 +1,9 @@\n+2005-08-17  James E Wilson  <wilson@specifix.com>\n+\t    Kevin Winchester  <winchester@amirix.com>\n+\n+\tPR target/21684\n+\t* config/mcore/mcore.h (SHIFT_COUNT_TRUNCATED): Define to 0.\n+\n 2005-08-17  Uros Bizjak  <uros@kss-loka.si>\n \n \tPR target/23268"}, {"sha": "d9960dc0edb95d7a9f1048824194dfd4de13a045", "filename": "gcc/config/mcore/mcore.h", "status": "modified", "additions": 4, "deletions": 6, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90e0c734fa7ee61bacefcbdccfa0c22dad59c579/gcc%2Fconfig%2Fmcore%2Fmcore.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90e0c734fa7ee61bacefcbdccfa0c22dad59c579/gcc%2Fconfig%2Fmcore%2Fmcore.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmcore%2Fmcore.h?ref=90e0c734fa7ee61bacefcbdccfa0c22dad59c579", "patch": "@@ -820,12 +820,10 @@ extern const enum reg_class reg_class_from_letter[];\n /* Nonzero if access to memory by bytes is slow and undesirable.  */\n #define SLOW_BYTE_ACCESS TARGET_SLOW_BYTES\n \n-/* Immediate shift counts are truncated by the output routines (or was it\n-   the assembler?).  Shift counts in a register are truncated by ARM.  Note\n-   that the native compiler puts too large (> 32) immediate shift counts\n-   into a register and shifts by the register, letting the ARM decide what\n-   to do instead of doing that itself.  */\n-#define SHIFT_COUNT_TRUNCATED 1\n+/* Shift counts are truncated to 6-bits (0 to 63) instead of the expected\n+   5-bits, so we can not define SHIFT_COUNT_TRUNCATED to true for this\n+   target.  */\n+#define SHIFT_COUNT_TRUNCATED 0\n \n /* All integers have the same format so truncation is easy.  */\n #define TRULY_NOOP_TRUNCATION(OUTPREC,INPREC)  1"}]}