<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2021.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;],dashboard2=hw_ila_2[xc7z020_1/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_2/Settings=ILA_SETTINGS_1;xc7z020_1/hw_ila_2/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_2/Status=ILA_STATUS_1;xc7z020_1/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/Zynq_CPU_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/Zynq_CPU_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/Zynq_CPU_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="Zynq_CPU_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="Zynq_CPU_i/system_ila_1/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="Zynq_CPU_i/system_ila_2/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="Zynq_CPU_i/system_ila_3/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="Zynq_CPU_i/system_ila_4/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="Zynq_CPU_i/system_ila_5/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="Zynq_CPU_i/system_ila_0/inst/probe0_1" gui_info=""/>
    <Object name="Zynq_CPU_i/system_ila_0/inst/probe1_1" gui_info="Trigger Setup=0"/>
    <Object name="Zynq_CPU_i/system_ila_1/inst/probe0_1" gui_info="Trigger Setup=0"/>
    <Object name="Zynq_CPU_i/system_ila_1/inst/probe0_1[15:0]" gui_info="Trigger Setup=0"/>
    <Object name="Zynq_CPU_i/system_ila_5/inst/probe0_1" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="ddpuf_spi_0_MISO"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_0/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="start"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_0/inst/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value="fsm_0_done"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_0/inst/probe2_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value="reset"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_0/inst/probe3_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="processing_system7_0_SPI1_MOSI_O"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;h000A"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:0]"/>
        <Option Id="NAME.CUSTOM" value="Duration"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;h000A"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[15]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[14]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[13]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[12]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[11]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[10]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[9]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[8]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[7]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[6]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[5]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[4]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[3]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[2]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[1]"/>
        <net name="Zynq_CPU_i/system_ila_1/inst/probe0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[127:0]"/>
        <Option Id="NAME.CUSTOM" value="xlconstant_1_dout"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq128&apos;hXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[127]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[126]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[125]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[124]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[123]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[122]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[121]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[120]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[119]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[118]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[117]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[116]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[115]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[114]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[113]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[112]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[111]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[110]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[109]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[108]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[107]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[106]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[105]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[104]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[103]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[102]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[101]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[100]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[99]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[98]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[97]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[96]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[95]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[94]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[93]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[92]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[91]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[90]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[89]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[88]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[87]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[86]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[85]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[84]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[83]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[82]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[81]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[80]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[79]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[78]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[77]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[76]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[75]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[74]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[73]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[72]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[71]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[70]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[69]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[68]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[67]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[66]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[65]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[64]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[63]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[62]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[61]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[60]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[59]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[58]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[57]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[56]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[55]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[54]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[53]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[52]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[51]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[50]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[49]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[48]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[47]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[46]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[45]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[44]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[43]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[42]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[41]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[40]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[39]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[38]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[37]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[36]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[35]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[34]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[33]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[32]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[31]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[30]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[29]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[28]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[27]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[26]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[25]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[24]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[23]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[22]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[21]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[20]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[19]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[18]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[17]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[16]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[15]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[14]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[13]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[12]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[11]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[10]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[9]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[8]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[7]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[6]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[5]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[4]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[3]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[2]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[1]"/>
        <net name="Zynq_CPU_i/system_ila_2/inst/probe0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:0]"/>
        <Option Id="NAME.CUSTOM" value="Duration"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[15]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[14]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[13]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[12]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[11]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[10]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[9]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[8]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[7]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[6]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[5]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[4]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[3]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[2]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[1]"/>
        <net name="Zynq_CPU_i/system_ila_3/inst/probe0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_4"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="processing_system7_0_SPI1_SS_O"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_4/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="FSM_Start"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Zynq_CPU_i/system_ila_5/inst/probe0_1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
