--A1L6 is altera_internal_jtag~TDO
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !F1L12Q);

--A1L7 is altera_internal_jtag~TMSUTAP
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !F1L12Q);

--A1L5 is altera_internal_jtag~TCKUTAP
A1L5 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !F1L12Q);

--altera_internal_jtag is altera_internal_jtag
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !F1L12Q);


--H1L27 is CPU_Core:inst|MCU80512:inst3|OA[7]~917
--operation mode is normal

H1L27 = W1L751;


--H1L07 is CPU_Core:inst|MCU80512:inst3|OA[6]~918
--operation mode is normal

H1L07 = W1L151;


--H1L86 is CPU_Core:inst|MCU80512:inst3|OA[5]~919
--operation mode is normal

H1L86 = W1L541;


--H1L66 is CPU_Core:inst|MCU80512:inst3|OA[4]~920
--operation mode is normal

H1L66 = W1L931;


--H1L46 is CPU_Core:inst|MCU80512:inst3|OA[3]~921
--operation mode is normal

H1L46 = W1L331;


--H1L26 is CPU_Core:inst|MCU80512:inst3|OA[2]~922
--operation mode is normal

H1L26 = W1L721;


--H1L06 is CPU_Core:inst|MCU80512:inst3|OA[1]~923
--operation mode is normal

H1L06 = W1L121;


--H1L85 is CPU_Core:inst|MCU80512:inst3|OA[0]~924
--operation mode is normal

H1L85 = W1L511;


--W1_PORT1_SFR[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]
--operation mode is normal

W1_PORT1_SFR[7]_lut_out = !T1_RAMDI[7];
W1_PORT1_SFR[7] = DFFEA(W1_PORT1_SFR[7]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1_PORT1_SFR[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]
--operation mode is normal

W1_PORT1_SFR[6]_lut_out = !T1_RAMDI[6];
W1_PORT1_SFR[6] = DFFEA(W1_PORT1_SFR[6]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1_PORT1_SFR[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]
--operation mode is normal

W1_PORT1_SFR[5]_lut_out = !T1_RAMDI[5];
W1_PORT1_SFR[5] = DFFEA(W1_PORT1_SFR[5]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1_PORT1_SFR[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]
--operation mode is normal

W1_PORT1_SFR[4]_lut_out = !T1_RAMDI[4];
W1_PORT1_SFR[4] = DFFEA(W1_PORT1_SFR[4]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1_PORT1_SFR[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]
--operation mode is normal

W1_PORT1_SFR[3]_lut_out = !T1_RAMDI[3];
W1_PORT1_SFR[3] = DFFEA(W1_PORT1_SFR[3]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1_PORT1_SFR[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]
--operation mode is normal

W1_PORT1_SFR[2]_lut_out = !T1_RAMDI[2];
W1_PORT1_SFR[2] = DFFEA(W1_PORT1_SFR[2]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1_PORT1_SFR[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]
--operation mode is normal

W1_PORT1_SFR[1]_lut_out = !T1_RAMDI[1];
W1_PORT1_SFR[1] = DFFEA(W1_PORT1_SFR[1]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1_PORT1_SFR[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]
--operation mode is normal

W1_PORT1_SFR[0]_lut_out = !T1_RAMDI[0];
W1_PORT1_SFR[0] = DFFEA(W1_PORT1_SFR[0]_lut_out, HC1__clk0, G1_ENA, , W1L891, , );


--W1L901 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629
--operation mode is normal

W1L901 = W1_PORT2_SFR[7] & !W1L1 & W1L701 # !W1_PORT2_SFR[7] & (W1L1 # W1L701);


--W1L501 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631
--operation mode is normal

W1L501 = W1L301 & (!W1L1 # !W1_PORT2_SFR[6]) # !W1L301 & !W1_PORT2_SFR[6] & W1L1;


--W1L101 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633
--operation mode is normal

W1L101 = W1_PORT2_SFR[5] & W1L99 & !W1L1 # !W1_PORT2_SFR[5] & (W1L99 # W1L1);


--W1L79 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635
--operation mode is normal

W1L79 = W1L59 & (!W1L1 # !W1_PORT2_SFR[4]) # !W1L59 & !W1_PORT2_SFR[4] & W1L1;


--W1L39 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637
--operation mode is normal

W1L39 = W1L1 & !W1_PORT2_SFR[3] # !W1L1 & W1L19;


--W1L98 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639
--operation mode is normal

W1L98 = W1L78 & (!W1_PORT2_SFR[2] # !W1L1) # !W1L78 & W1L1 & !W1_PORT2_SFR[2];


--W1L58 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641
--operation mode is normal

W1L58 = W1_PORT2_SFR[1] & W1L38 & !W1L1 # !W1_PORT2_SFR[1] & (W1L38 # W1L1);


--W1L18 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643
--operation mode is normal

W1L18 = W1_PORT2_SFR[0] & !W1L1 & W1L97 # !W1_PORT2_SFR[0] & (W1L1 # W1L97);


--G1_ENA is CPU_Core:inst|SCHKT:inst|ENA
--operation mode is normal

G1_ENA_lut_out = VCC;
G1_ENA = DFFEA(G1_ENA_lut_out, G1_A1, !RST, , , , );


--HC1__clk0 is pll50:inst17|altpll:altpll_component|_clk0
HC1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(CLK), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--G1L22 is CPU_Core:inst|SCHKT:inst|FA[2]~3
--operation mode is normal

G1L22 = !G1_ENA & G1_LOK[2];


--G1L02 is CPU_Core:inst|SCHKT:inst|FA[1]~4
--operation mode is normal

G1L02 = !G1_ENA & G1_LOK[1];


--G1L81 is CPU_Core:inst|SCHKT:inst|FA[0]~5
--operation mode is normal

G1L81 = !G1_ENA & G1_LOK[0];


--F1L12Q is sld_hub:sld_hub_inst|HUB_TDO~reg0
--operation mode is normal

F1L12Q = AMPP_FUNCTION(!A1L5, JC7_Q[0], F1L81, F1L41, F1L51, !MC1_state[8], F1L44);


--W1L751 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[7]~65
--operation mode is normal

W1L751 = W1L551 & (!W1_PORT0_SFR[7] # !W1_SELA[2]) # !W1L551 & U1_PROGRAM_ADDR[7] & W1_SELA[2];


--W1L151 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[6]~67
--operation mode is normal

W1L151 = W1L941 & (!W1_PORT0_SFR[6] # !W1L472) # !W1L941 & Q1_L_ACCDAT[6] & W1L472;


--W1L541 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[5]~69
--operation mode is normal

W1L541 = W1L341 & (!W1_PORT0_SFR[5] # !W1_SELA[2]) # !W1L341 & W1_SELA[2] & U1_PROGRAM_ADDR[5];


--W1L931 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[4]~71
--operation mode is normal

W1L931 = W1L731 & (!W1L472 # !W1_PORT0_SFR[4]) # !W1L731 & Q1_L_ACCDAT[4] & W1L472;


--W1L331 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[3]~73
--operation mode is normal

W1L331 = W1L131 & (!W1_SELA[2] # !W1_PORT0_SFR[3]) # !W1L131 & W1_SELA[2] & U1_PROGRAM_ADDR[3];


--W1L721 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[2]~75
--operation mode is normal

W1L721 = W1L521 & (!W1L472 # !W1_PORT0_SFR[2]) # !W1L521 & Q1_L_ACCDAT[2] & W1L472;


--W1L121 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~77
--operation mode is normal

W1L121 = W1L911 & (!W1_SELA[2] # !W1_PORT0_SFR[1]) # !W1L911 & U1_PROGRAM_ADDR[1] & W1_SELA[2];


--W1L511 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[0]~79
--operation mode is normal

W1L511 = W1L311 & (!W1L472 # !W1_PORT0_SFR[0]) # !W1L311 & Q1_L_ACCDAT[0] & W1L472;


--T1_RAMDI[7] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[7]
--operation mode is normal

T1_RAMDI[7]_lut_out = LB1L22 & (LB1L41 # !KB1_REGADD[1]) # !LB1L22 & KB1_REGADD[1] & LB1_REG_HI_NIBBLE[7];
T1_RAMDI[7] = DFFEA(T1_RAMDI[7]_lut_out, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--W1L891 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21
--operation mode is normal

W1L891 = !M1_LDV2CK2 & !T1_L_FA[5] & MB1L44 & MB1L92;


--T1_RAMDI[6] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[6]
--operation mode is normal

T1_RAMDI[6]_lut_out = LB1L02 & (KB1_REGADD[0] # LB1L21) # !LB1L02 & !KB1_REGADD[0] & H1_IMMDAT[6];
T1_RAMDI[6] = DFFEA(T1_RAMDI[6]_lut_out, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--T1_RAMDI[5] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[5]
--operation mode is normal

T1_RAMDI[5]_lut_out = LB1L81 & (LB1L01 # !KB1_REGADD[1]) # !LB1L81 & KB1_REGADD[1] & LB1_REG_HI_NIBBLE[5];
T1_RAMDI[5] = DFFEA(T1_RAMDI[5]_lut_out, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--T1_RAMDI[4] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[4]
--operation mode is normal

T1_RAMDI[4]_lut_out = LB1L61 & (KB1_REGADD[0] # LB1L8) # !LB1L61 & !KB1_REGADD[0] & H1_IMMDAT[4];
T1_RAMDI[4] = DFFEA(T1_RAMDI[4]_lut_out, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--T1_RAMDI[3] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[3]
--operation mode is normal

T1_RAMDI[3]_lut_out = H1_IMMDAT[3] & (LB1L6 # !KB1_REGADD[1]) # !H1_IMMDAT[3] & LB1L6 & KB1_REGADD[1];
T1_RAMDI[3]_sload_eqn = (KB1_REGADD[0] & N1L91) # (!KB1_REGADD[0] & T1_RAMDI[3]_lut_out);
T1_RAMDI[3] = DFFEA(T1_RAMDI[3]_sload_eqn, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--T1_RAMDI[2] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[2]
--operation mode is normal

T1_RAMDI[2]_lut_out = LB1L4 & (H1_IMMDAT[2] # KB1_REGADD[1]) # !LB1L4 & H1_IMMDAT[2] & !KB1_REGADD[1];
T1_RAMDI[2]_sload_eqn = (KB1_REGADD[0] & N1L41) # (!KB1_REGADD[0] & T1_RAMDI[2]_lut_out);
T1_RAMDI[2] = DFFEA(T1_RAMDI[2]_sload_eqn, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--T1_RAMDI[1] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[1]
--operation mode is normal

T1_RAMDI[1]_lut_out = H1_IMMDAT[1] & (LB1L2 # !KB1_REGADD[1]) # !H1_IMMDAT[1] & LB1L2 & KB1_REGADD[1];
T1_RAMDI[1]_sload_eqn = (KB1_REGADD[0] & N1L31) # (!KB1_REGADD[0] & T1_RAMDI[1]_lut_out);
T1_RAMDI[1] = DFFEA(T1_RAMDI[1]_sload_eqn, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--T1_RAMDI[0] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|RAMDI[0]
--operation mode is normal

T1_RAMDI[0]_lut_out = H1_IMMDAT[0] & (LB1L1 # !KB1_REGADD[1]) # !H1_IMMDAT[0] & LB1L1 & KB1_REGADD[1];
T1_RAMDI[0]_sload_eqn = (KB1_REGADD[0] & N1L21) # (!KB1_REGADD[0] & T1_RAMDI[0]_lut_out);
T1_RAMDI[0] = DFFEA(T1_RAMDI[0]_sload_eqn, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--W1_PORT2_SFR[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]
--operation mode is normal

W1_PORT2_SFR[7]_lut_out = !T1_RAMDI[7];
W1_PORT2_SFR[7] = DFFEA(W1_PORT2_SFR[7]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1L1 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|CE[0]~457
--operation mode is normal

W1L1 = W1_EXTDAT & !W1L872 # !W1_EXTDAT & (!G1_ENA # !U1_EXT_PROG_EN);


--W1L701 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628
--operation mode is normal

W1L701 = U1_PROGRAM_ADDR[15] & (U1_DPH[7] # !W1_EXTDAT) # !U1_PROGRAM_ADDR[15] & U1_DPH[7] & W1_EXTDAT;


--W1L301 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630
--operation mode is normal

W1L301 = U1_DPH[6] & (W1_EXTDAT # U1_PROGRAM_ADDR[14]) # !U1_DPH[6] & !W1_EXTDAT & U1_PROGRAM_ADDR[14];


--W1_PORT2_SFR[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]
--operation mode is normal

W1_PORT2_SFR[6]_lut_out = !T1_RAMDI[6];
W1_PORT2_SFR[6] = DFFEA(W1_PORT2_SFR[6]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1_PORT2_SFR[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]
--operation mode is normal

W1_PORT2_SFR[5]_lut_out = !T1_RAMDI[5];
W1_PORT2_SFR[5] = DFFEA(W1_PORT2_SFR[5]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1L99 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632
--operation mode is normal

W1L99 = U1_PROGRAM_ADDR[13] & (U1_DPH[5] # !W1_EXTDAT) # !U1_PROGRAM_ADDR[13] & U1_DPH[5] & W1_EXTDAT;


--W1L59 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634
--operation mode is normal

W1L59 = W1_EXTDAT & U1_DPH[4] # !W1_EXTDAT & U1_PROGRAM_ADDR[12];


--W1_PORT2_SFR[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]
--operation mode is normal

W1_PORT2_SFR[4]_lut_out = !T1_RAMDI[4];
W1_PORT2_SFR[4] = DFFEA(W1_PORT2_SFR[4]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1_PORT2_SFR[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]
--operation mode is normal

W1_PORT2_SFR[3]_lut_out = !T1_RAMDI[3];
W1_PORT2_SFR[3] = DFFEA(W1_PORT2_SFR[3]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1L19 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636
--operation mode is normal

W1L19 = U1_DPH[3] & (W1_EXTDAT # U1_PROGRAM_ADDR[11]) # !U1_DPH[3] & !W1_EXTDAT & U1_PROGRAM_ADDR[11];


--W1L78 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638
--operation mode is normal

W1L78 = W1_EXTDAT & U1_DPH[2] # !W1_EXTDAT & U1_PROGRAM_ADDR[10];


--W1_PORT2_SFR[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]
--operation mode is normal

W1_PORT2_SFR[2]_lut_out = !T1_RAMDI[2];
W1_PORT2_SFR[2] = DFFEA(W1_PORT2_SFR[2]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1_PORT2_SFR[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]
--operation mode is normal

W1_PORT2_SFR[1]_lut_out = !T1_RAMDI[1];
W1_PORT2_SFR[1] = DFFEA(W1_PORT2_SFR[1]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1L38 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640
--operation mode is normal

W1L38 = U1_DPH[1] & (W1_EXTDAT # U1_PROGRAM_ADDR[9]) # !U1_DPH[1] & !W1_EXTDAT & U1_PROGRAM_ADDR[9];


--W1_PORT2_SFR[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]
--operation mode is normal

W1_PORT2_SFR[0]_lut_out = !T1_RAMDI[0];
W1_PORT2_SFR[0] = DFFEA(W1_PORT2_SFR[0]_lut_out, HC1__clk0, G1_ENA, , W1L712, , );


--W1L97 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642
--operation mode is normal

W1L97 = U1_PROGRAM_ADDR[8] & (U1_DPH[0] # !W1_EXTDAT) # !U1_PROGRAM_ADDR[8] & U1_DPH[0] & W1_EXTDAT;


--G1_A1 is CPU_Core:inst|SCHKT:inst|A1
--operation mode is normal

G1_A1 = !G1_Q[1] & G1_Q[5] & !G1L2;


--G1L14 is CPU_Core:inst|SCHKT:inst|Mux~4475
--operation mode is normal

G1_LOK[2]_qfbk = G1_LOK[2];
G1L14 = G1_LOK[1] & (G1_LOK[2]_qfbk # !G1_Q[4]) # !G1_LOK[1] & G1_Q[4] & G1_LOK[2]_qfbk;

--G1_LOK[2] is CPU_Core:inst|SCHKT:inst|LOK[2]
--operation mode is normal

G1_LOK[2]_sload_eqn = G1_CT2[2];
G1_LOK[2] = DFFEA(G1_LOK[2]_sload_eqn, G1L9, VCC, , , , );


--G1L28 is CPU_Core:inst|SCHKT:inst|Mux~4647
--operation mode is normal

G1_LOK[1]_qfbk = G1_LOK[1];
G1L28 = G1_Q[0] & !NESW & !G1_Q[1] # !G1_Q[0] & (NESW $ (!G1_LOK[1]_qfbk & G1_Q[1]));

--G1_LOK[1] is CPU_Core:inst|SCHKT:inst|LOK[1]
--operation mode is normal

G1_LOK[1]_sload_eqn = G1_CT2[1];
G1_LOK[1] = DFFEA(G1_LOK[1]_sload_eqn, G1L9, VCC, , , , );


--G1_LOK[0] is CPU_Core:inst|SCHKT:inst|LOK[0]
--operation mode is normal

G1_LOK[0]_lut_out = !G1_LOK[0];
G1_LOK[0] = DFFEA(G1_LOK[0]_lut_out, G1L9, VCC, , , , );


--JC7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]
--operation mode is normal

JC7_Q[0] = AMPP_FUNCTION(A1L5, altera_internal_jtag, JC8_Q[6], VCC, F1L92);


--BC3_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]
--operation mode is normal

BC3_WORD_SR[0] = AMPP_FUNCTION(A1L5, BC3_WORD_SR[1], MC1_state[4], BC3L01, !BC1_clear_signal, F1L4);


--F1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG
--operation mode is normal

F1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L5, F1L21, VCC);


--NC1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]
--operation mode is normal

NC1_dffe1a[0] = AMPP_FUNCTION(A1L5, F1L83, JC8_Q[2], JC8_Q[1], JC8_Q[3], !F1L2, F1L6);


--F1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1
--operation mode is normal

F1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L5, LC1_dffs[0], LC1_dffs[1], F1L54, F1L64, MC1_state[0], MC1_state[12]);


--F1L81 is sld_hub:sld_hub_inst|HUB_TDO~598
--operation mode is normal

F1L81 = AMPP_FUNCTION(BC3_WORD_SR[0], F1_HUB_BYPASS_REG, NC1_dffe1a[0], F1_jtag_debug_mode_usr1);


--JC6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
--operation mode is normal

JC6_Q[0] = AMPP_FUNCTION(A1L5, altera_internal_jtag, JC8_Q[6], !F1L2, F1L92);


--BC2_WORD_SR[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--operation mode is normal

BC2_WORD_SR[0] = AMPP_FUNCTION(A1L5, BC2L01, BC2L11, BC2_WORD_SR[1], BC2_word_counter[4], !BC1_clear_signal, MC1_state[4], AC2L8);


--JC1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]
--operation mode is normal

JC1_Q[0] = AMPP_FUNCTION(A1L5, JC3_Q[0], JC8_Q[0], JC5_Q[0], !F1L2, F1L13);


--JC1_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]
--operation mode is normal

JC1_Q[2] = AMPP_FUNCTION(A1L5, JC3_Q[2], JC8_Q[2], JC5_Q[0], !F1L2, F1L13);


--JC1_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]
--operation mode is normal

JC1_Q[1] = AMPP_FUNCTION(A1L5, JC3_Q[1], JC8_Q[1], JC5_Q[0], !F1L2, F1L13);


--F1L91 is sld_hub:sld_hub_inst|HUB_TDO~599
--operation mode is normal

F1L91 = AMPP_FUNCTION(JC1_Q[2], JC1_Q[1]);


--AC2_bypass_reg_out is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--operation mode is normal

AC2_bypass_reg_out = AMPP_FUNCTION(A1L5, altera_internal_jtag, !F1L2, F1L04);


--AC2_ram_rom_data_reg[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--operation mode is normal

AC2_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[0], AC2_ram_rom_data_reg[1], FC1_q_b[0], AC2L11, VCC, AC2L01);


--F1L31 is sld_hub:sld_hub_inst|HUB_TDO~572
--operation mode is normal

F1L31 = AMPP_FUNCTION(BC2_WORD_SR[0], JC1_Q[0], F1L61);


--F1L41 is sld_hub:sld_hub_inst|HUB_TDO~573
--operation mode is normal

F1L41 = AMPP_FUNCTION(JC6_Q[0], F1_jtag_debug_mode_usr1, F1L31);


--JC6_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]
--operation mode is normal

JC6_Q[1] = AMPP_FUNCTION(A1L5, JC8_Q[6], altera_internal_jtag, !F1L2, F1L92);


--JC8_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]
--operation mode is normal

JC8_Q[0] = AMPP_FUNCTION(A1L5, AC2_is_in_use_reg, F1L22, JC8_Q[1], F1L72, !F1L2, MC1_state[4], F1_IRSR_ENA);


--AC1_ram_rom_data_reg[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--operation mode is normal

AC1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[0], AC1_ram_rom_data_reg[1], ZB1_q_b[0], AC1L11, VCC, AC1L01);


--AC1_bypass_reg_out is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--operation mode is normal

AC1_bypass_reg_out = AMPP_FUNCTION(A1L5, altera_internal_jtag, !F1L2, F1L14);


--JC2_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]
--operation mode is normal

JC2_Q[2] = AMPP_FUNCTION(A1L5, JC4_Q[2], JC8_Q[2], JC5_Q[0], !F1L2, F1L33);


--JC2_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1]
--operation mode is normal

JC2_Q[1] = AMPP_FUNCTION(A1L5, JC4_Q[1], JC8_Q[1], JC5_Q[0], !F1L2, F1L33);


--F1L02 is sld_hub:sld_hub_inst|HUB_TDO~600
--operation mode is normal

F1L02 = AMPP_FUNCTION(AC1_ram_rom_data_reg[0], AC1_bypass_reg_out, JC2_Q[2], JC2_Q[1]);


--JC2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]
--operation mode is normal

JC2_Q[0] = AMPP_FUNCTION(A1L5, JC4_Q[0], JC8_Q[0], JC5_Q[0], !F1L2, F1L33);


--BC1_WORD_SR[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--operation mode is normal

BC1_WORD_SR[0] = AMPP_FUNCTION(A1L5, BC1L11, BC1L21, BC1_WORD_SR[1], BC1_word_counter[4], !BC1_clear_signal, MC1_state[4], AC1L8);


--F1L51 is sld_hub:sld_hub_inst|HUB_TDO~587
--operation mode is normal

F1L51 = AMPP_FUNCTION(JC6_Q[1], F1_jtag_debug_mode_usr1, JC8_Q[0], F1L71);


--MC1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
--operation mode is normal

MC1_state[8] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[5], MC1_state[7], VCC);


--MC1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]
--operation mode is normal

MC1_state[3] = AMPP_FUNCTION(A1L5, MC1_state[2], A1L7, VCC);


--MC1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]
--operation mode is normal

MC1_state[4] = AMPP_FUNCTION(A1L5, MC1_state[3], MC1_state[4], MC1_state[7], A1L7, VCC);


--F1L44 is sld_hub:sld_hub_inst|process14~0
--operation mode is normal

F1L44 = AMPP_FUNCTION(MC1_state[3], MC1_state[4]);


--W1L551 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[7]~64
--operation mode is normal

W1L551 = W1L472 & (W1_SELA[2] # Q1_L_ACCDAT[7]) # !W1L472 & W1L951 & !W1_SELA[2];


--U1_PROGRAM_ADDR[7] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]
--operation mode is normal

U1_PROGRAM_ADDR[7]_lut_out = U1_L_PROGRAM_COUNT[7] & (U1_ADDR_16BIT_LOW[7] # !U1L462) # !U1_L_PROGRAM_COUNT[7] & U1L462 & U1_ADDR_16BIT_LOW[7];
U1_PROGRAM_ADDR[7]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[7]) # (!U1L382 & U1_PROGRAM_ADDR[7]_lut_out);
U1_PROGRAM_ADDR[7]_reg_input = U1_PROGRAM_ADDR[7]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[7] = DFFEA(U1_PROGRAM_ADDR[7]_reg_input, HC1__clk0, VCC, , , , );


--W1_SELA[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELA[2]
--operation mode is normal

W1_SELA[2] = W1_EXTEND_MOVX & !M1_Q5 & M1_Q4 # !W1_EXTDAT;


--W1_PORT0_SFR[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]
--operation mode is normal

W1_PORT0_SFR[7]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[7] # !MB1_SFRW[0] & W1_PORT0_SFR[7]);
W1_PORT0_SFR[7] = DFFEA(W1_PORT0_SFR[7]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--W1L941 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[6]~66
--operation mode is normal

W1L941 = W1_SELA[2] & (U1_PROGRAM_ADDR[6] # W1L472) # !W1_SELA[2] & !W1L472 & W1L351;


--Q1_L_ACCDAT[6] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]
--operation mode is normal

Q1_L_ACCDAT[6]_lut_out = Q1L89 & (Q1L411 # !GB1L6) # !Q1L89 & H1_IMMDAT[6] & GB1L6;
Q1_L_ACCDAT[6] = DFFEA(Q1_L_ACCDAT[6]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--W1L472 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELA[1]~35
--operation mode is normal

W1L472 = !W1_EXTEND_MOVX & !W1_P0DADD & (W1_EXTDAT # !U1_EXT_PROG_EN);


--W1_PORT0_SFR[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]
--operation mode is normal

W1_PORT0_SFR[6]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[6] # !MB1_SFRW[0] & W1_PORT0_SFR[6]);
W1_PORT0_SFR[6] = DFFEA(W1_PORT0_SFR[6]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--W1L341 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[5]~68
--operation mode is normal

W1L341 = W1L472 & (Q1_L_ACCDAT[5] # W1_SELA[2]) # !W1L472 & W1L741 & !W1_SELA[2];


--W1_PORT0_SFR[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]
--operation mode is normal

W1_PORT0_SFR[5]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[5] # !MB1_SFRW[0] & W1_PORT0_SFR[5]);
W1_PORT0_SFR[5] = DFFEA(W1_PORT0_SFR[5]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--U1_PROGRAM_ADDR[5] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]
--operation mode is normal

U1_PROGRAM_ADDR[5]_lut_out = U1_ADDR_16BIT_LOW[5] & (U1_L_PROGRAM_COUNT[5] # U1L462) # !U1_ADDR_16BIT_LOW[5] & U1_L_PROGRAM_COUNT[5] & !U1L462;
U1_PROGRAM_ADDR[5]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[5]) # (!U1L382 & U1_PROGRAM_ADDR[5]_lut_out);
U1_PROGRAM_ADDR[5]_reg_input = U1_PROGRAM_ADDR[5]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[5] = DFFEA(U1_PROGRAM_ADDR[5]_reg_input, HC1__clk0, VCC, , , , );


--Q1_L_ACCDAT[4] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]
--operation mode is normal

Q1_L_ACCDAT[4]_lut_out = Q1L49 & (Q1L011 # !GB1L6) # !Q1L49 & H1_IMMDAT[4] & GB1L6;
Q1_L_ACCDAT[4] = DFFEA(Q1_L_ACCDAT[4]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--W1_PORT0_SFR[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]
--operation mode is normal

W1_PORT0_SFR[4]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[4] # !MB1_SFRW[0] & W1_PORT0_SFR[4]);
W1_PORT0_SFR[4] = DFFEA(W1_PORT0_SFR[4]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--W1L731 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[4]~70
--operation mode is normal

W1L731 = W1_SELA[2] & (W1L472 # U1_PROGRAM_ADDR[4]) # !W1_SELA[2] & !W1L472 & W1L141;


--W1L131 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[3]~72
--operation mode is normal

W1L131 = W1L472 & (Q1_L_ACCDAT[3] # W1_SELA[2]) # !W1L472 & W1L531 & !W1_SELA[2];


--W1_PORT0_SFR[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]
--operation mode is normal

W1_PORT0_SFR[3]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[3] # !MB1_SFRW[0] & W1_PORT0_SFR[3]);
W1_PORT0_SFR[3] = DFFEA(W1_PORT0_SFR[3]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--U1_PROGRAM_ADDR[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]
--operation mode is normal

U1_PROGRAM_ADDR[3]_lut_out = U1_L_PROGRAM_COUNT[3] & (U1_ADDR_16BIT_LOW[3] # !U1L462) # !U1_L_PROGRAM_COUNT[3] & U1L462 & U1_ADDR_16BIT_LOW[3];
U1_PROGRAM_ADDR[3]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[3]) # (!U1L382 & U1_PROGRAM_ADDR[3]_lut_out);
U1_PROGRAM_ADDR[3]_reg_input = U1_PROGRAM_ADDR[3]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[3] = DFFEA(U1_PROGRAM_ADDR[3]_reg_input, HC1__clk0, VCC, , , , );


--W1L521 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[2]~74
--operation mode is normal

W1L521 = W1_SELA[2] & (U1_PROGRAM_ADDR[2] # W1L472) # !W1_SELA[2] & W1L921 & !W1L472;


--W1_PORT0_SFR[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]
--operation mode is normal

W1_PORT0_SFR[2]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[2] # !MB1_SFRW[0] & W1_PORT0_SFR[2]);
W1_PORT0_SFR[2] = DFFEA(W1_PORT0_SFR[2]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--Q1_L_ACCDAT[2] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]
--operation mode is normal

Q1_L_ACCDAT[2]_lut_out = Q1L09 & (Q1L601 # !GB1L6) # !Q1L09 & H1_IMMDAT[2] & GB1L6;
Q1_L_ACCDAT[2] = DFFEA(Q1_L_ACCDAT[2]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--W1L911 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~76
--operation mode is normal

W1L911 = W1L472 & (W1_SELA[2] # Q1_L_ACCDAT[1]) # !W1L472 & !W1_SELA[2] & W1L321;


--U1_PROGRAM_ADDR[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]
--operation mode is normal

U1_PROGRAM_ADDR[1]_lut_out = U1_L_PROGRAM_COUNT[1] & (U1_ADDR_16BIT_LOW[1] # !U1L462) # !U1_L_PROGRAM_COUNT[1] & U1_ADDR_16BIT_LOW[1] & U1L462;
U1_PROGRAM_ADDR[1]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[1]) # (!U1L382 & U1_PROGRAM_ADDR[1]_lut_out);
U1_PROGRAM_ADDR[1]_reg_input = U1_PROGRAM_ADDR[1]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[1] = DFFEA(U1_PROGRAM_ADDR[1]_reg_input, HC1__clk0, VCC, , , , );


--W1_PORT0_SFR[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]
--operation mode is normal

W1_PORT0_SFR[1]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[1] # !MB1_SFRW[0] & W1_PORT0_SFR[1]);
W1_PORT0_SFR[1] = DFFEA(W1_PORT0_SFR[1]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--W1_PORT0_SFR[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]
--operation mode is normal

W1_PORT0_SFR[0]_lut_out = !W1L282 & (MB1_SFRW[0] & !T1_RAMDI[0] # !MB1_SFRW[0] & W1_PORT0_SFR[0]);
W1_PORT0_SFR[0] = DFFEA(W1_PORT0_SFR[0]_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK2, , );


--Q1_L_ACCDAT[0] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]
--operation mode is normal

Q1_L_ACCDAT[0]_lut_out = Q1L68 & (Q1L201 # !GB1L6) # !Q1L68 & GB1L6 & H1_IMMDAT[0];
Q1_L_ACCDAT[0] = DFFEA(Q1_L_ACCDAT[0]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--W1L311 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[0]~78
--operation mode is normal

W1L311 = W1_SELA[2] & (W1L472 # U1_PROGRAM_ADDR[0]) # !W1_SELA[2] & W1L711 & !W1L472;


--KB1_REGADD[1] is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]
--operation mode is normal

KB1_REGADD[1] = GB1L32 # !T1L621;


--T1L37 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~327
--operation mode is normal

T1L37 = T1_SEL_SFR_NRAM & Z1L511 # !T1_SEL_SFR_NRAM & J1L51;

--LB1_REG_HI_NIBBLE[7] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]
--operation mode is normal

LB1_REG_HI_NIBBLE[7] = DFFEA(T1L37, HC1__clk0, G1_ENA, , T1L071, , );


--LB1L41 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56
--operation mode is normal

LB1L41 = U1_STACK_DATA[7] & (U1_STACK_DATA[15] # !LB1_STACK_MUX) # !U1_STACK_DATA[7] & LB1_STACK_MUX & U1_STACK_DATA[15];


--LB1L22 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12
--operation mode is normal

LB1L22 = KB1_REGADD[0] & !KB1_REGADD[1] & N1L73 # !KB1_REGADD[0] & (H1_IMMDAT[7] # KB1_REGADD[1]);


--Y1L58 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|setpsw~1
--operation mode is normal

M1_STATD[6]_qfbk = M1_STATD[6];
Y1L58 = !M1_LDV2CK2 & M1_STATD[6]_qfbk & !M1_LCYC;

--M1_STATD[6] is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATD[6]
--operation mode is normal

M1_STATD[6]_sload_eqn = M1_SME;
M1_STATD[6] = DFFEA(M1_STATD[6]_sload_eqn, HC1__clk0, G1_ENA, , M1L13, , );


--M1_LDV2CK2 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|LDV2CK2
--operation mode is normal

M1_LDV2CK2_lut_out = Y1_L_PCON[0] # !M1_LDV2CK1;
M1_LDV2CK2 = DFFEA(M1_LDV2CK2_lut_out, HC1__clk0, G1_ENA, , , , );


--T1_L_FA[5] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[5]
--operation mode is normal

T1_L_FA[5]_lut_out = T1L39 # T1L401 & (T1L81 # !T1L22);
T1_L_FA[5] = DFFEA(T1_L_FA[5]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--MB1L44 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383
--operation mode is normal

MB1L44 = !T1_L_FA[6] & !T1_L_FA[3];


--MB1L92 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389
--operation mode is normal

MB1L92 = !T1_L_FA[1] & !T1_L_FA[2] & !T1_L_FA[0] & MB1L43;


--KB1_REGADD[0] is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]
--operation mode is normal

KB1_REGADD[0] = T1L621 & (HB1L1 # EB1L3);


--RB1L5 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~180
--operation mode is normal

H1_IMMDAT[6]_qfbk = H1_IMMDAT[6];
RB1L5 = U1_L_PROGRAM_COUNT[6] & RB1L3 & (!H1_IMMDAT[6]_qfbk # !U1_JMP_REL) # !U1_L_PROGRAM_COUNT[6] & (RB1L3 # !H1_IMMDAT[6]_qfbk # !U1_JMP_REL);

--H1_IMMDAT[6] is CPU_Core:inst|MCU80512:inst3|IMMDAT[6]
--operation mode is normal

H1_IMMDAT[6]_sload_eqn = H1L45;
H1_IMMDAT[6] = DFFEA(H1_IMMDAT[6]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--LB1L21 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57
--operation mode is normal

LB1L21 = LB1_STACK_MUX & U1_STACK_DATA[14] # !LB1_STACK_MUX & U1_STACK_DATA[6];


--LB1L02 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14
--operation mode is normal

LB1L02 = KB1_REGADD[1] & (LB1_REG_HI_NIBBLE[6] # !KB1_REGADD[0]) # !KB1_REGADD[1] & KB1_REGADD[0] & N1L03;


--LB1L01 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58
--operation mode is normal

LB1L01 = U1_STACK_DATA[5] & (U1_STACK_DATA[13] # !LB1_STACK_MUX) # !U1_STACK_DATA[5] & LB1_STACK_MUX & U1_STACK_DATA[13];


--T1L17 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~329
--operation mode is normal

T1L17 = J1L11 & (Z1L38 # !T1_SEL_SFR_NRAM) # !J1L11 & T1_SEL_SFR_NRAM & Z1L38;

--LB1_REG_HI_NIBBLE[5] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]
--operation mode is normal

LB1_REG_HI_NIBBLE[5] = DFFEA(T1L17, HC1__clk0, G1_ENA, , T1L071, , );


--LB1L81 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16
--operation mode is normal

LB1L81 = KB1_REGADD[0] & !KB1_REGADD[1] & N1L52 # !KB1_REGADD[0] & (H1_IMMDAT[5] # KB1_REGADD[1]);


--LB1L8 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59
--operation mode is normal

LB1L8 = U1_STACK_DATA[4] & (U1_STACK_DATA[12] # !LB1_STACK_MUX) # !U1_STACK_DATA[4] & LB1_STACK_MUX & U1_STACK_DATA[12];


--NB1_LBUSA[4] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4]
--operation mode is normal

H1_IMMDAT[4]_qfbk = H1_IMMDAT[4];
NB1_LBUSA[4] = H1_IMMDAT[4]_qfbk & U1_JMP_REL;

--H1_IMMDAT[4] is CPU_Core:inst|MCU80512:inst3|IMMDAT[4]
--operation mode is normal

H1_IMMDAT[4]_sload_eqn = H1L05;
H1_IMMDAT[4] = DFFEA(H1_IMMDAT[4]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--LB1L61 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18
--operation mode is normal

LB1L61 = KB1_REGADD[1] & (LB1_REG_HI_NIBBLE[4] # !KB1_REGADD[0]) # !KB1_REGADD[1] & KB1_REGADD[0] & N1L22;


--NB1L31 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~379
--operation mode is normal

H1_IMMDAT[3]_qfbk = H1_IMMDAT[3];
NB1L31 = U1_L_PROGRAM_COUNT[3] & !NB1L02 & (!H1_IMMDAT[3]_qfbk # !U1_JMP_REL) # !U1_L_PROGRAM_COUNT[3] & (!NB1L02 # !H1_IMMDAT[3]_qfbk # !U1_JMP_REL);

--H1_IMMDAT[3] is CPU_Core:inst|MCU80512:inst3|IMMDAT[3]
--operation mode is normal

H1_IMMDAT[3]_sload_eqn = H1L84;
H1_IMMDAT[3] = DFFEA(H1_IMMDAT[3]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--LB1L6 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60
--operation mode is normal

LB1L6 = U1_STACK_DATA[11] & (U1_STACK_DATA[3] # LB1_STACK_MUX) # !U1_STACK_DATA[11] & U1_STACK_DATA[3] & !LB1_STACK_MUX;


--N1L91 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666
--operation mode is normal

N1L91 = N1L13 & (N1L71 # N1L25) # !N1L13 & N1L25 & (!N1L71 # !N1L53);

--U1_ADDR_16BIT_LOW[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]
--operation mode is normal

U1_ADDR_16BIT_LOW[3] = DFFEA(N1L91, HC1__clk0, VCC, , T1L971, , );


--LB1L4 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61
--operation mode is normal

LB1L4 = LB1_STACK_MUX & U1_STACK_DATA[10] # !LB1_STACK_MUX & U1_STACK_DATA[2];


--NB1L02 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~410
--operation mode is normal

H1_IMMDAT[2]_qfbk = H1_IMMDAT[2];
NB1L02 = U1_L_PROGRAM_COUNT[2] & (NB1L91 # U1_JMP_REL & H1_IMMDAT[2]_qfbk) # !U1_L_PROGRAM_COUNT[2] & U1_JMP_REL & H1_IMMDAT[2]_qfbk & NB1L91;

--H1_IMMDAT[2] is CPU_Core:inst|MCU80512:inst3|IMMDAT[2]
--operation mode is normal

H1_IMMDAT[2]_sload_eqn = H1L64;
H1_IMMDAT[2] = DFFEA(H1_IMMDAT[2]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--N1L41 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667
--operation mode is normal

N1L41 = N1L71 & (N1L62 # !N1L82 & N1L84) # !N1L71 & N1L84;

--U1_ADDR_16BIT_LOW[2] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]
--operation mode is normal

U1_ADDR_16BIT_LOW[2] = DFFEA(N1L41, HC1__clk0, VCC, , T1L971, , );


--NB1L91 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~408
--operation mode is normal

H1_IMMDAT[1]_qfbk = H1_IMMDAT[1];
NB1L91 = U1_L_PROGRAM_COUNT[1] & (NB1L81 # U1_JMP_REL & H1_IMMDAT[1]_qfbk) # !U1_L_PROGRAM_COUNT[1] & U1_JMP_REL & H1_IMMDAT[1]_qfbk & NB1L81;

--H1_IMMDAT[1] is CPU_Core:inst|MCU80512:inst3|IMMDAT[1]
--operation mode is normal

H1_IMMDAT[1]_sload_eqn = H1L44;
H1_IMMDAT[1] = DFFEA(H1_IMMDAT[1]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--LB1L2 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62
--operation mode is normal

LB1L2 = LB1_STACK_MUX & U1_STACK_DATA[9] # !LB1_STACK_MUX & U1_STACK_DATA[1];


--N1L31 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668
--operation mode is normal

N1L31 = N1L71 & (N1L32 & N1L49 # !N1L32 & N1L44) # !N1L71 & N1L44;

--U1_ADDR_16BIT_LOW[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]
--operation mode is normal

U1_ADDR_16BIT_LOW[1] = DFFEA(N1L31, HC1__clk0, VCC, , T1L971, , );


--NB1L81 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~406
--operation mode is normal

H1_IMMDAT[0]_qfbk = H1_IMMDAT[0];
NB1L81 = U1_L_PROGRAM_COUNT[0] & (U1_PC_INCR # H1_IMMDAT[0]_qfbk & U1_JMP_REL) # !U1_L_PROGRAM_COUNT[0] & U1_PC_INCR & H1_IMMDAT[0]_qfbk & U1_JMP_REL;

--H1_IMMDAT[0] is CPU_Core:inst|MCU80512:inst3|IMMDAT[0]
--operation mode is normal

H1_IMMDAT[0]_sload_eqn = H1L24;
H1_IMMDAT[0] = DFFEA(H1_IMMDAT[0]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--LB1L1 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[0]~63
--operation mode is normal

U1_STACK_DATA[0]_qfbk = U1_STACK_DATA[0];
LB1L1 = LB1_STACK_MUX & U1_STACK_DATA[8] # !LB1_STACK_MUX & U1_STACK_DATA[0]_qfbk;

--U1_STACK_DATA[0] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]
--operation mode is normal

U1_STACK_DATA[0]_sload_eqn = QB4L5;
U1_STACK_DATA[0] = DFFEA(U1_STACK_DATA[0]_sload_eqn, HC1__clk0, VCC, , U1L262, , );


--N1L21 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669
--operation mode is normal

N1L21 = N1L02 & (N1L71 & N1L49 # !N1L71 & N1L04) # !N1L02 & N1L04;

--U1_ADDR_16BIT_LOW[0] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]
--operation mode is normal

U1_ADDR_16BIT_LOW[0] = DFFEA(N1L21, HC1__clk0, VCC, , T1L971, , );


--W1L712 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32
--operation mode is normal

W1L712 = !T1_L_FA[6] & !M1_LDV2CK2 & !T1_L_FA[3] & W1L912;


--U1_EXT_PROG_EN is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN
--operation mode is normal

U1_EXT_PROG_EN_lut_out = !U1L772 & (U1L382 & U1_EXT_PROG_EN # !U1L382 & U1L77);
U1_EXT_PROG_EN = DFFEA(U1_EXT_PROG_EN_lut_out, HC1__clk0, VCC, , , , );


--W1_EXTDAT is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|EXTDAT
--operation mode is normal

W1_EXTDAT_lut_out = H1_CLEAR & (W1L4 # W1L482 & !M1_LDV2CK2);
W1_EXTDAT = DFFEA(W1_EXTDAT_lut_out, HC1__clk0, VCC, , , , );


--W1L872 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|SELC~41
--operation mode is normal

W1L872 = AB1_OPC[7] & AB1_OPC[5] & EB1L73 & AB1_OPC[6];


--U1L312 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~COMBOUT
--operation mode is normal

U1L312 = U1_L_PROGRAM_COUNT[15] & (N1L73 # !U1L462) # !U1_L_PROGRAM_COUNT[15] & U1L462 & N1L73;

--U1_PROGRAM_ADDR[15] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]
--operation mode is normal

U1_PROGRAM_ADDR[15]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[15]) # (!U1L382 & U1L312);
U1_PROGRAM_ADDR[15]_reg_input = U1_PROGRAM_ADDR[15]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[15] = DFFEA(U1_PROGRAM_ADDR[15]_reg_input, HC1__clk0, VCC, , , , );


--U1L75 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[7]~COMBOUT
--operation mode is normal

U1L75 = T1_RAMDI[7] & (JB1L5 # U1L001) # !T1_RAMDI[7] & !JB1L5 & U1L001;

--U1_DPH[7] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[7]
--operation mode is normal

U1_DPH[7]_sload_eqn = (U1L572 & U1_DPH[7]) # (!U1L572 & U1L75);
U1_DPH[7]_reg_input = U1_DPH[7]_sload_eqn & H1_CLEAR;
U1_DPH[7] = DFFEA(U1_DPH[7]_reg_input, HC1__clk0, VCC, , , , );


--U1L45 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[6]~COMBOUT
--operation mode is normal

U1L45 = T1_RAMDI[6] & (JB1L5 # U1L89) # !T1_RAMDI[6] & !JB1L5 & U1L89;

--U1_DPH[6] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[6]
--operation mode is normal

U1_DPH[6]_sload_eqn = (U1L572 & U1_DPH[6]) # (!U1L572 & U1L45);
U1_DPH[6]_reg_input = U1_DPH[6]_sload_eqn & H1_CLEAR;
U1_DPH[6] = DFFEA(U1_DPH[6]_reg_input, HC1__clk0, VCC, , , , );


--U1L012 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~COMBOUT
--operation mode is normal

U1L012 = U1_L_PROGRAM_COUNT[14] & (N1L03 # !U1L462) # !U1_L_PROGRAM_COUNT[14] & U1L462 & N1L03;

--U1_PROGRAM_ADDR[14] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]
--operation mode is normal

U1_PROGRAM_ADDR[14]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[14]) # (!U1L382 & U1L012);
U1_PROGRAM_ADDR[14]_reg_input = U1_PROGRAM_ADDR[14]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[14] = DFFEA(U1_PROGRAM_ADDR[14]_reg_input, HC1__clk0, VCC, , , , );


--U1L702 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT
--operation mode is normal

U1L702 = U1L462 & N1L52 # !U1L462 & U1_L_PROGRAM_COUNT[13];

--U1_PROGRAM_ADDR[13] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]
--operation mode is normal

U1_PROGRAM_ADDR[13]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[13]) # (!U1L382 & U1L702);
U1_PROGRAM_ADDR[13]_reg_input = U1_PROGRAM_ADDR[13]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[13] = DFFEA(U1_PROGRAM_ADDR[13]_reg_input, HC1__clk0, VCC, , , , );


--U1L15 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[5]~COMBOUT
--operation mode is normal

U1L15 = JB1L5 & T1_RAMDI[5] # !JB1L5 & U1L69;

--U1_DPH[5] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[5]
--operation mode is normal

U1_DPH[5]_sload_eqn = (U1L572 & U1_DPH[5]) # (!U1L572 & U1L15);
U1_DPH[5]_reg_input = U1_DPH[5]_sload_eqn & H1_CLEAR;
U1_DPH[5] = DFFEA(U1_DPH[5]_reg_input, HC1__clk0, VCC, , , , );


--U1L84 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[4]~COMBOUT
--operation mode is normal

U1L84 = JB1L5 & T1_RAMDI[4] # !JB1L5 & U1L49;

--U1_DPH[4] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[4]
--operation mode is normal

U1_DPH[4]_sload_eqn = (U1L572 & U1_DPH[4]) # (!U1L572 & U1L84);
U1_DPH[4]_reg_input = U1_DPH[4]_sload_eqn & H1_CLEAR;
U1_DPH[4] = DFFEA(U1_DPH[4]_reg_input, HC1__clk0, VCC, , , , );


--U1L402 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT
--operation mode is normal

U1L402 = U1L462 & N1L22 # !U1L462 & U1_L_PROGRAM_COUNT[12];

--U1_PROGRAM_ADDR[12] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]
--operation mode is normal

U1_PROGRAM_ADDR[12]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[12]) # (!U1L382 & U1L402);
U1_PROGRAM_ADDR[12]_reg_input = U1_PROGRAM_ADDR[12]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[12] = DFFEA(U1_PROGRAM_ADDR[12]_reg_input, HC1__clk0, VCC, , , , );


--U1L54 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[3]~COMBOUT
--operation mode is normal

U1L54 = JB1L5 & T1_RAMDI[3] # !JB1L5 & U1L29;

--U1_DPH[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[3]
--operation mode is normal

U1_DPH[3]_sload_eqn = (U1L572 & U1_DPH[3]) # (!U1L572 & U1L54);
U1_DPH[3]_reg_input = U1_DPH[3]_sload_eqn & H1_CLEAR;
U1_DPH[3] = DFFEA(U1_DPH[3]_reg_input, HC1__clk0, VCC, , , , );


--U1L102 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~COMBOUT
--operation mode is normal

U1L102 = U1L462 & N1L91 # !U1L462 & U1_L_PROGRAM_COUNT[11];

--U1_PROGRAM_ADDR[11] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]
--operation mode is normal

U1_PROGRAM_ADDR[11]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[11]) # (!U1L382 & U1L102);
U1_PROGRAM_ADDR[11]_reg_input = U1_PROGRAM_ADDR[11]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[11] = DFFEA(U1_PROGRAM_ADDR[11]_reg_input, HC1__clk0, VCC, , , , );


--U1L891 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT
--operation mode is normal

U1L891 = U1L462 & N1L41 # !U1L462 & U1_L_PROGRAM_COUNT[10];

--U1_PROGRAM_ADDR[10] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]
--operation mode is normal

U1_PROGRAM_ADDR[10]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[10]) # (!U1L382 & U1L891);
U1_PROGRAM_ADDR[10]_reg_input = U1_PROGRAM_ADDR[10]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[10] = DFFEA(U1_PROGRAM_ADDR[10]_reg_input, HC1__clk0, VCC, , , , );


--U1L24 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[2]~COMBOUT
--operation mode is normal

U1L24 = JB1L5 & T1_RAMDI[2] # !JB1L5 & U1L09;

--U1_DPH[2] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[2]
--operation mode is normal

U1_DPH[2]_sload_eqn = (U1L572 & U1_DPH[2]) # (!U1L572 & U1L24);
U1_DPH[2]_reg_input = U1_DPH[2]_sload_eqn & H1_CLEAR;
U1_DPH[2] = DFFEA(U1_DPH[2]_reg_input, HC1__clk0, VCC, , , , );


--U1L93 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[1]~COMBOUT
--operation mode is normal

U1L93 = JB1L5 & T1_RAMDI[1] # !JB1L5 & U1L88;

--U1_DPH[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[1]
--operation mode is normal

U1_DPH[1]_sload_eqn = (U1L572 & U1_DPH[1]) # (!U1L572 & U1L93);
U1_DPH[1]_reg_input = U1_DPH[1]_sload_eqn & H1_CLEAR;
U1_DPH[1] = DFFEA(U1_DPH[1]_reg_input, HC1__clk0, VCC, , , , );


--U1L591 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~COMBOUT
--operation mode is normal

U1L591 = U1_L_PROGRAM_COUNT[9] & (N1L31 # !U1L462) # !U1_L_PROGRAM_COUNT[9] & U1L462 & N1L31;

--U1_PROGRAM_ADDR[9] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]
--operation mode is normal

U1_PROGRAM_ADDR[9]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[9]) # (!U1L382 & U1L591);
U1_PROGRAM_ADDR[9]_reg_input = U1_PROGRAM_ADDR[9]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[9] = DFFEA(U1_PROGRAM_ADDR[9]_reg_input, HC1__clk0, VCC, , , , );


--U1L291 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT
--operation mode is normal

U1L291 = U1_L_PROGRAM_COUNT[8] & (N1L21 # !U1L462) # !U1_L_PROGRAM_COUNT[8] & U1L462 & N1L21;

--U1_PROGRAM_ADDR[8] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]
--operation mode is normal

U1_PROGRAM_ADDR[8]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[8]) # (!U1L382 & U1L291);
U1_PROGRAM_ADDR[8]_reg_input = U1_PROGRAM_ADDR[8]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[8] = DFFEA(U1_PROGRAM_ADDR[8]_reg_input, HC1__clk0, VCC, , , , );


--U1L63 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[0]~COMBOUT
--operation mode is normal

U1L63 = T1_RAMDI[0] & (JB1L5 # U1L68) # !T1_RAMDI[0] & !JB1L5 & U1L68;

--U1_DPH[0] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPH[0]
--operation mode is normal

U1_DPH[0]_sload_eqn = (U1L572 & U1_DPH[0]) # (!U1L572 & U1L63);
U1_DPH[0]_reg_input = U1_DPH[0]_sload_eqn & H1_CLEAR;
U1_DPH[0] = DFFEA(U1_DPH[0]_reg_input, HC1__clk0, VCC, , , , );


--G1_Q[1] is CPU_Core:inst|SCHKT:inst|Q[1]
--operation mode is normal

G1_Q[1]_lut_out = !G1_Q[5] & G1L27 & (G1_Q[1] $ G1_Q[0]);
G1_Q[1] = DFFEA(G1_Q[1]_lut_out, HC1__clk0, !RST, , , , );


--G1_Q[5] is CPU_Core:inst|SCHKT:inst|Q[5]
--operation mode is normal

G1_Q[5]_lut_out = G1_Q[3] & !G1_Q[5] & G1L84 & G1L07;
G1_Q[5] = DFFEA(G1_Q[5]_lut_out, HC1__clk0, !RST, , , , );


--G1L2 is CPU_Core:inst|SCHKT:inst|A1~22
--operation mode is normal

G1L2 = G1_Q[2] # G1_Q[0] # G1_Q[4] # G1_Q[3];


--G1L9 is CPU_Core:inst|SCHKT:inst|CLKA~61
--operation mode is normal

G1L9 = !G1L5 & L1_safe_q[9] & !G1L7 & L1_safe_q[8];


--G1_Q[4] is CPU_Core:inst|SCHKT:inst|Q[4]
--operation mode is normal

G1_Q[4]_lut_out = !G1_Q[5] & (G1L05 # G1_Q[4] & G1L08);
G1_Q[4] = DFFEA(G1_Q[4]_lut_out, HC1__clk0, !RST, , , , );


--G1_CT2[2] is CPU_Core:inst|SCHKT:inst|CT2[2]
--operation mode is normal

G1_CT2[2]_lut_out = !G1_CT2[2];
G1_CT2[2] = DFFEA(G1_CT2[2]_lut_out, G1L9, VCC, , G1L89, , );


--G1_Q[0] is CPU_Core:inst|SCHKT:inst|Q[0]
--operation mode is normal

G1_Q[0]_lut_out = !G1_Q[0] & !G1_Q[5] & G1L73;
G1_Q[0] = DFFEA(G1_Q[0]_lut_out, HC1__clk0, !RST, , , , );


--G1_CT2[1] is CPU_Core:inst|SCHKT:inst|CT2[1]
--operation mode is normal

G1_CT2[1]_lut_out = !G1_CT2[1];
G1_CT2[1] = DFFEA(G1_CT2[1]_lut_out, G1L9, VCC, , !G1_LOK[0], , );


--JC8_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]
--operation mode is normal

JC8_Q[6] = AMPP_FUNCTION(A1L5, F1L21, !F1L2, F1_IRSR_ENA);


--F1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q
--operation mode is normal

F1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L5, F1_jtag_debug_mode_usr1, MC1_state[8], VCC, F1L34);


--F1L92 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21
--operation mode is normal

F1L92 = AMPP_FUNCTION(A1L7, F1_jtag_debug_mode_usr1, MC1_state[4], F1_OK_TO_UPDATE_IR_Q);


--BC3_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]
--operation mode is normal

BC3_WORD_SR[1] = AMPP_FUNCTION(A1L5, BC3_WORD_SR[2], MC1_state[4], BC3_word_counter[1], BC3_word_counter[2], !BC1_clear_signal, F1L4);


--BC3_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]
--operation mode is normal

BC3_word_counter[0] = AMPP_FUNCTION(A1L5, BC3_word_counter[4], BC3L31, BC3L1, !BC1_clear_signal, BC3L02);


--BC3_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]
--operation mode is normal

BC3_word_counter[1] = AMPP_FUNCTION(A1L5, BC3L3, !BC1_clear_signal, BC3L02);


--BC3_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]
--operation mode is normal

BC3_word_counter[2] = AMPP_FUNCTION(A1L5, BC3L5, !BC1_clear_signal, BC3L02);


--BC3_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]
--operation mode is normal

BC3_word_counter[3] = AMPP_FUNCTION(A1L5, BC3_word_counter[4], BC3L31, BC3L7, !BC1_clear_signal, BC3L02);


--BC3L01 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~247
--operation mode is normal

BC3L01 = AMPP_FUNCTION(BC3_word_counter[0], BC3_word_counter[1], BC3_word_counter[2], BC3_word_counter[3]);


--BC1_clear_signal is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal
--operation mode is normal

BC1_clear_signal = AMPP_FUNCTION(F1_jtag_debug_mode_usr1, MC1_state[8]);


--F1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0
--operation mode is normal

F1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L5, LC1_dffs[1], LC1_dffs[0], F1L54, F1L64, MC1_state[0], MC1_state[12]);


--F1L4 is sld_hub:sld_hub_inst|comb~9
--operation mode is normal

F1L4 = AMPP_FUNCTION(F1_jtag_debug_mode_usr0, MC1_state[3], MC1_state[4]);


--F1L21 is sld_hub:sld_hub_inst|HUB_BYPASS_REG~1
--operation mode is normal

F1L21 = AMPP_FUNCTION(altera_internal_jtag, MC1_state[4]);


--F1L83 is sld_hub:sld_hub_inst|jtag_debug_mode~2
--operation mode is normal

F1L83 = AMPP_FUNCTION(F1_jtag_debug_mode_usr1, F1_jtag_debug_mode_usr0);


--JC8_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]
--operation mode is normal

JC8_Q[2] = AMPP_FUNCTION(A1L5, AC2_ir_loaded_address_reg[1], F1L42, JC8_Q[3], F1L72, !F1L2, MC1_state[4], F1_IRSR_ENA);


--JC8_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]
--operation mode is normal

JC8_Q[1] = AMPP_FUNCTION(A1L5, AC2_ir_loaded_address_reg[0], F1L32, JC8_Q[2], F1L72, !F1L2, MC1_state[4], F1_IRSR_ENA);


--JC8_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]
--operation mode is normal

JC8_Q[3] = AMPP_FUNCTION(A1L5, AC2_ir_loaded_address_reg[2], F1L52, JC8_Q[4], F1L72, !F1L2, MC1_state[4], F1_IRSR_ENA);


--JC9_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]
--operation mode is normal

JC9_Q[0] = AMPP_FUNCTION(A1L5, NC1_dffe1a[7], F1_jtag_debug_mode_usr1, F1L3);


--MC1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]
--operation mode is normal

MC1_state[1] = AMPP_FUNCTION(A1L5, MC1_state[0], MC1L81, A1L7, VCC);


--F1L2 is sld_hub:sld_hub_inst|CLEAR_SIGNAL~0
--operation mode is normal

F1L2 = AMPP_FUNCTION(JC9_Q[0], MC1_state[1]);


--F1L5 is sld_hub:sld_hub_inst|comb~79
--operation mode is normal

F1L5 = AMPP_FUNCTION(F1_jtag_debug_mode_usr1, MC1_state[3], F1_jtag_debug_mode_usr0, MC1_state[4]);


--F1L6 is sld_hub:sld_hub_inst|comb~80
--operation mode is normal

F1L6 = AMPP_FUNCTION(A1L7, F1L5, altera_internal_jtag, JC8_Q[6]);


--LC1_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]
--operation mode is normal

LC1_dffs[0] = AMPP_FUNCTION(A1L5, LC1_dffs[1], MC1_state[0], MC1_state[11]);


--LC1_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]
--operation mode is normal

LC1_dffs[1] = AMPP_FUNCTION(A1L5, LC1_dffs[2], MC1_state[0], MC1_state[11]);


--LC1_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]
--operation mode is normal

LC1_dffs[9] = AMPP_FUNCTION(A1L5, altera_internal_jtag, MC1_state[0], MC1_state[11]);


--LC1_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]
--operation mode is normal

LC1_dffs[8] = AMPP_FUNCTION(A1L5, LC1_dffs[9], MC1_state[0], MC1_state[11]);


--LC1_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]
--operation mode is normal

LC1_dffs[7] = AMPP_FUNCTION(A1L5, LC1_dffs[8], MC1_state[0], MC1_state[11]);


--LC1_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]
--operation mode is normal

LC1_dffs[6] = AMPP_FUNCTION(A1L5, LC1_dffs[7], MC1_state[0], MC1_state[11]);


--F1L54 is sld_hub:sld_hub_inst|reduce_nor~57
--operation mode is normal

F1L54 = AMPP_FUNCTION(LC1_dffs[9], LC1_dffs[8], LC1_dffs[7], LC1_dffs[6]);


--LC1_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]
--operation mode is normal

LC1_dffs[3] = AMPP_FUNCTION(A1L5, LC1_dffs[4], MC1_state[0], MC1_state[11]);


--LC1_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]
--operation mode is normal

LC1_dffs[2] = AMPP_FUNCTION(A1L5, LC1_dffs[3], MC1_state[0], MC1_state[11]);


--LC1_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]
--operation mode is normal

LC1_dffs[5] = AMPP_FUNCTION(A1L5, LC1_dffs[6], MC1_state[0], MC1_state[11]);


--LC1_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]
--operation mode is normal

LC1_dffs[4] = AMPP_FUNCTION(A1L5, LC1_dffs[5], MC1_state[0], MC1_state[11]);


--F1L64 is sld_hub:sld_hub_inst|reduce_nor~58
--operation mode is normal

F1L64 = AMPP_FUNCTION(LC1_dffs[3], LC1_dffs[2], LC1_dffs[5], LC1_dffs[4]);


--MC1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
--operation mode is normal

MC1_state[0] = AMPP_FUNCTION(A1L5, MC1L91, A1L7, MC1_state[9], MC1_state[0], VCC);


--MC1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]
--operation mode is normal

MC1_state[12] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[11], MC1_state[10], VCC);


--BC2_word_counter[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--operation mode is normal

BC2_word_counter[0] = AMPP_FUNCTION(A1L5, BC2_word_counter[4], BC2L71, BC2L1, !BC1_clear_signal, BC2L42);


--BC2_word_counter[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--operation mode is normal

BC2_word_counter[1] = AMPP_FUNCTION(A1L5, BC2L3, !BC1_clear_signal, BC2L42);


--BC2_word_counter[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--operation mode is normal

BC2_word_counter[2] = AMPP_FUNCTION(A1L5, BC2_word_counter[4], BC2L71, BC2L5, !BC1_clear_signal, BC2L42);


--BC2_word_counter[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--operation mode is normal

BC2_word_counter[3] = AMPP_FUNCTION(A1L5, BC2L7, !BC1_clear_signal, BC2L42);


--BC2L01 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~382
--operation mode is normal

BC2L01 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[1], BC2_word_counter[2], BC2_word_counter[3]);


--BC2L11 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~384
--operation mode is normal

BC2L11 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[1], BC2_word_counter[2], BC2_word_counter[3]);


--BC2_WORD_SR[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--operation mode is normal

BC2_WORD_SR[1] = AMPP_FUNCTION(A1L5, BC2L21, BC2L51, BC2_WORD_SR[2], BC2_word_counter[3], !BC1_clear_signal, MC1_state[4], AC2L8);


--BC2_word_counter[4] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--operation mode is normal

BC2_word_counter[4] = AMPP_FUNCTION(A1L5, BC2_word_counter[4], BC2L71, BC2L9, !BC1_clear_signal, BC2L42);


--F1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode
--operation mode is normal

F1_jtag_debug_mode = AMPP_FUNCTION(A1L5, F1L83, F1_jtag_debug_mode, F1L93, MC1_state[15], MC1_state[0]);


--JC5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]
--operation mode is normal

JC5_Q[0] = AMPP_FUNCTION(A1L5, NC1_dffe1a[1], !F1L2, F1L1);


--F1L04 is sld_hub:sld_hub_inst|NODE_ENA~24
--operation mode is normal

F1L04 = AMPP_FUNCTION(JC6_Q[0], F1_jtag_debug_mode, JC5_Q[0]);


--JC3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]
--operation mode is normal

JC3_Q[0] = AMPP_FUNCTION(A1L5, JC8_Q[0], !F1L2, F1L9);


--MC1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]
--operation mode is normal

MC1_state[5] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[3], MC1_state[4], VCC);


--F1L01 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~18
--operation mode is normal

F1L01 = AMPP_FUNCTION(F1_OK_TO_UPDATE_IR_Q, MC1_state[5]);


--NC1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]
--operation mode is normal

NC1_dffe1a[2] = AMPP_FUNCTION(A1L5, JC8_Q[2], F1L83, JC8_Q[1], JC8_Q[3], !F1L2, F1L6);


--F1L23 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~124
--operation mode is normal

F1L23 = AMPP_FUNCTION(JC7_Q[0], JC5_Q[0], NC1_dffe1a[2]);


--F1L13 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~125
--operation mode is normal

F1L13 = AMPP_FUNCTION(F1L01, F1L23, JC6_Q[0], JC5_Q[0]);


--JC3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[2]
--operation mode is normal

JC3_Q[2] = AMPP_FUNCTION(A1L5, JC8_Q[2], !F1L2, F1L9);


--JC3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]
--operation mode is normal

JC3_Q[1] = AMPP_FUNCTION(A1L5, JC8_Q[1], !F1L2, F1L9);


--AC2_ram_rom_data_reg[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--operation mode is normal

AC2_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[1], AC2_ram_rom_data_reg[2], FC1_q_b[1], AC2L11, VCC, AC2L01);


--FC1_q_a[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[0]_PORT_A_data_in = H1L3;
FC1_q_a[0]_PORT_A_data_in_reg = DFFE(FC1_q_a[0]_PORT_A_data_in, FC1_q_a[0]_clock_0, , , );
FC1_q_a[0]_PORT_B_data_in = AC2_ram_rom_data_reg[0];
FC1_q_a[0]_PORT_B_data_in_reg = DFFE(FC1_q_a[0]_PORT_B_data_in, FC1_q_a[0]_clock_1, , , );
FC1_q_a[0]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[0]_PORT_A_address_reg = DFFE(FC1_q_a[0]_PORT_A_address, FC1_q_a[0]_clock_0, , , );
FC1_q_a[0]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[0]_PORT_B_address_reg = DFFE(FC1_q_a[0]_PORT_B_address, FC1_q_a[0]_clock_1, , , );
FC1_q_a[0]_PORT_A_write_enable = T1_FWE;
FC1_q_a[0]_PORT_A_write_enable_reg = DFFE(FC1_q_a[0]_PORT_A_write_enable, FC1_q_a[0]_clock_0, , , );
FC1_q_a[0]_PORT_B_write_enable = AC2L13;
FC1_q_a[0]_PORT_B_write_enable_reg = DFFE(FC1_q_a[0]_PORT_B_write_enable, FC1_q_a[0]_clock_1, , , );
FC1_q_a[0]_clock_0 = HC1__clk0;
FC1_q_a[0]_clock_1 = A1L5;
FC1_q_a[0]_PORT_A_data_out = MEMORY(FC1_q_a[0]_PORT_A_data_in_reg, FC1_q_a[0]_PORT_B_data_in_reg, FC1_q_a[0]_PORT_A_address_reg, FC1_q_a[0]_PORT_B_address_reg, FC1_q_a[0]_PORT_A_write_enable_reg, FC1_q_a[0]_PORT_B_write_enable_reg, , , FC1_q_a[0]_clock_0, FC1_q_a[0]_clock_1, , , , );
FC1_q_a[0] = FC1_q_a[0]_PORT_A_data_out[0];

--FC1_q_b[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[0]
FC1_q_b[0]_PORT_A_data_in = H1L3;
FC1_q_b[0]_PORT_A_data_in_reg = DFFE(FC1_q_b[0]_PORT_A_data_in, FC1_q_b[0]_clock_0, , , );
FC1_q_b[0]_PORT_B_data_in = AC2_ram_rom_data_reg[0];
FC1_q_b[0]_PORT_B_data_in_reg = DFFE(FC1_q_b[0]_PORT_B_data_in, FC1_q_b[0]_clock_1, , , );
FC1_q_b[0]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[0]_PORT_A_address_reg = DFFE(FC1_q_b[0]_PORT_A_address, FC1_q_b[0]_clock_0, , , );
FC1_q_b[0]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[0]_PORT_B_address_reg = DFFE(FC1_q_b[0]_PORT_B_address, FC1_q_b[0]_clock_1, , , );
FC1_q_b[0]_PORT_A_write_enable = T1_FWE;
FC1_q_b[0]_PORT_A_write_enable_reg = DFFE(FC1_q_b[0]_PORT_A_write_enable, FC1_q_b[0]_clock_0, , , );
FC1_q_b[0]_PORT_B_write_enable = AC2L13;
FC1_q_b[0]_PORT_B_write_enable_reg = DFFE(FC1_q_b[0]_PORT_B_write_enable, FC1_q_b[0]_clock_1, , , );
FC1_q_b[0]_clock_0 = HC1__clk0;
FC1_q_b[0]_clock_1 = A1L5;
FC1_q_b[0]_PORT_B_data_out = MEMORY(FC1_q_b[0]_PORT_A_data_in_reg, FC1_q_b[0]_PORT_B_data_in_reg, FC1_q_b[0]_PORT_A_address_reg, FC1_q_b[0]_PORT_B_address_reg, FC1_q_b[0]_PORT_A_write_enable_reg, FC1_q_b[0]_PORT_B_write_enable_reg, , , FC1_q_b[0]_clock_0, FC1_q_b[0]_clock_1, , , , );
FC1_q_b[0] = FC1_q_b[0]_PORT_B_data_out[0];


--AC2L11 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~46
--operation mode is normal

AC2L11 = AMPP_FUNCTION(MC1_state[4], F1L04, F1L91, F1_jtag_debug_mode_usr1);


--JC1_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]
--operation mode is normal

JC1_Q[3] = AMPP_FUNCTION(A1L5, JC3_Q[3], JC8_Q[3], JC5_Q[0], !F1L2, F1L13);


--DC2_safe_q[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[1]
--operation mode is arithmetic

DC2_safe_q[1] = AMPP_FUNCTION(A1L5, DC2_safe_q[1], AC2L11, !JC1_Q[3], AC2_ram_rom_load_read_data, DC2L2);

--DC2L4 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

DC2L4 = AMPP_FUNCTION(DC2_safe_q[1], DC2L2);


--DC2_safe_q[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[0]
--operation mode is arithmetic

DC2_safe_q[0] = AMPP_FUNCTION(A1L5, DC2_safe_q[0], AC2L11, !JC1_Q[3], AC2_ram_rom_load_read_data);

--DC2L2 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

DC2L2 = AMPP_FUNCTION(DC2_safe_q[0]);


--DC2_safe_q[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[2]
--operation mode is arithmetic

DC2_safe_q[2] = AMPP_FUNCTION(A1L5, DC2_safe_q[2], AC2L11, !JC1_Q[3], AC2_ram_rom_load_read_data, DC2L4);

--DC2L6 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

DC2L6 = AMPP_FUNCTION(DC2_safe_q[2], DC2L4);


--DC2_safe_q[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[3]
--operation mode is normal

DC2_safe_q[3] = AMPP_FUNCTION(A1L5, DC2_safe_q[3], AC2L11, !JC1_Q[3], AC2_ram_rom_load_read_data, DC2L6);


--AC2L23 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~44
--operation mode is normal

AC2L23 = AMPP_FUNCTION(DC2_safe_q[0], DC2_safe_q[2], DC2_safe_q[3]);


--AC2L01 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3
--operation mode is normal

AC2L01 = AMPP_FUNCTION(JC1_Q[3], DC2_safe_q[1], JC1_Q[1], AC2L23);


--AC2_is_in_use_reg is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--operation mode is normal

AC2_is_in_use_reg = AMPP_FUNCTION(A1L5, JC1_Q[0], AC2_is_in_use_reg, JC1_Q[4], !F1L2);


--AC1_is_in_use_reg is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--operation mode is normal

AC1_is_in_use_reg = AMPP_FUNCTION(A1L5, JC2_Q[0], AC1_is_in_use_reg, JC2_Q[4], !F1L2);


--JC8_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]
--operation mode is normal

JC8_Q[4] = AMPP_FUNCTION(A1L5, AC2_ir_loaded_address_reg[3], F1L62, JC8_Q[5], F1L72, !F1L2, MC1_state[4], F1_IRSR_ENA);


--NC1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]
--operation mode is normal

NC1_dffe1a[3] = AMPP_FUNCTION(A1L5, JC8_Q[2], JC8_Q[1], F1L83, JC8_Q[3], !F1L2, F1L6);


--F1L82 is sld_hub:sld_hub_inst|IR_MUX_SEL[1]~14
--operation mode is normal

F1L82 = AMPP_FUNCTION(JC8_Q[4], JC8_Q[6], NC1_dffe1a[3]);


--F1L22 is sld_hub:sld_hub_inst|IR_MUX_OUT[0]~290
--operation mode is normal

F1L22 = AMPP_FUNCTION(AC1_is_in_use_reg, JC8_Q[0], F1L82);


--JC8_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]
--operation mode is normal

JC8_Q[5] = AMPP_FUNCTION(A1L5, JC8_Q[6], !F1L2, F1L03);


--F1L72 is sld_hub:sld_hub_inst|IR_MUX_SEL[0]~15
--operation mode is normal

F1L72 = AMPP_FUNCTION(JC8_Q[3], JC8_Q[5], NC1_dffe1a[3]);


--F1_IRSR_ENA is sld_hub:sld_hub_inst|IRSR_ENA
--operation mode is normal

F1_IRSR_ENA = AMPP_FUNCTION(F1_jtag_debug_mode_usr1, MC1_state[3], MC1_state[4]);


--AC1_ram_rom_data_reg[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--operation mode is normal

AC1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[1], AC1_ram_rom_data_reg[2], ZB1_q_b[1], AC1L11, VCC, AC1L01);


--ZB1_q_a[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[0]_PORT_A_data_in = VCC;
ZB1_q_a[0]_PORT_A_data_in_reg = DFFE(ZB1_q_a[0]_PORT_A_data_in, ZB1_q_a[0]_clock_0, , , );
ZB1_q_a[0]_PORT_B_data_in = AC1_ram_rom_data_reg[0];
ZB1_q_a[0]_PORT_B_data_in_reg = DFFE(ZB1_q_a[0]_PORT_B_data_in, ZB1_q_a[0]_clock_1, , , );
ZB1_q_a[0]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[0]_PORT_A_address_reg = DFFE(ZB1_q_a[0]_PORT_A_address, ZB1_q_a[0]_clock_0, , , );
ZB1_q_a[0]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[0]_PORT_B_address_reg = DFFE(ZB1_q_a[0]_PORT_B_address, ZB1_q_a[0]_clock_1, , , );
ZB1_q_a[0]_PORT_A_write_enable = GND;
ZB1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[0]_PORT_A_write_enable, ZB1_q_a[0]_clock_0, , , );
ZB1_q_a[0]_PORT_B_write_enable = AC1L53;
ZB1_q_a[0]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[0]_PORT_B_write_enable, ZB1_q_a[0]_clock_1, , , );
ZB1_q_a[0]_clock_0 = HC1__clk0;
ZB1_q_a[0]_clock_1 = A1L5;
ZB1_q_a[0]_PORT_A_data_out = MEMORY(ZB1_q_a[0]_PORT_A_data_in_reg, ZB1_q_a[0]_PORT_B_data_in_reg, ZB1_q_a[0]_PORT_A_address_reg, ZB1_q_a[0]_PORT_B_address_reg, ZB1_q_a[0]_PORT_A_write_enable_reg, ZB1_q_a[0]_PORT_B_write_enable_reg, , , ZB1_q_a[0]_clock_0, ZB1_q_a[0]_clock_1, , , , );
ZB1_q_a[0] = ZB1_q_a[0]_PORT_A_data_out[0];

--ZB1_q_b[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[0]
ZB1_q_b[0]_PORT_A_data_in = VCC;
ZB1_q_b[0]_PORT_A_data_in_reg = DFFE(ZB1_q_b[0]_PORT_A_data_in, ZB1_q_b[0]_clock_0, , , );
ZB1_q_b[0]_PORT_B_data_in = AC1_ram_rom_data_reg[0];
ZB1_q_b[0]_PORT_B_data_in_reg = DFFE(ZB1_q_b[0]_PORT_B_data_in, ZB1_q_b[0]_clock_1, , , );
ZB1_q_b[0]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[0]_PORT_A_address_reg = DFFE(ZB1_q_b[0]_PORT_A_address, ZB1_q_b[0]_clock_0, , , );
ZB1_q_b[0]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[0]_PORT_B_address_reg = DFFE(ZB1_q_b[0]_PORT_B_address, ZB1_q_b[0]_clock_1, , , );
ZB1_q_b[0]_PORT_A_write_enable = GND;
ZB1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[0]_PORT_A_write_enable, ZB1_q_b[0]_clock_0, , , );
ZB1_q_b[0]_PORT_B_write_enable = AC1L53;
ZB1_q_b[0]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[0]_PORT_B_write_enable, ZB1_q_b[0]_clock_1, , , );
ZB1_q_b[0]_clock_0 = HC1__clk0;
ZB1_q_b[0]_clock_1 = A1L5;
ZB1_q_b[0]_PORT_B_data_out = MEMORY(ZB1_q_b[0]_PORT_A_data_in_reg, ZB1_q_b[0]_PORT_B_data_in_reg, ZB1_q_b[0]_PORT_A_address_reg, ZB1_q_b[0]_PORT_B_address_reg, ZB1_q_b[0]_PORT_A_write_enable_reg, ZB1_q_b[0]_PORT_B_write_enable_reg, , , ZB1_q_b[0]_clock_0, ZB1_q_b[0]_clock_1, , , , );
ZB1_q_b[0] = ZB1_q_b[0]_PORT_B_data_out[0];


--F1L14 is sld_hub:sld_hub_inst|NODE_ENA~25
--operation mode is normal

F1L14 = AMPP_FUNCTION(JC6_Q[1], F1_jtag_debug_mode, JC5_Q[0]);


--AC1L9 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~14
--operation mode is normal

AC1L9 = AMPP_FUNCTION(MC1_state[4], F1L14, F1_jtag_debug_mode_usr1);


--AC1L11 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~47
--operation mode is normal

AC1L11 = AMPP_FUNCTION(AC1L9, JC2_Q[2], JC2_Q[1]);


--JC2_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[3]
--operation mode is normal

JC2_Q[3] = AMPP_FUNCTION(A1L5, JC4_Q[3], JC8_Q[3], JC5_Q[0], !F1L2, F1L33);


--DC1_safe_q[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[1]
--operation mode is arithmetic

DC1_safe_q[1] = AMPP_FUNCTION(A1L5, DC1_safe_q[1], AC1L11, !JC2_Q[3], AC1_ram_rom_load_read_data, DC1L2);

--DC1L4 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

DC1L4 = AMPP_FUNCTION(DC1_safe_q[1], DC1L2);


--DC1_safe_q[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[0]
--operation mode is arithmetic

DC1_safe_q[0] = AMPP_FUNCTION(A1L5, DC1_safe_q[0], AC1L11, !JC2_Q[3], AC1_ram_rom_load_read_data);

--DC1L2 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

DC1L2 = AMPP_FUNCTION(DC1_safe_q[0]);


--DC1_safe_q[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[2]
--operation mode is arithmetic

DC1_safe_q[2] = AMPP_FUNCTION(A1L5, DC1_safe_q[2], AC1L11, !JC2_Q[3], AC1_ram_rom_load_read_data, DC1L4);

--DC1L6 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

DC1L6 = AMPP_FUNCTION(DC1_safe_q[2], DC1L4);


--DC1_safe_q[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_data_shift_cntr_reg_rtl_1|cntr_pd8:auto_generated|safe_q[3]
--operation mode is normal

DC1_safe_q[3] = AMPP_FUNCTION(A1L5, DC1_safe_q[3], AC1L11, !JC2_Q[3], AC1_ram_rom_load_read_data, DC1L6);


--AC1L63 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~44
--operation mode is normal

AC1L63 = AMPP_FUNCTION(DC1_safe_q[0], DC1_safe_q[2], DC1_safe_q[3]);


--AC1L01 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|process1~3
--operation mode is normal

AC1L01 = AMPP_FUNCTION(JC2_Q[3], DC1_safe_q[1], JC2_Q[1], AC1L63);


--JC4_Q[2] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[2]
--operation mode is normal

JC4_Q[2] = AMPP_FUNCTION(A1L5, JC8_Q[2], !F1L2, F1L8);


--F1L33 is sld_hub:sld_hub_inst|IRF_ENABLE[2]~126
--operation mode is normal

F1L33 = AMPP_FUNCTION(F1L01, F1L23, JC6_Q[1], JC5_Q[0]);


--JC4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[1]
--operation mode is normal

JC4_Q[1] = AMPP_FUNCTION(A1L5, JC8_Q[1], !F1L2, F1L8);


--JC4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[0]
--operation mode is normal

JC4_Q[0] = AMPP_FUNCTION(A1L5, JC8_Q[0], !F1L2, F1L8);


--BC1_word_counter[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--operation mode is normal

BC1_word_counter[0] = AMPP_FUNCTION(A1L5, BC1_word_counter[2], BC1_word_counter[4], BC1L81, BC1L1, !BC1_clear_signal, BC1L62);


--BC1_word_counter[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--operation mode is normal

BC1_word_counter[1] = AMPP_FUNCTION(A1L5, BC1L3, !BC1_clear_signal, BC1L62);


--BC1_word_counter[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--operation mode is normal

BC1_word_counter[2] = AMPP_FUNCTION(A1L5, BC1_word_counter[2], BC1_word_counter[4], BC1L81, BC1L5, !BC1_clear_signal, BC1L62);


--BC1_word_counter[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--operation mode is normal

BC1_word_counter[3] = AMPP_FUNCTION(A1L5, BC1L7, !BC1_clear_signal, BC1L62);


--BC1L11 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~382
--operation mode is normal

BC1L11 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[1], BC1_word_counter[2], BC1_word_counter[3]);


--BC1L21 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~384
--operation mode is normal

BC1L21 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[1], BC1_word_counter[2], BC1_word_counter[3]);


--BC1_WORD_SR[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--operation mode is normal

BC1_WORD_SR[1] = AMPP_FUNCTION(A1L5, BC1L31, BC1L91, BC1_WORD_SR[2], BC1_word_counter[3], !BC1_clear_signal, MC1_state[4], AC1L8);


--BC1_word_counter[4] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--operation mode is normal

BC1_word_counter[4] = AMPP_FUNCTION(A1L5, BC1_word_counter[2], BC1_word_counter[4], BC1L81, BC1L9, !BC1_clear_signal, BC1L62);


--MC1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]
--operation mode is normal

MC1_state[7] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[6], VCC);


--MC1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]
--operation mode is normal

MC1_state[2] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[8], MC1_state[1], MC1_state[15], VCC);


--W1L951 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[7]~488
--operation mode is normal

W1L951 = U1_DPL[7] & (T1_L_FA[7] # !P1L51) # !U1_DPL[7] & P1L51 & T1_L_FA[7];


--Q1_L_ACCDAT[7] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]
--operation mode is normal

Q1_L_ACCDAT[7]_lut_out = Q1L001 & (Q1L611 # !GB1L21) # !Q1L001 & GB1L21 & Q1L361;
Q1_L_ACCDAT[7] = DFFEA(Q1_L_ACCDAT[7]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--U1_L_PROGRAM_COUNT[7] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]
--operation mode is normal

U1_L_PROGRAM_COUNT[7]_lut_out = QB3_SUM[3] & U1_NFBL & PB1L26 # !QB3_SUM[3] & (PB1L26 # !U1_NFBL);
U1_L_PROGRAM_COUNT[7]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[7]) # (!U1L192 & U1_L_PROGRAM_COUNT[7]_lut_out);
U1_L_PROGRAM_COUNT[7]_reg_input = U1_L_PROGRAM_COUNT[7]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[7] = DFFEA(U1_L_PROGRAM_COUNT[7]_reg_input, HC1__clk0, VCC, , , , );


--U1L462 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|select_movc_addr~26
--operation mode is normal

U1L462 = !EB1L13 & X1L1 & FB1L24 & !AB1_OPC[6];


--N1L73 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657
--operation mode is normal

N1L73 = N1L33 & (N1L13 # !N1L53 & N1L86) # !N1L33 & N1L86;

--U1_ADDR_16BIT_LOW[7] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]
--operation mode is normal

U1_ADDR_16BIT_LOW[7] = DFFEA(N1L73, HC1__clk0, VCC, , T1L971, , );


--U1L772 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_address~423
--operation mode is normal

U1L772 = !M1_STATD[4] & !M1_STATD[5] & !H1_CLEAR;


--U1L382 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_address~426
--operation mode is normal

U1L382 = M1_LDV2CK2 # !U1L182 & !U1L972;


--W1_EXTEND_MOVX is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX
--operation mode is normal

W1_EXTEND_MOVX_lut_out = FB1L5 & !AB1L7 & EB1L14 & M1_STATD[4];
W1_EXTEND_MOVX = DFFEA(W1_EXTEND_MOVX_lut_out, HC1__clk0, VCC, , , , );


--M1_Q5 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|Q5
--operation mode is normal

M1_Q5_lut_out = P1L36 & (M1_Q5 $ M1_Q4);
M1_Q5 = DFFEA(M1_Q5_lut_out, HC1__clk0, G1_ENA, , M1L84, , );


--M1_Q4 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|Q4
--operation mode is normal

M1_Q4_lut_out = !M1_Q4 & !Y1_L_PCON[0] & P1L73;
M1_Q4 = DFFEA(M1_Q4_lut_out, HC1__clk0, G1_ENA, , M1L84, , );


--W1L282 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|set_port_sfrs~219
--operation mode is normal

W1L282 = U1_EXT_PROG_EN & (M1_STATD[3] # W1L082) # !U1_EXT_PROG_EN & P1_MOVX[0] & (M1_STATD[3] # W1L082);


--MB1_SFRW[0] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]
--operation mode is normal

MB1_SFRW[0] = !T1_L_FA[1] & !T1_L_FA[0] & MB1L64 & !T1_L_FA[2];


--U1_PROGRAM_ADDR[6] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]
--operation mode is normal

U1_PROGRAM_ADDR[6]_lut_out = U1_L_PROGRAM_COUNT[6] & (U1_ADDR_16BIT_LOW[6] # !U1L462) # !U1_L_PROGRAM_COUNT[6] & U1_ADDR_16BIT_LOW[6] & U1L462;
U1_PROGRAM_ADDR[6]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[6]) # (!U1L382 & U1_PROGRAM_ADDR[6]_lut_out);
U1_PROGRAM_ADDR[6]_reg_input = U1_PROGRAM_ADDR[6]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[6] = DFFEA(U1_PROGRAM_ADDR[6]_reg_input, HC1__clk0, VCC, , , , );


--W1L351 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[6]~489
--operation mode is normal

W1L351 = T1_L_FA[6] & (U1_DPL[6] # P1L51) # !T1_L_FA[6] & U1_DPL[6] & !P1L51;


--GB1L6 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~676
--operation mode is normal

GB1L6 = GB1L4 # GB1L2 # !EB1L3 & !EB1L33;


--Q1L411 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[6]~537
--operation mode is normal

Q1L411 = Q1_L_ACCDAT[5] & (Q1_L_ACCDAT[7] # FB1L3) # !Q1_L_ACCDAT[5] & Q1_L_ACCDAT[7] & !FB1L3;


--Q1L89 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2
--operation mode is normal

Q1L89 = GB1L21 & (GB1L6 # Q1L161) # !GB1L21 & !GB1L6 & Q1L75;


--Q1L51 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC_EN~1993
--operation mode is normal

Q1L51 = !M1_LDV2CK2 & (Q1L11 # Q1L9 # Q1L31);


--W1_P0DADD is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|P0DADD
--operation mode is normal

W1_P0DADD_lut_out = H1_CLEAR & (W1L261 # W1L482 & !M1_LDV2CK2);
W1_P0DADD = DFFEA(W1_P0DADD_lut_out, HC1__clk0, VCC, , , , );


--Q1_L_ACCDAT[5] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]
--operation mode is normal

Q1_L_ACCDAT[5]_lut_out = Q1L69 & (Q1L211 # !GB1L21) # !Q1L69 & GB1L21 & Q1L951;
Q1_L_ACCDAT[5] = DFFEA(Q1_L_ACCDAT[5]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--W1L741 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[5]~490
--operation mode is normal

W1L741 = T1_L_FA[5] & (P1L51 # U1_DPL[5]) # !T1_L_FA[5] & !P1L51 & U1_DPL[5];


--N1L52 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662
--operation mode is normal

N1L52 = N1L32 & (N1L33 & N1L49 # !N1L33 & N1L06) # !N1L32 & N1L06;

--U1_ADDR_16BIT_LOW[5] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]
--operation mode is normal

U1_ADDR_16BIT_LOW[5] = DFFEA(N1L52, HC1__clk0, VCC, , T1L971, , );


--U1_L_PROGRAM_COUNT[5] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]
--operation mode is normal

U1_L_PROGRAM_COUNT[5]_lut_out = U1_NFBL & PB1L25 # !U1_NFBL & !QB3L8;
U1_L_PROGRAM_COUNT[5]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[5]) # (!U1L192 & U1_L_PROGRAM_COUNT[5]_lut_out);
U1_L_PROGRAM_COUNT[5]_reg_input = U1_L_PROGRAM_COUNT[5]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[5] = DFFEA(U1_L_PROGRAM_COUNT[5]_reg_input, HC1__clk0, VCC, , , , );


--Q1L011 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[4]~539
--operation mode is normal

Q1L011 = Q1_L_ACCDAT[3] & (Q1_L_ACCDAT[5] # FB1L3) # !Q1_L_ACCDAT[3] & Q1_L_ACCDAT[5] & !FB1L3;


--Q1L49 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6
--operation mode is normal

Q1L49 = GB1L21 & (GB1L6 # Q1L751) # !GB1L21 & !GB1L6 & Q1L35;


--U1_PROGRAM_ADDR[4] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]
--operation mode is normal

U1_PROGRAM_ADDR[4]_lut_out = U1L462 & U1_ADDR_16BIT_LOW[4] # !U1L462 & U1_L_PROGRAM_COUNT[4];
U1_PROGRAM_ADDR[4]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[4]) # (!U1L382 & U1_PROGRAM_ADDR[4]_lut_out);
U1_PROGRAM_ADDR[4]_reg_input = U1_PROGRAM_ADDR[4]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[4] = DFFEA(U1_PROGRAM_ADDR[4]_reg_input, HC1__clk0, VCC, , , , );


--W1L141 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[4]~491
--operation mode is normal

W1L141 = U1_DPL[4] & (T1_L_FA[4] # !P1L51) # !U1_DPL[4] & P1L51 & T1_L_FA[4];


--Q1_L_ACCDAT[3] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]
--operation mode is normal

Q1_L_ACCDAT[3]_lut_out = Q1L29 & (Q1L801 # !GB1L21) # !Q1L29 & GB1L21 & T1L86;
Q1_L_ACCDAT[3] = DFFEA(Q1_L_ACCDAT[3]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--W1L531 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[3]~492
--operation mode is normal

W1L531 = P1L51 & T1_L_FA[3] # !P1L51 & U1_DPL[3];


--U1_L_PROGRAM_COUNT[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]
--operation mode is normal

U1_L_PROGRAM_COUNT[3]_lut_out = U1_NFBL & PB1L53 # !U1_NFBL & !QB4L31;
U1_L_PROGRAM_COUNT[3]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[3]) # (!U1L192 & U1_L_PROGRAM_COUNT[3]_lut_out);
U1_L_PROGRAM_COUNT[3]_reg_input = U1_L_PROGRAM_COUNT[3]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[3] = DFFEA(U1_L_PROGRAM_COUNT[3]_reg_input, HC1__clk0, VCC, , , , );


--W1L921 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[2]~493
--operation mode is normal

W1L921 = U1_DPL[2] & (T1_L_FA[2] # !P1L51) # !U1_DPL[2] & T1_L_FA[2] & P1L51;


--U1_PROGRAM_ADDR[2] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]
--operation mode is normal

U1_PROGRAM_ADDR[2]_lut_out = U1_ADDR_16BIT_LOW[2] & (U1L462 # U1_L_PROGRAM_COUNT[2]) # !U1_ADDR_16BIT_LOW[2] & !U1L462 & U1_L_PROGRAM_COUNT[2];
U1_PROGRAM_ADDR[2]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[2]) # (!U1L382 & U1_PROGRAM_ADDR[2]_lut_out);
U1_PROGRAM_ADDR[2]_reg_input = U1_PROGRAM_ADDR[2]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[2] = DFFEA(U1_PROGRAM_ADDR[2]_reg_input, HC1__clk0, VCC, , , , );


--Q1L601 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[2]~541
--operation mode is normal

Q1L601 = Q1_L_ACCDAT[1] & (Q1_L_ACCDAT[3] # FB1L3) # !Q1_L_ACCDAT[1] & Q1_L_ACCDAT[3] & !FB1L3;


--Q1L09 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10
--operation mode is normal

Q1L09 = GB1L21 & (GB1L6 # T1L66) # !GB1L21 & !GB1L6 & Q1L94;


--W1L321 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[1]~494
--operation mode is normal

W1L321 = U1_DPL[1] & (T1_L_FA[1] # !P1L51) # !U1_DPL[1] & T1_L_FA[1] & P1L51;


--Q1_L_ACCDAT[1] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]
--operation mode is normal

Q1_L_ACCDAT[1]_lut_out = Q1L88 & (Q1L401 # !GB1L21) # !Q1L88 & GB1L21 & T1L46;
Q1_L_ACCDAT[1] = DFFEA(Q1_L_ACCDAT[1]_lut_out, HC1__clk0, G1_ENA, , Q1L51, , );


--U1_L_PROGRAM_COUNT[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]
--operation mode is normal

U1_L_PROGRAM_COUNT[1]_lut_out = U1_NFBL & PB1L72 # !U1_NFBL & !QB4L7;
U1_L_PROGRAM_COUNT[1]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[1]) # (!U1L192 & U1_L_PROGRAM_COUNT[1]_lut_out);
U1_L_PROGRAM_COUNT[1]_reg_input = U1_L_PROGRAM_COUNT[1]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[1] = DFFEA(U1_L_PROGRAM_COUNT[1]_reg_input, HC1__clk0, VCC, , , , );


--Q1L201 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[0]~543
--operation mode is normal

Q1L201 = Q1_L_ACCDAT[1] & (N1L111 # !FB1L3) # !Q1_L_ACCDAT[1] & FB1L3 & N1L111;


--Q1L68 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14
--operation mode is normal

Q1L68 = GB1L21 & (GB1L6 # T1L26) # !GB1L21 & !GB1L6 & Q1L54;


--W1L711 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|OAI[0]~495
--operation mode is normal

W1L711 = T1_L_FA[0] & (U1_DPL[0] # P1L51) # !T1_L_FA[0] & U1_DPL[0] & !P1L51;


--U1_PROGRAM_ADDR[0] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]
--operation mode is normal

U1_PROGRAM_ADDR[0]_lut_out = U1_ADDR_16BIT_LOW[0] & (U1L462 # U1_L_PROGRAM_COUNT[0]) # !U1_ADDR_16BIT_LOW[0] & !U1L462 & U1_L_PROGRAM_COUNT[0];
U1_PROGRAM_ADDR[0]_sload_eqn = (U1L382 & U1_PROGRAM_ADDR[0]) # (!U1L382 & U1_PROGRAM_ADDR[0]_lut_out);
U1_PROGRAM_ADDR[0]_reg_input = U1_PROGRAM_ADDR[0]_sload_eqn & !U1L772;
U1_PROGRAM_ADDR[0] = DFFEA(U1_PROGRAM_ADDR[0]_reg_input, HC1__clk0, VCC, , , , );


--GB1L32 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42
--operation mode is normal

GB1L32 = AB1_OPC[1] & EB1L91 & AB1_OPC[2] & !AB1_OPC[3];


--T1L621 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~469
--operation mode is normal

T1L621 = !EB1L93 & (AB1_OPC[5] # !P1L75) # !AB1_OPC[4];


--T1L651 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~0
--operation mode is normal

T1L651 = !T1_SEL_DIRADDR & (T1L69 # T1L22);

--T1_SEL_SFR_NRAM is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM
--operation mode is normal

T1_SEL_SFR_NRAM = DFFEA(T1L651, HC1__clk0, G1_ENA, , T1L771, , );


--J1L51 is CPU_Core:inst|MUX44:inst6|AT[7]~8
--operation mode is normal

J1L51 = G1_ENA & FC1_q_a[7];


--Z1L511 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65
--operation mode is normal

Z1L511 = Z1L311 & (Z1L721 # !T1_L_FA[6]) # !Z1L311 & Y1_PSWDAT[7] & T1_L_FA[6];


--T1L071 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|file_control~2
--operation mode is normal

T1L071 = M1_STATD[5] & !M1_LDV2CK2;


--U1_STACK_DATA[7] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]
--operation mode is normal

U1_STACK_DATA[7]_lut_out = !QB3_SUM[3];
U1_STACK_DATA[7] = DFFEA(U1_STACK_DATA[7]_lut_out, HC1__clk0, VCC, , U1L262, , );


--M1_CYC[2] is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|CYC[2]
--operation mode is normal

M1_CYC[2] = !M1_Q5 & M1_Q4;

--LB1_STACK_MUX is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX
--operation mode is normal

LB1_STACK_MUX = DFFEA(M1_CYC[2], HC1__clk0, G1_ENA, , M1_LDV2CK2, , );


--U1_STACK_DATA[15] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]
--operation mode is normal

U1_STACK_DATA[15]_lut_out = !QB1_SUM[3];
U1_STACK_DATA[15] = DFFEA(U1_STACK_DATA[15]_lut_out, HC1__clk0, VCC, , U1L262, , );


--NB1_LBUSA[7] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]
--operation mode is normal

H1_IMMDAT[7]_qfbk = H1_IMMDAT[7];
NB1_LBUSA[7] = H1_IMMDAT[7]_qfbk & U1_JMP_REL;

--H1_IMMDAT[7] is CPU_Core:inst|MCU80512:inst3|IMMDAT[7]
--operation mode is normal

H1_IMMDAT[7]_sload_eqn = H1L65;
H1_IMMDAT[7] = DFFEA(H1_IMMDAT[7]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--BB1L571 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|delayten~1
--operation mode is normal

M1_SME_qfbk = M1_SME;
BB1L571 = !M1_LDV2CK1 # !M1_SME_qfbk;

--M1_SME is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|SME
--operation mode is normal

M1_SME_sload_eqn = M1_SMD;
M1_SME = DFFEA(M1_SME_sload_eqn, HC1__clk0, G1_ENA, , !M1_LDV2CK1, , );


--M1_LCYC is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|LCYC
--operation mode is normal

M1_LCYC_lut_out = P1L73 & (!M1_Q5 & P1L36 # !M1_Q4);
M1_LCYC = DFFEA(M1_LCYC_lut_out, HC1__clk0, G1_ENA, , M1L05, , );


--M1L13 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATD[1]~11
--operation mode is normal

M1L13 = !M1_LDV2CK2 & !Y1_L_PCON[0];


--M1_LDV2CK1 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|LDV2CK1
--operation mode is normal

M1_LDV2CK1_lut_out = !M1_LDV2CK1;
M1_LDV2CK1 = DFFEA(M1_LDV2CK1_lut_out, HC1__clk0, G1_ENA, , , , );


--Y1_L_PCON[0] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_PCON[0]
--operation mode is normal

Y1_L_PCON[0]_lut_out = !Y1L38 & (MB1L23 & T1_RAMDI[0] # !MB1L23 & Y1_L_PCON[0]);
Y1_L_PCON[0] = DFFEA(Y1_L_PCON[0]_lut_out, HC1__clk0, G1_ENA, , , , );


--T1L81 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595
--operation mode is normal

T1L81 = M1_Q4 & (M1_Q5 & H1L25 # !M1_Q5 & H1_IMMDAT[5]) # !M1_Q4 & H1L25;


--T1L22 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606
--operation mode is normal

T1L22 = M1_Q5 & H1L65 # !M1_Q5 & (M1_Q4 & H1_IMMDAT[7] # !M1_Q4 & H1L65);


--T1L401 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~54
--operation mode is normal

T1L401 = !T1_SEL_DIRADDR & (P1L27 # FB1L07 # FB1_AZ);


--T1L39 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~551
--operation mode is normal

T1L39 = T1L29 # T1L601 & T1L81;


--T1L771 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|load_FA~554
--operation mode is normal

T1L771 = M1_LDV2CK2 & H1_CLEAR & (T1L271 # T1L571);


--T1_L_FA[6] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[6]
--operation mode is normal

T1_L_FA[6]_lut_out = T1L59 # T1L88 & T1L02;
T1_L_FA[6] = DFFEA(T1_L_FA[6]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--T1_L_FA[3] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[3]
--operation mode is normal

T1_L_FA[3]_lut_out = T1L78 # T1L38 # T1L601 & T1L41;
T1_L_FA[3] = DFFEA(T1_L_FA[3]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--T1_L_FA[1] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[1]
--operation mode is normal

T1_L_FA[1]_lut_out = T1L87 # T1L401 & T1L61 & !T1L22;
T1_L_FA[1] = DFFEA(T1_L_FA[1]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--T1_L_FA[2] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[2]
--operation mode is normal

T1_L_FA[2]_lut_out = T1L18 # T1L81 & !T1L22 & T1L401;
T1_L_FA[2] = DFFEA(T1_L_FA[2]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--T1_L_FA[0] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[0]
--operation mode is normal

T1_L_FA[0]_lut_out = T1L67 # T1L79 # T1L8 & T1L601;
T1_L_FA[0] = DFFEA(T1_L_FA[0]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--MB1L43 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388
--operation mode is normal

MB1L43 = T1_L_FA[4] & T1_SFRWE;


--HB1L1 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35
--operation mode is normal

HB1L1 = !AB1_OPC[3] & (!AB1_OPC[0] & !AB1_OPC[1] # !AB1_OPC[2]);


--EB1L3 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7
--operation mode is normal

EB1L3 = AB1_OPC[7] # !AB1_OPC[4] # !AB1_OPC[5] # !AB1_OPC[6];


--U1_JMP_REL is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|JMP_REL
--operation mode is normal

U1_JMP_REL_lut_out = U1L38 & (M1_LDV2CK2 # !M1_STATD[4]);
U1_JMP_REL = DFFEA(U1_JMP_REL_lut_out, HC1__clk0, VCC, , , , );


--U1_L_PROGRAM_COUNT[6] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]
--operation mode is normal

U1_L_PROGRAM_COUNT[6]_lut_out = U1_NFBL & PB1L66 # !U1_NFBL & !QB3L01;
U1_L_PROGRAM_COUNT[6]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[6]) # (!U1L192 & U1_L_PROGRAM_COUNT[6]_lut_out);
U1_L_PROGRAM_COUNT[6]_reg_input = U1_L_PROGRAM_COUNT[6]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[6] = DFFEA(U1_L_PROGRAM_COUNT[6]_reg_input, HC1__clk0, VCC, , , , );


--H1L45 is CPU_Core:inst|MCU80512:inst3|IROMD[6]~817
--operation mode is normal

H1L45 = H1L47 & P0I[6] # !H1L47 & !RST & ZB1_q_a[6];


--RB1L3 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179
--operation mode is normal

RB1L3 = U1_L_PROGRAM_COUNT[5] & !NB1_LBUSA[5] & (!NB1_LBUSA[4] # !U1_L_PROGRAM_COUNT[4]) # !U1_L_PROGRAM_COUNT[5] & (!NB1_LBUSA[5] # !NB1_LBUSA[4] # !U1_L_PROGRAM_COUNT[4]);


--H1L22 is CPU_Core:inst|MCU80512:inst3|IMMDATEN~220
--operation mode is normal

H1L22 = M1_LDV2CK2 & (H1L42 # M1_STATD[1] & H1L02);


--U1_STACK_DATA[6] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]
--operation mode is normal

U1_STACK_DATA[6]_lut_out = !QB3L01;
U1_STACK_DATA[6] = DFFEA(U1_STACK_DATA[6]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1_STACK_DATA[14] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]
--operation mode is normal

U1_STACK_DATA[14]_lut_out = !QB1_SUM[2];
U1_STACK_DATA[14] = DFFEA(U1_STACK_DATA[14]_lut_out, HC1__clk0, VCC, , U1L262, , );


--T1L27 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~328
--operation mode is normal

T1L27 = J1L31 & (Z1L99 # !T1_SEL_SFR_NRAM) # !J1L31 & T1_SEL_SFR_NRAM & Z1L99;

--LB1_REG_HI_NIBBLE[6] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]
--operation mode is normal

LB1_REG_HI_NIBBLE[6] = DFFEA(T1L27, HC1__clk0, G1_ENA, , T1L071, , );


--N1L03 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660
--operation mode is normal

N1L03 = N1L33 & (N1L62 # !N1L82 & N1L46) # !N1L33 & N1L46;

--U1_ADDR_16BIT_LOW[6] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]
--operation mode is normal

U1_ADDR_16BIT_LOW[6] = DFFEA(N1L03, HC1__clk0, VCC, , T1L971, , );


--U1_STACK_DATA[5] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]
--operation mode is normal

U1_STACK_DATA[5]_lut_out = !QB3L8;
U1_STACK_DATA[5] = DFFEA(U1_STACK_DATA[5]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1_STACK_DATA[13] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]
--operation mode is normal

U1_STACK_DATA[13]_lut_out = !QB1_SUM[1];
U1_STACK_DATA[13] = DFFEA(U1_STACK_DATA[13]_lut_out, HC1__clk0, VCC, , U1L262, , );


--J1L11 is CPU_Core:inst|MUX44:inst6|AT[5]~10
--operation mode is normal

J1L11 = G1_ENA & FC1_q_a[5];


--Z1L38 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77
--operation mode is normal

Z1L38 = Z1L18 & (Z1L59 # !T1_L_FA[6]) # !Z1L18 & Y1_PSWDAT[5] & T1_L_FA[6];


--NB1_LBUSA[5] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5]
--operation mode is normal

H1_IMMDAT[5]_qfbk = H1_IMMDAT[5];
NB1_LBUSA[5] = H1_IMMDAT[5]_qfbk & U1_JMP_REL;

--H1_IMMDAT[5] is CPU_Core:inst|MCU80512:inst3|IMMDAT[5]
--operation mode is normal

H1_IMMDAT[5]_sload_eqn = H1L25;
H1_IMMDAT[5] = DFFEA(H1_IMMDAT[5]_sload_eqn, HC1__clk0, VCC, , H1L22, , );


--U1_STACK_DATA[4] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]
--operation mode is normal

U1_STACK_DATA[4]_lut_out = !QB3L6;
U1_STACK_DATA[4] = DFFEA(U1_STACK_DATA[4]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1_STACK_DATA[12] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]
--operation mode is normal

U1_STACK_DATA[12]_lut_out = !QB1L01;
U1_STACK_DATA[12] = DFFEA(U1_STACK_DATA[12]_lut_out, HC1__clk0, VCC, , U1L262, , );


--H1L05 is CPU_Core:inst|MCU80512:inst3|IROMD[4]~819
--operation mode is normal

H1L05 = H1L47 & P0I[4] # !H1L47 & !RST & ZB1_q_a[4];


--T1L07 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~330
--operation mode is normal

T1L07 = T1_SEL_SFR_NRAM & Z1L76 # !T1_SEL_SFR_NRAM & J1L9;

--LB1_REG_HI_NIBBLE[4] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]
--operation mode is normal

LB1_REG_HI_NIBBLE[4] = DFFEA(T1L07, HC1__clk0, G1_ENA, , T1L071, , );


--N1L22 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664
--operation mode is normal

N1L22 = N1L02 & (N1L33 & N1L49 # !N1L33 & N1L65) # !N1L02 & N1L65;

--U1_ADDR_16BIT_LOW[4] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]
--operation mode is normal

U1_ADDR_16BIT_LOW[4] = DFFEA(N1L22, HC1__clk0, VCC, , T1L971, , );


--H1L84 is CPU_Core:inst|MCU80512:inst3|IROMD[3]~820
--operation mode is normal

H1L84 = H1L47 & P0I[3] # !H1L47 & !RST & ZB1_q_a[3];


--U1_STACK_DATA[11] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]
--operation mode is normal

U1_STACK_DATA[11]_lut_out = !QB2L21;
U1_STACK_DATA[11] = DFFEA(U1_STACK_DATA[11]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1_STACK_DATA[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]
--operation mode is normal

U1_STACK_DATA[3]_lut_out = !QB4L31;
U1_STACK_DATA[3] = DFFEA(U1_STACK_DATA[3]_lut_out, HC1__clk0, VCC, , U1L262, , );


--N1L53 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656
--operation mode is normal

N1L53 = T1_BIT_POSN[1] & T1_BIT_POSN[0];


--N1L13 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654
--operation mode is normal

N1L13 = T1_BIT_POSN[1] & T1_BIT_POSN[0] & N1L49;


--N1L71 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665
--operation mode is normal

N1L71 = !T1_BIT_POSN[2] & FB1L07;


--N1L25 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[3]~9
--operation mode is normal

N1L25 = N1L05 & (N1L451 # !FB1L83) # !N1L05 & FB1L83 & N1L841;


--T1L971 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|load_ind_addr~1
--operation mode is normal

T1L971 = !M1_LDV2CK2 & !M1_Q5 & !M1_Q4 & M1_STATD[3];


--U1_STACK_DATA[10] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]
--operation mode is normal

U1_STACK_DATA[10]_lut_out = !QB2L8;
U1_STACK_DATA[10] = DFFEA(U1_STACK_DATA[10]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1_STACK_DATA[2] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]
--operation mode is normal

U1_STACK_DATA[2]_lut_out = !QB4L9;
U1_STACK_DATA[2] = DFFEA(U1_STACK_DATA[2]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1_L_PROGRAM_COUNT[2] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]
--operation mode is normal

U1_L_PROGRAM_COUNT[2]_lut_out = U1_NFBL & PB1L07 # !U1_NFBL & !QB4L9;
U1_L_PROGRAM_COUNT[2]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[2]) # (!U1L192 & U1_L_PROGRAM_COUNT[2]_lut_out);
U1_L_PROGRAM_COUNT[2]_reg_input = U1_L_PROGRAM_COUNT[2]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[2] = DFFEA(U1_L_PROGRAM_COUNT[2]_reg_input, HC1__clk0, VCC, , , , );


--H1L64 is CPU_Core:inst|MCU80512:inst3|IROMD[2]~821
--operation mode is normal

H1L64 = H1L47 & P0I[2] # !H1L47 & ZB1_q_a[2] & !RST;


--N1L82 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659
--operation mode is normal

N1L82 = T1_BIT_POSN[1] & !T1_BIT_POSN[0];


--N1L62 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658
--operation mode is normal

N1L62 = T1_BIT_POSN[1] & !T1_BIT_POSN[0] & N1L49;


--N1L84 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~11
--operation mode is normal

N1L84 = N1L64 & (N1L251 # !FB1L04) # !N1L64 & FB1L04 & N1L241;


--H1L44 is CPU_Core:inst|MCU80512:inst3|IROMD[1]~822
--operation mode is normal

H1L44 = H1L47 & P0I[1] # !H1L47 & !RST & ZB1_q_a[1];


--U1_STACK_DATA[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]
--operation mode is normal

U1_STACK_DATA[1]_lut_out = !QB4L7;
U1_STACK_DATA[1] = DFFEA(U1_STACK_DATA[1]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1_STACK_DATA[9] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]
--operation mode is normal

U1_STACK_DATA[9]_lut_out = !QB2_SUM[1];
U1_STACK_DATA[9] = DFFEA(U1_STACK_DATA[9]_lut_out, HC1__clk0, VCC, , U1L262, , );


--N1L32 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661
--operation mode is normal

N1L32 = T1_BIT_POSN[0] & !T1_BIT_POSN[1];


--N1L49 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1328
--operation mode is normal

N1L49 = Q1_ACLDAT[9] & G1_ENA & N1L29 # !Q1_ACLDAT[9] & N1L09;


--N1L44 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[1]~13
--operation mode is normal

N1L44 = N1L24 & (N1L051 # !FB1L83) # !N1L24 & FB1L83 & N1L441;


--U1_L_PROGRAM_COUNT[0] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]
--operation mode is normal

U1_L_PROGRAM_COUNT[0]_lut_out = QB4L5 & (PB1L12 # !U1_NFBL) # !QB4L5 & U1_NFBL & PB1L12;
U1_L_PROGRAM_COUNT[0]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[0]) # (!U1L192 & U1_L_PROGRAM_COUNT[0]_lut_out);
U1_L_PROGRAM_COUNT[0]_reg_input = U1_L_PROGRAM_COUNT[0]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[0] = DFFEA(U1_L_PROGRAM_COUNT[0]_reg_input, HC1__clk0, VCC, , , , );


--U1_PC_INCR is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|PC_INCR
--operation mode is normal

U1_PC_INCR = !X1_L_INTA & U1_BA;


--H1L24 is CPU_Core:inst|MCU80512:inst3|IROMD[0]~823
--operation mode is normal

H1L24 = H1L47 & P0I[0] # !H1L47 & !RST & ZB1_q_a[0];


--QB4L5 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300
--operation mode is normal

QB4L5 = U1_L_PROGRAM_COUNT[0] $ U1_PC_INCR $ (H1_IMMDAT[0] & U1_JMP_REL);


--U1_STACK_DATA[8] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]
--operation mode is normal

U1_STACK_DATA[8]_lut_out = !QB2L4;
U1_STACK_DATA[8] = DFFEA(U1_STACK_DATA[8]_lut_out, HC1__clk0, VCC, , U1L262, , );


--U1L262 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|save_stack_data~231
--operation mode is normal

U1L262 = M1_LDV2CK2 & !M1L3 & (M1_STATD[2] # U1L062);


--N1L02 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663
--operation mode is normal

N1L02 = !T1_BIT_POSN[1] & !T1_BIT_POSN[0];


--N1L04 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~15
--operation mode is normal

N1L04 = N1L83 & (N1L841 # !FB1L04) # !N1L83 & N1L851 & FB1L04;


--W1L912 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33
--operation mode is normal

W1L912 = T1_SFRWE & !T1_L_FA[4] & MB1L25;


--U1L77 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165
--operation mode is normal

U1L77 = U1L321;


--W1L482 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|setextdat~45
--operation mode is normal

W1L482 = !M1_Q5 & !M1_Q4 & P1_MOVX[0] & M1_STATD[4];


--H1_CLEAR is CPU_Core:inst|MCU80512:inst3|CLEAR
--operation mode is normal

H1_CLEAR_lut_out = VCC;
H1_CLEAR = DFFEA(H1_CLEAR_lut_out, HC1__clk0, G1_ENA, , H1L57, , );


--W1L4 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|EXTDAT~250
--operation mode is normal

W1L4 = W1_EXTDAT & (M1_LDV2CK2 # !M1_STATD[4] # !M1_CYC[2]);


--AB1_OPC[7] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[7]
--operation mode is normal

AB1_OPC[7]_lut_out = !X1_L_INTA & H1L65;
AB1_OPC[7] = DFFEA(AB1_OPC[7]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--AB1_OPC[5] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[5]
--operation mode is normal

AB1_OPC[5]_lut_out = !X1_L_INTA & H1L25;
AB1_OPC[5] = DFFEA(AB1_OPC[5]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--EB1L73 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~418
--operation mode is normal

EB1L73 = !AB1_OPC[2] & !AB1_OPC[1] & !AB1_OPC[0] & !AB1_OPC[3];


--AB1_OPC[6] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[6]
--operation mode is normal

AB1_OPC[6]_lut_out = H1L45 & !X1_L_INTA;
AB1_OPC[6] = DFFEA(AB1_OPC[6]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--U1_L_PROGRAM_COUNT[15] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]
--operation mode is normal

U1_L_PROGRAM_COUNT[15]_lut_out = QB1_SUM[3] & U1_NFBH & PB1L51 # !QB1_SUM[3] & (PB1L51 # !U1_NFBH);
U1_L_PROGRAM_COUNT[15]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[15]) # (!U1L192 & U1_L_PROGRAM_COUNT[15]_lut_out);
U1_L_PROGRAM_COUNT[15]_reg_input = U1_L_PROGRAM_COUNT[15]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[15] = DFFEA(U1_L_PROGRAM_COUNT[15]_reg_input, HC1__clk0, VCC, , , , );


--JB1L5 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1092
--operation mode is normal

JB1L5 = EB1L5 & (EB1L13 # !EB1L71) # !EB1L5 & !EB1L73 & (EB1L13 # !EB1L71);


--U1L001 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265
--operation mode is normal

U1L001 = EB1L71 & (EB1L13 & H1_IMMDAT[7] # !EB1L13 & N1L73) # !EB1L71 & H1_IMMDAT[7];


--U1L572 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|set_data_pointer~661
--operation mode is normal

U1L572 = M1_LDV2CK2 # JB1L5 & !U1L372 # !JB1L5 & !W1L111;


--U1L89 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267
--operation mode is normal

U1L89 = EB1L13 & H1_IMMDAT[6] # !EB1L13 & (EB1L71 & N1L03 # !EB1L71 & H1_IMMDAT[6]);


--U1_L_PROGRAM_COUNT[14] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]
--operation mode is normal

U1_L_PROGRAM_COUNT[14]_lut_out = QB1_SUM[2] & U1_NFBH & PB1L31 # !QB1_SUM[2] & (PB1L31 # !U1_NFBH);
U1_L_PROGRAM_COUNT[14]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[14]) # (!U1L192 & U1_L_PROGRAM_COUNT[14]_lut_out);
U1_L_PROGRAM_COUNT[14]_reg_input = U1_L_PROGRAM_COUNT[14]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[14] = DFFEA(U1_L_PROGRAM_COUNT[14]_reg_input, HC1__clk0, VCC, , , , );


--U1_L_PROGRAM_COUNT[13] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]
--operation mode is normal

U1_L_PROGRAM_COUNT[13]_lut_out = QB1_SUM[1] & U1_NFBH & PB1L11 # !QB1_SUM[1] & (PB1L11 # !U1_NFBH);
U1_L_PROGRAM_COUNT[13]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[13]) # (!U1L192 & U1_L_PROGRAM_COUNT[13]_lut_out);
U1_L_PROGRAM_COUNT[13]_reg_input = U1_L_PROGRAM_COUNT[13]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[13] = DFFEA(U1_L_PROGRAM_COUNT[13]_reg_input, HC1__clk0, VCC, , , , );


--U1L69 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269
--operation mode is normal

U1L69 = EB1L13 & H1_IMMDAT[5] # !EB1L13 & (EB1L71 & N1L52 # !EB1L71 & H1_IMMDAT[5]);


--U1L49 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271
--operation mode is normal

U1L49 = EB1L13 & H1_IMMDAT[4] # !EB1L13 & (EB1L71 & N1L22 # !EB1L71 & H1_IMMDAT[4]);


--U1_L_PROGRAM_COUNT[12] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]
--operation mode is normal

U1_L_PROGRAM_COUNT[12]_lut_out = QB1L01 & U1_NFBH & PB1L9 # !QB1L01 & (PB1L9 # !U1_NFBH);
U1_L_PROGRAM_COUNT[12]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[12]) # (!U1L192 & U1_L_PROGRAM_COUNT[12]_lut_out);
U1_L_PROGRAM_COUNT[12]_reg_input = U1_L_PROGRAM_COUNT[12]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[12] = DFFEA(U1_L_PROGRAM_COUNT[12]_reg_input, HC1__clk0, VCC, , , , );


--U1L29 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273
--operation mode is normal

U1L29 = EB1L13 & H1_IMMDAT[3] # !EB1L13 & (EB1L71 & N1L91 # !EB1L71 & H1_IMMDAT[3]);


--U1_L_PROGRAM_COUNT[11] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]
--operation mode is normal

U1_L_PROGRAM_COUNT[11]_lut_out = QB2L21 & U1_NFBH & PB1L7 # !QB2L21 & (PB1L7 # !U1_NFBH);
U1_L_PROGRAM_COUNT[11]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[11]) # (!U1L192 & U1_L_PROGRAM_COUNT[11]_lut_out);
U1_L_PROGRAM_COUNT[11]_reg_input = U1_L_PROGRAM_COUNT[11]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[11] = DFFEA(U1_L_PROGRAM_COUNT[11]_reg_input, HC1__clk0, VCC, , , , );


--U1_L_PROGRAM_COUNT[10] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]
--operation mode is normal

U1_L_PROGRAM_COUNT[10]_lut_out = U1_NFBH & PB1L5 # !U1_NFBH & PB1L85;
U1_L_PROGRAM_COUNT[10]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[10]) # (!U1L192 & U1_L_PROGRAM_COUNT[10]_lut_out);
U1_L_PROGRAM_COUNT[10]_reg_input = U1_L_PROGRAM_COUNT[10]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[10] = DFFEA(U1_L_PROGRAM_COUNT[10]_reg_input, HC1__clk0, VCC, , , , );


--U1L09 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275
--operation mode is normal

U1L09 = EB1L13 & H1_IMMDAT[2] # !EB1L13 & (EB1L71 & N1L41 # !EB1L71 & H1_IMMDAT[2]);


--U1L88 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277
--operation mode is normal

U1L88 = EB1L13 & H1_IMMDAT[1] # !EB1L13 & (EB1L71 & N1L31 # !EB1L71 & H1_IMMDAT[1]);


--U1_L_PROGRAM_COUNT[9] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]
--operation mode is normal

U1_L_PROGRAM_COUNT[9]_lut_out = U1_NFBH & PB1L3 # !U1_NFBH & PB1L65;
U1_L_PROGRAM_COUNT[9]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[9]) # (!U1L192 & U1_L_PROGRAM_COUNT[9]_lut_out);
U1_L_PROGRAM_COUNT[9]_reg_input = U1_L_PROGRAM_COUNT[9]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[9] = DFFEA(U1_L_PROGRAM_COUNT[9]_reg_input, HC1__clk0, VCC, , , , );


--U1_L_PROGRAM_COUNT[8] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]
--operation mode is normal

U1_L_PROGRAM_COUNT[8]_lut_out = U1_NFBH & PB1L1 # !U1_NFBH & PB1L45;
U1_L_PROGRAM_COUNT[8]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[8]) # (!U1L192 & U1_L_PROGRAM_COUNT[8]_lut_out);
U1_L_PROGRAM_COUNT[8]_reg_input = U1_L_PROGRAM_COUNT[8]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[8] = DFFEA(U1_L_PROGRAM_COUNT[8]_reg_input, HC1__clk0, VCC, , , , );


--U1L68 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279
--operation mode is normal

U1L68 = EB1L13 & H1_IMMDAT[0] # !EB1L13 & (EB1L71 & N1L21 # !EB1L71 & H1_IMMDAT[0]);


--G1L27 is CPU_Core:inst|SCHKT:inst|Mux~4641
--operation mode is normal

G1L27 = G1_Q[1] & (NESW $ G1L64) # !G1_Q[1] & G1L86;


--G1_Q[3] is CPU_Core:inst|SCHKT:inst|Q[3]
--operation mode is normal

G1_Q[3]_lut_out = !G1_Q[5] & (G1L45 # G1_Q[3] & G1L53);
G1_Q[3] = DFFEA(G1_Q[3]_lut_out, HC1__clk0, !RST, , , , );


--G1L84 is CPU_Core:inst|SCHKT:inst|Mux~4625
--operation mode is normal

G1L84 = G1_Q[2] & G1_Q[1] & G1_Q[0];


--G1L07 is CPU_Core:inst|SCHKT:inst|Mux~4640
--operation mode is normal

G1L07 = G1_Q[4] & (G1_LOK[2] $ !NESW);


--G1_Q[2] is CPU_Core:inst|SCHKT:inst|Q[2]
--operation mode is normal

G1_Q[2]_lut_out = !G1_Q[5] & (G1L26 # G1_Q[1] & G1L46);
G1_Q[2] = DFFEA(G1_Q[2]_lut_out, HC1__clk0, !RST, , , , );


--G1L5 is CPU_Core:inst|SCHKT:inst|CLKA~59
--operation mode is normal

G1L5 = !L1_safe_q[1] # !L1_safe_q[2] # !L1_safe_q[0] # !L1_safe_q[3];


--L1_safe_q[9] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9]
--operation mode is normal

L1_safe_q[9]_carry_eqn = L1L81;
L1_safe_q[9]_lut_out = L1_safe_q[9] $ L1_safe_q[9]_carry_eqn;
L1_safe_q[9] = DFFEA(L1_safe_q[9]_lut_out, HC1__clk0, VCC, , , , );


--G1L7 is CPU_Core:inst|SCHKT:inst|CLKA~60
--operation mode is normal

G1L7 = !L1_safe_q[6] # !L1_safe_q[7] # !L1_safe_q[4] # !L1_safe_q[5];


--L1_safe_q[8] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8]
--operation mode is arithmetic

L1_safe_q[8]_carry_eqn = L1L61;
L1_safe_q[8]_lut_out = L1_safe_q[8] $ !L1_safe_q[8]_carry_eqn;
L1_safe_q[8] = DFFEA(L1_safe_q[8]_lut_out, HC1__clk0, VCC, , , , );

--L1L81 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8~COUT
--operation mode is arithmetic

L1L81 = CARRY(L1_safe_q[8] & !L1L61);


--G1L05 is CPU_Core:inst|SCHKT:inst|Mux~4626
--operation mode is normal

G1L05 = !G1_Q[4] & G1_Q[3] & G1L84 & !NESW;


--G1L08 is CPU_Core:inst|SCHKT:inst|Mux~4646
--operation mode is normal

G1L08 = G1_Q[3] & (G1_Q[2] & G1L38 # !G1_Q[2] & !G1L87) # !G1_Q[3] & G1L87;


--G1L89 is CPU_Core:inst|SCHKT:inst|add~9
--operation mode is normal

G1L89 = !G1_LOK[0] & G1_CT2[1];


--G1L73 is CPU_Core:inst|SCHKT:inst|Mux~162
--operation mode is normal

G1L73 = G1L44 & (G1L25 # !G1_Q[2]) # !G1L44 & G1L33 & G1_Q[2];


--F1L34 is sld_hub:sld_hub_inst|process2~0
--operation mode is normal

F1L34 = AMPP_FUNCTION(MC1_state[8], MC1_state[4]);


--BC3_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]
--operation mode is normal

BC3_WORD_SR[2] = AMPP_FUNCTION(A1L5, BC3_WORD_SR[3], MC1_state[4], BC3_word_counter[2], BC3L11, !BC1_clear_signal, F1L4);


--BC3_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]
--operation mode is normal

BC3_word_counter[4] = AMPP_FUNCTION(A1L5, BC3_word_counter[4], BC3L31, BC3L9, !BC1_clear_signal, BC3L02);


--BC3L31 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|reduce_nor~23
--operation mode is normal

BC3L31 = AMPP_FUNCTION(BC3_word_counter[0], BC3_word_counter[1], BC3_word_counter[2], BC3_word_counter[3]);


--BC3L1 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~1
--operation mode is arithmetic

BC3L1 = AMPP_FUNCTION(BC3_word_counter[0]);

--BC3L2 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~1COUT
--operation mode is arithmetic

BC3L2 = AMPP_FUNCTION(BC3_word_counter[0]);


--BC3L02 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4]~9
--operation mode is normal

BC3L02 = AMPP_FUNCTION(MC1_state[3], F1_jtag_debug_mode_usr0, MC1_state[4]);


--BC3L3 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~2
--operation mode is arithmetic

BC3L3 = AMPP_FUNCTION(BC3_word_counter[1], BC3L2);

--BC3L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~2COUT
--operation mode is arithmetic

BC3L4 = AMPP_FUNCTION(BC3_word_counter[1], BC3L2);


--BC3L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~3
--operation mode is arithmetic

BC3L5 = AMPP_FUNCTION(BC3_word_counter[2], BC3L4);

--BC3L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~3COUT
--operation mode is arithmetic

BC3L6 = AMPP_FUNCTION(BC3_word_counter[2], BC3L4);


--BC3L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~4
--operation mode is arithmetic

BC3L7 = AMPP_FUNCTION(BC3_word_counter[3], BC3L6);

--BC3L8 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~4COUT
--operation mode is arithmetic

BC3L8 = AMPP_FUNCTION(BC3_word_counter[3], BC3L6);


--AC2_ir_loaded_address_reg[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--operation mode is normal

AC2_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L5, GC1_safe_q[1], !JC1_Q[0], AC2L21);


--AC1_ir_loaded_address_reg[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--operation mode is normal

AC1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L5, CC1_safe_q[1], !JC2_Q[0], AC1L21);


--F1L42 is sld_hub:sld_hub_inst|IR_MUX_OUT[2]~291
--operation mode is normal

F1L42 = AMPP_FUNCTION(AC1_ir_loaded_address_reg[1], JC8_Q[2], F1L82);


--AC2_ir_loaded_address_reg[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--operation mode is normal

AC2_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L5, GC1_safe_q[0], !JC1_Q[0], AC2L21);


--AC1_ir_loaded_address_reg[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--operation mode is normal

AC1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L5, CC1_safe_q[0], !JC2_Q[0], AC1L21);


--F1L32 is sld_hub:sld_hub_inst|IR_MUX_OUT[1]~292
--operation mode is normal

F1L32 = AMPP_FUNCTION(AC1_ir_loaded_address_reg[0], JC8_Q[1], F1L82);


--AC2_ir_loaded_address_reg[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--operation mode is normal

AC2_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L5, GC1_safe_q[2], !JC1_Q[0], AC2L21);


--AC1_ir_loaded_address_reg[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--operation mode is normal

AC1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L5, CC1_safe_q[2], !JC2_Q[0], AC1L21);


--F1L52 is sld_hub:sld_hub_inst|IR_MUX_OUT[3]~293
--operation mode is normal

F1L52 = AMPP_FUNCTION(AC1_ir_loaded_address_reg[2], JC8_Q[3], F1L82);


--NC1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]
--operation mode is normal

NC1_dffe1a[7] = AMPP_FUNCTION(A1L5, JC8_Q[2], JC8_Q[1], JC8_Q[3], F1L83, !F1L2, F1L6);


--F1L3 is sld_hub:sld_hub_inst|comb~7
--operation mode is normal

F1L3 = AMPP_FUNCTION(MC1_state[8], F1_OK_TO_UPDATE_IR_Q, JC5_Q[0]);


--MC1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]
--operation mode is normal

MC1_state[15] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[12], MC1_state[14], VCC);


--MC1L81 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~497
--operation mode is normal

MC1L81 = AMPP_FUNCTION(MC1_state[8], MC1_state[1], MC1_state[15]);


--MC1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]
--operation mode is normal

MC1_state[11] = AMPP_FUNCTION(A1L5, MC1_state[11], MC1_state[10], MC1_state[14], A1L7, VCC);


--MC1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]
--operation mode is normal

MC1_tms_cnt[2] = AMPP_FUNCTION(A1L5, A1L7, MC1_tms_cnt[2], MC1_tms_cnt[1], MC1_tms_cnt[0], VCC);


--MC1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]
--operation mode is normal

MC1_tms_cnt[1] = AMPP_FUNCTION(A1L5, A1L7, MC1_tms_cnt[1], MC1_tms_cnt[0], VCC);


--MC1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]
--operation mode is normal

MC1_tms_cnt[0] = AMPP_FUNCTION(A1L5, A1L7, MC1_tms_cnt[0], VCC);


--MC1L91 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~499
--operation mode is normal

MC1L91 = AMPP_FUNCTION(A1L7, MC1_tms_cnt[2], MC1_tms_cnt[1], MC1_tms_cnt[0]);


--MC1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]
--operation mode is normal

MC1_state[9] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[2], VCC);


--MC1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]
--operation mode is normal

MC1_state[10] = AMPP_FUNCTION(A1L5, MC1_state[9], A1L7, VCC);


--BC2L71 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|reduce_nor~23
--operation mode is normal

BC2L71 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[1], BC2_word_counter[3], BC2_word_counter[2]);


--BC2L1 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1
--operation mode is arithmetic

BC2L1 = AMPP_FUNCTION(BC2_word_counter[0]);

--BC2L2 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1COUT
--operation mode is arithmetic

BC2L2 = AMPP_FUNCTION(BC2_word_counter[0]);


--BC2L3 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2
--operation mode is arithmetic

BC2L3 = AMPP_FUNCTION(BC2_word_counter[1], BC2L2);

--BC2L4 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2COUT
--operation mode is arithmetic

BC2L4 = AMPP_FUNCTION(BC2_word_counter[1], BC2L2);


--BC2L5 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3
--operation mode is arithmetic

BC2L5 = AMPP_FUNCTION(BC2_word_counter[2], BC2L4);

--BC2L6 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3COUT
--operation mode is arithmetic

BC2L6 = AMPP_FUNCTION(BC2_word_counter[2], BC2L4);


--BC2L7 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4
--operation mode is arithmetic

BC2L7 = AMPP_FUNCTION(BC2_word_counter[3], BC2L6);

--BC2L8 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4COUT
--operation mode is arithmetic

BC2L8 = AMPP_FUNCTION(BC2_word_counter[3], BC2L6);


--BC2L21 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~386
--operation mode is normal

BC2L21 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[1], BC2_word_counter[2], BC2_word_counter[4]);


--BC2L51 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~446
--operation mode is normal

BC2L51 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[2], BC2_word_counter[4]);


--BC2_WORD_SR[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--operation mode is normal

BC2_WORD_SR[2] = AMPP_FUNCTION(A1L5, BC2L31, BC2L61, BC2_WORD_SR[3], BC2_word_counter[4], !BC1_clear_signal, MC1_state[4], AC2L8);


--BC2L9 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~5
--operation mode is normal

BC2L9 = AMPP_FUNCTION(BC2_word_counter[4], BC2L8);


--F1L93 is sld_hub:sld_hub_inst|jtag_debug_mode~135
--operation mode is normal

F1L93 = AMPP_FUNCTION(MC1_state[12], A1L7, MC1_state[2]);


--NC1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]
--operation mode is normal

NC1_dffe1a[1] = AMPP_FUNCTION(A1L5, JC8_Q[1], F1L83, JC8_Q[2], JC8_Q[3], !F1L2, F1L6);


--F1L7 is sld_hub:sld_hub_inst|comb~81
--operation mode is normal

F1L7 = AMPP_FUNCTION(MC1_state[8], F1_OK_TO_UPDATE_IR_Q);


--F1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~27
--operation mode is normal

F1L1 = AMPP_FUNCTION(JC7_Q[0], F1L7, NC1_dffe1a[2], NC1_dffe1a[1]);


--F1L9 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1
--operation mode is normal

F1L9 = AMPP_FUNCTION(JC6_Q[0], F1_OK_TO_UPDATE_IR_Q, MC1_state[5]);


--AC2_ram_rom_data_reg[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--operation mode is normal

AC2_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[2], AC2_ram_rom_data_reg[3], FC1_q_b[2], AC2L11, VCC, AC2L01);


--FC1_q_a[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[1]_PORT_A_data_in = H1L5;
FC1_q_a[1]_PORT_A_data_in_reg = DFFE(FC1_q_a[1]_PORT_A_data_in, FC1_q_a[1]_clock_0, , , );
FC1_q_a[1]_PORT_B_data_in = AC2_ram_rom_data_reg[1];
FC1_q_a[1]_PORT_B_data_in_reg = DFFE(FC1_q_a[1]_PORT_B_data_in, FC1_q_a[1]_clock_1, , , );
FC1_q_a[1]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[1]_PORT_A_address_reg = DFFE(FC1_q_a[1]_PORT_A_address, FC1_q_a[1]_clock_0, , , );
FC1_q_a[1]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[1]_PORT_B_address_reg = DFFE(FC1_q_a[1]_PORT_B_address, FC1_q_a[1]_clock_1, , , );
FC1_q_a[1]_PORT_A_write_enable = T1_FWE;
FC1_q_a[1]_PORT_A_write_enable_reg = DFFE(FC1_q_a[1]_PORT_A_write_enable, FC1_q_a[1]_clock_0, , , );
FC1_q_a[1]_PORT_B_write_enable = AC2L13;
FC1_q_a[1]_PORT_B_write_enable_reg = DFFE(FC1_q_a[1]_PORT_B_write_enable, FC1_q_a[1]_clock_1, , , );
FC1_q_a[1]_clock_0 = HC1__clk0;
FC1_q_a[1]_clock_1 = A1L5;
FC1_q_a[1]_PORT_A_data_out = MEMORY(FC1_q_a[1]_PORT_A_data_in_reg, FC1_q_a[1]_PORT_B_data_in_reg, FC1_q_a[1]_PORT_A_address_reg, FC1_q_a[1]_PORT_B_address_reg, FC1_q_a[1]_PORT_A_write_enable_reg, FC1_q_a[1]_PORT_B_write_enable_reg, , , FC1_q_a[1]_clock_0, FC1_q_a[1]_clock_1, , , , );
FC1_q_a[1] = FC1_q_a[1]_PORT_A_data_out[0];

--FC1_q_b[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[1]
FC1_q_b[1]_PORT_A_data_in = H1L5;
FC1_q_b[1]_PORT_A_data_in_reg = DFFE(FC1_q_b[1]_PORT_A_data_in, FC1_q_b[1]_clock_0, , , );
FC1_q_b[1]_PORT_B_data_in = AC2_ram_rom_data_reg[1];
FC1_q_b[1]_PORT_B_data_in_reg = DFFE(FC1_q_b[1]_PORT_B_data_in, FC1_q_b[1]_clock_1, , , );
FC1_q_b[1]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[1]_PORT_A_address_reg = DFFE(FC1_q_b[1]_PORT_A_address, FC1_q_b[1]_clock_0, , , );
FC1_q_b[1]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[1]_PORT_B_address_reg = DFFE(FC1_q_b[1]_PORT_B_address, FC1_q_b[1]_clock_1, , , );
FC1_q_b[1]_PORT_A_write_enable = T1_FWE;
FC1_q_b[1]_PORT_A_write_enable_reg = DFFE(FC1_q_b[1]_PORT_A_write_enable, FC1_q_b[1]_clock_0, , , );
FC1_q_b[1]_PORT_B_write_enable = AC2L13;
FC1_q_b[1]_PORT_B_write_enable_reg = DFFE(FC1_q_b[1]_PORT_B_write_enable, FC1_q_b[1]_clock_1, , , );
FC1_q_b[1]_clock_0 = HC1__clk0;
FC1_q_b[1]_clock_1 = A1L5;
FC1_q_b[1]_PORT_B_data_out = MEMORY(FC1_q_b[1]_PORT_A_data_in_reg, FC1_q_b[1]_PORT_B_data_in_reg, FC1_q_b[1]_PORT_A_address_reg, FC1_q_b[1]_PORT_B_address_reg, FC1_q_b[1]_PORT_A_write_enable_reg, FC1_q_b[1]_PORT_B_write_enable_reg, , , FC1_q_b[1]_clock_0, FC1_q_b[1]_clock_1, , , , );
FC1_q_b[1] = FC1_q_b[1]_PORT_B_data_out[0];


--T1_FWE is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|FWE
--operation mode is normal

T1_FWE_lut_out = T1L561 & !T1_SEL_SFR_NRAM & T1L42;
T1_FWE = DFFEA(T1_FWE_lut_out, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--AC2_ram_rom_incr_write_addr_reg is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_write_addr_reg
--operation mode is normal

AC2_ram_rom_incr_write_addr_reg = AMPP_FUNCTION(A1L5, AC2_ram_rom_load_read_data, VCC);


--AC2L13 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1
--operation mode is normal

AC2L13 = AMPP_FUNCTION(JC1_Q[2], AC2_ram_rom_incr_write_addr_reg);


--H1L3 is CPU_Core:inst|MCU80512:inst3|FO[0]~71
--operation mode is normal

H1L3 = T1_RAMDI[0];


--T1_L_FA[4] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[4]
--operation mode is normal

T1_L_FA[4]_lut_out = T1L09 # T1L301 # T1L61 & T1L88;
T1_L_FA[4] = DFFEA(T1_L_FA[4]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--T1_L_FA[7] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_FA[7]
--operation mode is normal

T1_L_FA[7]_lut_out = T1L69 # !T1_SEL_DIRADDR & T1L22;
T1_L_FA[7] = DFFEA(T1_L_FA[7]_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--GC1_safe_q[0] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[0]
--operation mode is arithmetic

GC1_safe_q[0] = AMPP_FUNCTION(A1L5, GC1_safe_q[0], AC2L31, !JC1_Q[0], AC2_ram_rom_incr_addr);

--GC1L2 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

GC1L2 = AMPP_FUNCTION(GC1_safe_q[0]);


--GC1_safe_q[1] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[1]
--operation mode is arithmetic

GC1_safe_q[1] = AMPP_FUNCTION(A1L5, GC1_safe_q[1], AC2L41, !JC1_Q[0], AC2_ram_rom_incr_addr, GC1L2);

--GC1L4 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

GC1L4 = AMPP_FUNCTION(GC1_safe_q[1], GC1L2);


--GC1_safe_q[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[2]
--operation mode is arithmetic

GC1_safe_q[2] = AMPP_FUNCTION(A1L5, GC1_safe_q[2], AC2L51, !JC1_Q[0], AC2_ram_rom_incr_addr, GC1L4);

--GC1L6 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

GC1L6 = AMPP_FUNCTION(GC1_safe_q[2], GC1L4);


--GC1_safe_q[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[3]
--operation mode is arithmetic

GC1_safe_q[3] = AMPP_FUNCTION(A1L5, GC1_safe_q[3], AC2L61, !JC1_Q[0], AC2_ram_rom_incr_addr, GC1L6);

--GC1L8 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

GC1L8 = AMPP_FUNCTION(GC1_safe_q[3], GC1L6);


--GC1_safe_q[4] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[4]
--operation mode is arithmetic

GC1_safe_q[4] = AMPP_FUNCTION(A1L5, GC1_safe_q[4], AC2L71, !JC1_Q[0], AC2_ram_rom_incr_addr, GC1L8);

--GC1L01 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

GC1L01 = AMPP_FUNCTION(GC1_safe_q[4], GC1L8);


--GC1_safe_q[5] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[5]
--operation mode is arithmetic

GC1_safe_q[5] = AMPP_FUNCTION(A1L5, GC1_safe_q[5], AC2L81, !JC1_Q[0], AC2_ram_rom_incr_addr, GC1L01);

--GC1L21 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

GC1L21 = AMPP_FUNCTION(GC1_safe_q[5], GC1L01);


--GC1_safe_q[6] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[6]
--operation mode is arithmetic

GC1_safe_q[6] = AMPP_FUNCTION(A1L5, GC1_safe_q[6], AC2L91, !JC1_Q[0], AC2_ram_rom_incr_addr, GC1L21);

--GC1L41 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

GC1L41 = AMPP_FUNCTION(GC1_safe_q[6], GC1L21);


--GC1_safe_q[7] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_v98:auto_generated|safe_q[7]
--operation mode is normal

GC1_safe_q[7] = AMPP_FUNCTION(A1L5, GC1_safe_q[7], AC2L02, !JC1_Q[0], AC2_ram_rom_incr_addr, GC1L41);


--JC3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]
--operation mode is normal

JC3_Q[3] = AMPP_FUNCTION(A1L5, JC8_Q[3], !F1L2, F1L9);


--AC2_ram_rom_load_read_data is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data
--operation mode is normal

AC2_ram_rom_load_read_data = AMPP_FUNCTION(DC2_safe_q[3], DC2_safe_q[1], DC2_safe_q[0], DC2_safe_q[2]);


--JC1_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]
--operation mode is normal

JC1_Q[4] = AMPP_FUNCTION(A1L5, JC3_Q[4], JC8_Q[4], JC5_Q[0], !F1L2, F1L13);


--JC2_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[4]
--operation mode is normal

JC2_Q[4] = AMPP_FUNCTION(A1L5, JC4_Q[4], JC8_Q[4], JC5_Q[0], !F1L2, F1L33);


--AC2_ir_loaded_address_reg[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--operation mode is normal

AC2_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L5, GC1_safe_q[3], !JC1_Q[0], AC2L21);


--AC1_ir_loaded_address_reg[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--operation mode is normal

AC1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L5, CC1_safe_q[3], !JC2_Q[0], AC1L21);


--F1L62 is sld_hub:sld_hub_inst|IR_MUX_OUT[4]~294
--operation mode is normal

F1L62 = AMPP_FUNCTION(AC1_ir_loaded_address_reg[3], JC8_Q[4], JC8_Q[6], NC1_dffe1a[3]);


--F1L03 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22
--operation mode is normal

F1L03 = AMPP_FUNCTION(F1_jtag_debug_mode_usr1, MC1_state[4]);


--AC1_ram_rom_data_reg[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--operation mode is normal

AC1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[2], AC1_ram_rom_data_reg[3], ZB1_q_b[2], AC1L11, VCC, AC1L01);


--ZB1_q_a[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[1]_PORT_A_data_in = VCC;
ZB1_q_a[1]_PORT_A_data_in_reg = DFFE(ZB1_q_a[1]_PORT_A_data_in, ZB1_q_a[1]_clock_0, , , );
ZB1_q_a[1]_PORT_B_data_in = AC1_ram_rom_data_reg[1];
ZB1_q_a[1]_PORT_B_data_in_reg = DFFE(ZB1_q_a[1]_PORT_B_data_in, ZB1_q_a[1]_clock_1, , , );
ZB1_q_a[1]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[1]_PORT_A_address_reg = DFFE(ZB1_q_a[1]_PORT_A_address, ZB1_q_a[1]_clock_0, , , );
ZB1_q_a[1]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[1]_PORT_B_address_reg = DFFE(ZB1_q_a[1]_PORT_B_address, ZB1_q_a[1]_clock_1, , , );
ZB1_q_a[1]_PORT_A_write_enable = GND;
ZB1_q_a[1]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[1]_PORT_A_write_enable, ZB1_q_a[1]_clock_0, , , );
ZB1_q_a[1]_PORT_B_write_enable = AC1L53;
ZB1_q_a[1]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[1]_PORT_B_write_enable, ZB1_q_a[1]_clock_1, , , );
ZB1_q_a[1]_clock_0 = HC1__clk0;
ZB1_q_a[1]_clock_1 = A1L5;
ZB1_q_a[1]_PORT_A_data_out = MEMORY(ZB1_q_a[1]_PORT_A_data_in_reg, ZB1_q_a[1]_PORT_B_data_in_reg, ZB1_q_a[1]_PORT_A_address_reg, ZB1_q_a[1]_PORT_B_address_reg, ZB1_q_a[1]_PORT_A_write_enable_reg, ZB1_q_a[1]_PORT_B_write_enable_reg, , , ZB1_q_a[1]_clock_0, ZB1_q_a[1]_clock_1, , , , );
ZB1_q_a[1] = ZB1_q_a[1]_PORT_A_data_out[0];

--ZB1_q_b[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[1]
ZB1_q_b[1]_PORT_A_data_in = VCC;
ZB1_q_b[1]_PORT_A_data_in_reg = DFFE(ZB1_q_b[1]_PORT_A_data_in, ZB1_q_b[1]_clock_0, , , );
ZB1_q_b[1]_PORT_B_data_in = AC1_ram_rom_data_reg[1];
ZB1_q_b[1]_PORT_B_data_in_reg = DFFE(ZB1_q_b[1]_PORT_B_data_in, ZB1_q_b[1]_clock_1, , , );
ZB1_q_b[1]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[1]_PORT_A_address_reg = DFFE(ZB1_q_b[1]_PORT_A_address, ZB1_q_b[1]_clock_0, , , );
ZB1_q_b[1]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[1]_PORT_B_address_reg = DFFE(ZB1_q_b[1]_PORT_B_address, ZB1_q_b[1]_clock_1, , , );
ZB1_q_b[1]_PORT_A_write_enable = GND;
ZB1_q_b[1]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[1]_PORT_A_write_enable, ZB1_q_b[1]_clock_0, , , );
ZB1_q_b[1]_PORT_B_write_enable = AC1L53;
ZB1_q_b[1]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[1]_PORT_B_write_enable, ZB1_q_b[1]_clock_1, , , );
ZB1_q_b[1]_clock_0 = HC1__clk0;
ZB1_q_b[1]_clock_1 = A1L5;
ZB1_q_b[1]_PORT_B_data_out = MEMORY(ZB1_q_b[1]_PORT_A_data_in_reg, ZB1_q_b[1]_PORT_B_data_in_reg, ZB1_q_b[1]_PORT_A_address_reg, ZB1_q_b[1]_PORT_B_address_reg, ZB1_q_b[1]_PORT_A_write_enable_reg, ZB1_q_b[1]_PORT_B_write_enable_reg, , , ZB1_q_b[1]_clock_0, ZB1_q_b[1]_clock_1, , , , );
ZB1_q_b[1] = ZB1_q_b[1]_PORT_B_data_out[0];


--AC1_ram_rom_incr_write_addr_reg is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_write_addr_reg
--operation mode is normal

AC1_ram_rom_incr_write_addr_reg = AMPP_FUNCTION(A1L5, AC1_ram_rom_load_read_data, VCC);


--AC1L53 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1
--operation mode is normal

AC1L53 = AMPP_FUNCTION(JC2_Q[2], AC1_ram_rom_incr_write_addr_reg);


--CC1_safe_q[0] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[0]
--operation mode is arithmetic

CC1_safe_q[0] = AMPP_FUNCTION(A1L5, CC1_safe_q[0], AC1L31, !JC2_Q[0], AC1_ram_rom_incr_addr);

--CC1L2 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

CC1L2 = AMPP_FUNCTION(CC1_safe_q[0]);


--CC1_safe_q[1] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[1]
--operation mode is arithmetic

CC1_safe_q[1] = AMPP_FUNCTION(A1L5, CC1_safe_q[1], AC1L41, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L2);

--CC1L4 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

CC1L4 = AMPP_FUNCTION(CC1_safe_q[1], CC1L2);


--CC1_safe_q[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[2]
--operation mode is arithmetic

CC1_safe_q[2] = AMPP_FUNCTION(A1L5, CC1_safe_q[2], AC1L51, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L4);

--CC1L6 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

CC1L6 = AMPP_FUNCTION(CC1_safe_q[2], CC1L4);


--CC1_safe_q[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[3]
--operation mode is arithmetic

CC1_safe_q[3] = AMPP_FUNCTION(A1L5, CC1_safe_q[3], AC1L61, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L6);

--CC1L8 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

CC1L8 = AMPP_FUNCTION(CC1_safe_q[3], CC1L6);


--CC1_safe_q[4] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[4]
--operation mode is arithmetic

CC1_safe_q[4] = AMPP_FUNCTION(A1L5, CC1_safe_q[4], AC1L71, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L8);

--CC1L01 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

CC1L01 = AMPP_FUNCTION(CC1_safe_q[4], CC1L8);


--CC1_safe_q[5] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[5]
--operation mode is arithmetic

CC1_safe_q[5] = AMPP_FUNCTION(A1L5, CC1_safe_q[5], AC1L81, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L01);

--CC1L21 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

CC1L21 = AMPP_FUNCTION(CC1_safe_q[5], CC1L01);


--CC1_safe_q[6] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[6]
--operation mode is arithmetic

CC1_safe_q[6] = AMPP_FUNCTION(A1L5, CC1_safe_q[6], AC1L91, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L21);

--CC1L41 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

CC1L41 = AMPP_FUNCTION(CC1_safe_q[6], CC1L21);


--CC1_safe_q[7] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[7]
--operation mode is arithmetic

CC1_safe_q[7] = AMPP_FUNCTION(A1L5, CC1_safe_q[7], AC1L02, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L41);

--CC1L61 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella7~COUT
--operation mode is arithmetic

CC1L61 = AMPP_FUNCTION(CC1_safe_q[7], CC1L41);


--CC1_safe_q[8] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[8]
--operation mode is arithmetic

CC1_safe_q[8] = AMPP_FUNCTION(A1L5, CC1_safe_q[8], AC1L12, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L61);

--CC1L81 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella8~COUT
--operation mode is arithmetic

CC1L81 = AMPP_FUNCTION(CC1_safe_q[8], CC1L61);


--CC1_safe_q[9] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[9]
--operation mode is arithmetic

CC1_safe_q[9] = AMPP_FUNCTION(A1L5, CC1_safe_q[9], AC1L22, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L81);

--CC1L02 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella9~COUT
--operation mode is arithmetic

CC1L02 = AMPP_FUNCTION(CC1_safe_q[9], CC1L81);


--CC1_safe_q[10] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[10]
--operation mode is arithmetic

CC1_safe_q[10] = AMPP_FUNCTION(A1L5, CC1_safe_q[10], AC1L32, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L02);

--CC1L22 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|counter_cella10~COUT
--operation mode is arithmetic

CC1L22 = AMPP_FUNCTION(CC1_safe_q[10], CC1L02);


--CC1_safe_q[11] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|lpm_counter:ram_rom_addr_reg_rtl_0|cntr_ab8:auto_generated|safe_q[11]
--operation mode is normal

CC1_safe_q[11] = AMPP_FUNCTION(A1L5, CC1_safe_q[11], AC1L42, !JC2_Q[0], AC1_ram_rom_incr_addr, CC1L22);


--JC4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[3]
--operation mode is normal

JC4_Q[3] = AMPP_FUNCTION(A1L5, JC8_Q[3], !F1L2, F1L8);


--AC1_ram_rom_load_read_data is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_load_read_data
--operation mode is normal

AC1_ram_rom_load_read_data = AMPP_FUNCTION(DC1_safe_q[3], DC1_safe_q[1], DC1_safe_q[0], DC1_safe_q[2]);


--F1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0
--operation mode is normal

F1L8 = AMPP_FUNCTION(JC6_Q[1], F1_OK_TO_UPDATE_IR_Q, MC1_state[5]);


--BC1L81 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~455
--operation mode is normal

BC1L81 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[1], BC1_word_counter[3]);


--BC1L1 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1
--operation mode is arithmetic

BC1L1 = AMPP_FUNCTION(BC1_word_counter[0]);

--BC1L2 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~1COUT
--operation mode is arithmetic

BC1L2 = AMPP_FUNCTION(BC1_word_counter[0]);


--BC1L3 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2
--operation mode is arithmetic

BC1L3 = AMPP_FUNCTION(BC1_word_counter[1], BC1L2);

--BC1L4 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~2COUT
--operation mode is arithmetic

BC1L4 = AMPP_FUNCTION(BC1_word_counter[1], BC1L2);


--BC1L5 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3
--operation mode is arithmetic

BC1L5 = AMPP_FUNCTION(BC1_word_counter[2], BC1L4);

--BC1L6 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~3COUT
--operation mode is arithmetic

BC1L6 = AMPP_FUNCTION(BC1_word_counter[2], BC1L4);


--BC1L7 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4
--operation mode is arithmetic

BC1L7 = AMPP_FUNCTION(BC1_word_counter[3], BC1L6);

--BC1L8 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~4COUT
--operation mode is arithmetic

BC1L8 = AMPP_FUNCTION(BC1_word_counter[3], BC1L6);


--BC1L31 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~386
--operation mode is normal

BC1L31 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[1], BC1_word_counter[2], BC1_word_counter[4]);


--BC1L91 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~456
--operation mode is normal

BC1L91 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[2], BC1_word_counter[1], BC1_word_counter[4]);


--BC1_WORD_SR[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--operation mode is normal

BC1_WORD_SR[2] = AMPP_FUNCTION(A1L5, BC1L41, BC1L71, BC1_WORD_SR[3], BC1_word_counter[3], !BC1_clear_signal, MC1_state[4], AC1L8);


--BC1L9 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|add~5
--operation mode is normal

BC1L9 = AMPP_FUNCTION(BC1_word_counter[4], BC1L8);


--MC1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]
--operation mode is normal

MC1_state[6] = AMPP_FUNCTION(A1L5, MC1_state[5], MC1_state[6], A1L7, VCC);


--U1_DPL[7] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[7]
--operation mode is normal

U1_DPL[7]_lut_out = H1_CLEAR & (U1L172 & U1L75 # !U1L172 & U1_DPL[7]);
U1_DPL[7] = DFFEA(U1_DPL[7]_lut_out, HC1__clk0, VCC, , , , );


--P1L51 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AW~30
--operation mode is normal

P1L51 = AB1_OPC[7] & P1L1 & AB1_OPC[6] & AB1_OPC[5];


--GB1L21 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~673
--operation mode is normal

GB1L21 = P1L36 # Y1L3 & (GB1L8 # GB1L01);


--Q1L611 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[7]~536
--operation mode is normal

Q1L611 = FB1L3 & Q1_L_ACCDAT[6] # !FB1L3 & N1L111;


--Q1L361 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36
--operation mode is normal

Q1L361 = GB1L32 & Q1_L_ACCDAT[7] # !GB1L32 & T1L37;


--Q1L001 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0
--operation mode is normal

Q1L001 = GB1L6 & (H1_IMMDAT[7] # GB1L21) # !GB1L6 & !GB1L21 & Q1L95;


--QB3_SUM[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]
--operation mode is normal

QB3_SUM[3] = QB3L31 $ (NB1_LBUSA[6] & !U1_L_PROGRAM_COUNT[6] & QB3L3 # !NB1_LBUSA[6] & (QB3L3 # !U1_L_PROGRAM_COUNT[6]));


--U1_NFBL is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|NFBL
--operation mode is normal

U1_NFBL_lut_out = U1_NFBL $ (!M1_LDV2CK2 & U1L761);
U1_NFBL = DFFEA(U1_NFBL_lut_out, HC1__clk0, VCC, , , , );


--PB1L26 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985
--operation mode is normal

PB1L26 = !X1_L_INTA & (P1_JMPADPTR & PB1L06 # !P1_JMPADPTR & N1L73);


--U1L582 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_counter~560
--operation mode is normal

U1L582 = !H1_CLEAR;


--U1L192 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_counter~563
--operation mode is normal

U1L192 = !U1L982 # !M1_LDV2CK2;


--EB1L13 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7
--operation mode is normal

EB1L13 = AB1_OPC[2] # AB1_OPC[3] # !AB1_OPC[1] # !AB1_OPC[0];


--X1L1 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|AL~39
--operation mode is normal

M1_STATD[1]_qfbk = M1_STATD[1];
X1L1 = !M1_Q5 & M1_STATD[1]_qfbk & M1_Q4;

--M1_STATD[1] is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATD[1]
--operation mode is normal

M1_STATD[1]_sload_eqn = M1_SMF;
M1_STATD[1] = DFFEA(M1_STATD[1]_sload_eqn, HC1__clk0, G1_ENA, , M1L13, , );


--FB1L24 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~1856
--operation mode is normal

FB1L24 = AB1_OPC[7] & !AB1_OPC[5];


--N1L33 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655
--operation mode is normal

N1L33 = T1_BIT_POSN[2] & FB1L07;


--N1L86 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[7]~1
--operation mode is normal

N1L86 = N1L66 & (N1L641 # !FB1L83) # !N1L66 & FB1L83 & N1L261;


--T1L471 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|load_FA~552
--operation mode is normal

M1_STATD[4]_qfbk = M1_STATD[4];
T1L471 = M1_STATD[4]_qfbk & (KB1L01 # Y1L1 # !T1L821);

--M1_STATD[4] is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATD[4]
--operation mode is normal

M1_STATD[4]_sload_eqn = M1_SMC;
M1_STATD[4] = DFFEA(M1_STATD[4]_sload_eqn, HC1__clk0, G1_ENA, , M1L13, , );


--R1L92 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[7]~14
--operation mode is normal

M1_STATD[5]_qfbk = M1_STATD[5];
R1L92 = M1_STATD[5]_qfbk & (U1_L_PROGRAM_COUNT[15] # GB1_AC) # !M1_STATD[5]_qfbk & U1_L_PROGRAM_COUNT[7] & !GB1_AC;

--M1_STATD[5] is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATD[5]
--operation mode is normal

M1_STATD[5]_sload_eqn = M1_SMD;
M1_STATD[5] = DFFEA(M1_STATD[5]_sload_eqn, HC1__clk0, G1_ENA, , M1L13, , );


--U1L182 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_address~425
--operation mode is normal

U1L182 = M1_STATD[4] & (M1L3 # EB1L3 # EB1L13);


--U1L972 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_address~424
--operation mode is normal

U1L972 = M1_STATD[1] & (EB1L3 # EB1L13 # !M1_CYC[2]);


--FB1L5 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AD~37
--operation mode is normal

FB1L5 = AB1_OPC[5] & AB1_OPC[4] & AB1_OPC[6] & AB1_OPC[7];


--AB1L7 is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0]~608
--operation mode is normal

AB1L7 = !AB1_OPC[1] & AB1_OPC[0];


--EB1L14 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~420
--operation mode is normal

EB1L14 = !AB1_OPC[3] & !AB1_OPC[2];


--P1L36 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~75
--operation mode is normal

P1L36 = AB1_OPC[7] & G1_ENA & EB1L12 & !EB1L33;


--M1L84 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|cycle_counter~0
--operation mode is normal

M1L84 = M1_SMF & !M1_LDV2CK2;


--P1L73 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~406
--operation mode is normal

P1L73 = P1L32 # P1L92 # !P1L33 # !P1L53;


--P1_MOVX[0] is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|MOVX[0]
--operation mode is normal

P1_MOVX[0] = AB1_OPC[5] & Y1L3 & (EB1L73 # P1L1);


--U1L862 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|set_data_pointer~657
--operation mode is normal

M1_STATD[3]_qfbk = M1_STATD[3];
U1L862 = !M1_Q5 & M1_STATD[3]_qfbk & !M1_Q4;

--M1_STATD[3] is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATD[3]
--operation mode is normal

M1_STATD[3]_sload_eqn = M1_SMB;
M1_STATD[3] = DFFEA(M1_STATD[3]_sload_eqn, HC1__clk0, G1_ENA, , M1L13, , );


--W1L082 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218
--operation mode is normal

W1L082 = M1_STATD[6] & (M1_Q5 # !P1_MOVX[0] # !M1_Q4);


--MB1L64 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384
--operation mode is normal

MB1L64 = !T1_L_FA[4] & !T1_L_FA[5] & T1_SFRWE & MB1L44;


--U1_DPL[6] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[6]
--operation mode is normal

U1_DPL[6]_lut_out = H1_CLEAR & (U1L172 & U1L45 # !U1L172 & U1_DPL[6]);
U1_DPL[6] = DFFEA(U1_DPL[6]_lut_out, HC1__clk0, VCC, , , , );


--GB1L4 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~675
--operation mode is normal

GB1L4 = EB1L7 & !EB1L5 & !EB1L13 # !EB1L7 & (EB1L73 # !EB1L5 & !EB1L13);


--EB1L33 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10
--operation mode is normal

EB1L33 = AB1_OPC[0] # AB1_OPC[1] # AB1_OPC[3] # !AB1_OPC[2];


--GB1L2 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~674
--operation mode is normal

GB1L2 = P1L36 # P1L1 & !EB1L7 # !GB1_AC;


--FB1L3 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~61
--operation mode is normal

FB1L3 = EB1L51 & G1_ENA & !EB1L33;


--Q1L75 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73
--operation mode is normal

Q1L75 = T1_RAMDI[6] & (MB1L24 # N1L03) # !T1_RAMDI[6] & !MB1L24 & N1L03;


--Q1L161 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37
--operation mode is normal

Q1L161 = GB1L32 & Q1_L_ACCDAT[6] # !GB1L32 & T1L27;


--Q1L11 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC_EN~1991
--operation mode is normal

Q1L11 = M1_STATD[5] & (GB1L32 # !EB1L14 & EB1L32);


--Q1L9 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC_EN~1990
--operation mode is normal

Q1L9 = M1_STATD[6] & (MB1L24 # !M1_LCYC & Q1L7);


--Q1L31 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC_EN~1992
--operation mode is normal

Q1L31 = M1_STATD[3] & (FB1_AK # Q1L16) # !M1_STATD[3] & M1_STATD[6] & Q1L16;


--W1L261 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|P0DADD~208
--operation mode is normal

W1L261 = W1_P0DADD & (!M1_LDV2CK2 # !M1_STATD[6]);


--Q1L211 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[5]~538
--operation mode is normal

Q1L211 = Q1_L_ACCDAT[6] & (Q1_L_ACCDAT[4] # !FB1L3) # !Q1_L_ACCDAT[6] & FB1L3 & Q1_L_ACCDAT[4];


--Q1L951 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38
--operation mode is normal

Q1L951 = Q1_L_ACCDAT[5] & (GB1L32 # T1L17) # !Q1_L_ACCDAT[5] & !GB1L32 & T1L17;


--Q1L69 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4
--operation mode is normal

Q1L69 = GB1L6 & (H1_IMMDAT[5] # GB1L21) # !GB1L6 & !GB1L21 & Q1L55;


--U1_DPL[5] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[5]
--operation mode is normal

U1_DPL[5]_lut_out = H1_CLEAR & (U1L172 & U1L15 # !U1L172 & U1_DPL[5]);
U1_DPL[5] = DFFEA(U1_DPL[5]_lut_out, HC1__clk0, VCC, , , , );


--N1L06 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~5
--operation mode is normal

N1L06 = N1L85 & (N1L241 # !FB1L83) # !N1L85 & FB1L83 & N1L251;


--QB3L8 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228
--operation mode is normal

QB3L8 = QB3L1 $ U1_L_PROGRAM_COUNT[5] $ (H1_IMMDAT[5] & U1_JMP_REL);


--PB1L25 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1026
--operation mode is normal

PB1L25 = PB1L54 # PB1L74 & PB1L05 & PB1L94;


--Q1L751 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39
--operation mode is normal

Q1L751 = GB1L32 & Q1_L_ACCDAT[4] # !GB1L32 & T1L07;


--Q1L35 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75
--operation mode is normal

Q1L35 = T1_RAMDI[4] & (MB1L24 # N1L22) # !T1_RAMDI[4] & !MB1L24 & N1L22;


--U1_L_PROGRAM_COUNT[4] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]
--operation mode is normal

U1_L_PROGRAM_COUNT[4]_lut_out = U1_NFBL & PB1L14 # !U1_NFBL & !QB3L6;
U1_L_PROGRAM_COUNT[4]_sload_eqn = (U1L192 & U1_L_PROGRAM_COUNT[4]) # (!U1L192 & U1_L_PROGRAM_COUNT[4]_lut_out);
U1_L_PROGRAM_COUNT[4]_reg_input = U1_L_PROGRAM_COUNT[4]_sload_eqn & !U1L582;
U1_L_PROGRAM_COUNT[4] = DFFEA(U1_L_PROGRAM_COUNT[4]_reg_input, HC1__clk0, VCC, , , , );


--U1_DPL[4] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[4]
--operation mode is normal

U1_DPL[4]_lut_out = H1_CLEAR & (U1L172 & U1L84 # !U1L172 & U1_DPL[4]);
U1_DPL[4] = DFFEA(U1_DPL[4]_lut_out, HC1__clk0, VCC, , , , );


--Q1L801 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[3]~540
--operation mode is normal

Q1L801 = Q1_L_ACCDAT[4] & (Q1_L_ACCDAT[2] # !FB1L3) # !Q1_L_ACCDAT[4] & FB1L3 & Q1_L_ACCDAT[2];


--T1L86 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331
--operation mode is normal

T1L86 = J1L7 & (Z1L15 # !T1_SEL_SFR_NRAM) # !J1L7 & T1_SEL_SFR_NRAM & Z1L15;


--Q1L29 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8
--operation mode is normal

Q1L29 = GB1L6 & (H1_IMMDAT[3] # GB1L21) # !GB1L6 & !GB1L21 & Q1L15;


--U1_DPL[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[3]
--operation mode is normal

U1_DPL[3]_lut_out = H1_CLEAR & (U1L172 & U1L54 # !U1L172 & U1_DPL[3]);
U1_DPL[3] = DFFEA(U1_DPL[3]_lut_out, HC1__clk0, VCC, , , , );


--QB4L31 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304
--operation mode is normal

QB4L31 = QB4L11 $ U1_L_PROGRAM_COUNT[3] $ (H1_IMMDAT[3] & U1_JMP_REL);


--PB1L53 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1030
--operation mode is normal

PB1L53 = X1_L_INTA & PB1L13 & !X1L82 # !X1_L_INTA & PB1L92;


--U1_DPL[2] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[2]
--operation mode is normal

U1_DPL[2]_lut_out = H1_CLEAR & (U1L172 & U1L24 # !U1L172 & U1_DPL[2]);
U1_DPL[2] = DFFEA(U1_DPL[2]_lut_out, HC1__clk0, VCC, , , , );


--T1L66 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332
--operation mode is normal

T1L66 = T1_SEL_SFR_NRAM & Z1L53 # !T1_SEL_SFR_NRAM & J1L5;


--Q1L94 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77
--operation mode is normal

Q1L94 = MB1L24 & T1_RAMDI[2] # !MB1L24 & N1L41;


--U1_DPL[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[1]
--operation mode is normal

U1_DPL[1]_lut_out = H1_CLEAR & (U1L172 & U1L93 # !U1L172 & U1_DPL[1]);
U1_DPL[1] = DFFEA(U1_DPL[1]_lut_out, HC1__clk0, VCC, , , , );


--Q1L401 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAB[1]~542
--operation mode is normal

Q1L401 = Q1_L_ACCDAT[0] & (Q1_L_ACCDAT[2] # FB1L3) # !Q1_L_ACCDAT[0] & Q1_L_ACCDAT[2] & !FB1L3;


--T1L46 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333
--operation mode is normal

T1L46 = T1_SEL_SFR_NRAM & Z1L91 # !T1_SEL_SFR_NRAM & J1L3;


--Q1L88 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12
--operation mode is normal

Q1L88 = GB1L6 & (H1_IMMDAT[1] # GB1L21) # !GB1L6 & !GB1L21 & Q1L74;


--QB4L7 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298
--operation mode is normal

QB4L7 = QB4L3 $ U1_L_PROGRAM_COUNT[1] $ (U1_JMP_REL & H1_IMMDAT[1]);


--PB1L72 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1032
--operation mode is normal

PB1L72 = X1_L_INTA & (X1_IP0 # X1_IP1) # !X1_L_INTA & PB1L32;


--N1L111 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CO~1
--operation mode is normal

N1L111 = N1L901 & (N1L451 # !N1L89) # !N1L901 & N1L89 & !N1_CARI;


--T1L26 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334
--operation mode is normal

T1L26 = T1_SEL_SFR_NRAM & Z1L3 # !T1_SEL_SFR_NRAM & J1L1;


--Q1L54 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79
--operation mode is normal

Q1L54 = T1_RAMDI[0] & (MB1L24 # N1L21) # !T1_RAMDI[0] & !MB1L24 & N1L21;


--U1_DPL[0] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|DPL[0]
--operation mode is normal

U1_DPL[0]_lut_out = H1_CLEAR & (U1L172 & U1L63 # !U1L172 & U1_DPL[0]);
U1_DPL[0] = DFFEA(U1_DPL[0]_lut_out, HC1__clk0, VCC, , , , );


--AB1_OPC[1] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[1]
--operation mode is normal

AB1_OPC[1]_lut_out = X1_L_INTA # H1L44;
AB1_OPC[1] = DFFEA(AB1_OPC[1]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--EB1L91 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1232
--operation mode is normal

EB1L91 = !AB1_OPC[5] & AB1_OPC[4] & AB1_OPC[6] & AB1_OPC[7];


--AB1_OPC[2] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[2]
--operation mode is normal

AB1_OPC[2]_lut_out = H1L64 & !X1_L_INTA;
AB1_OPC[2] = DFFEA(AB1_OPC[2]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--AB1_OPC[3] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[3]
--operation mode is normal

AB1_OPC[3]_lut_out = H1L84 & !X1_L_INTA;
AB1_OPC[3] = DFFEA(AB1_OPC[3]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--P1L75 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LEITHER_RET~89
--operation mode is normal

P1L75 = !AB1_OPC[7] & !AB1_OPC[6] & !EB1L92;


--EB1L93 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~419
--operation mode is normal

EB1L93 = !AB1_OPC[3] & !AB1_OPC[1] & !AB1_OPC[2] & AB1_OPC[0];


--AB1_OPC[4] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[4]
--operation mode is normal

AB1_OPC[4]_lut_out = X1_L_INTA # H1L05;
AB1_OPC[4] = DFFEA(AB1_OPC[4]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--T1_SEL_DIRADDR is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR
--operation mode is normal

T1_SEL_DIRADDR_lut_out = Y1L76 # !T1L041 & (T1_SEL_DIRADDR # T1L381);
T1_SEL_DIRADDR = DFFEA(T1_SEL_DIRADDR_lut_out, HC1__clk0, G1_ENA, , , , );


--T1L69 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~545
--operation mode is normal

T1_INDIRECT_ADDR[7]_qfbk = T1_INDIRECT_ADDR[7];
T1L69 = T1_SEL_INDADDR & (T1_INDIRECT_ADDR[7]_qfbk # TB1_L_SP[7] & T1_SEL_STACKPTR) # !T1_SEL_INDADDR & TB1_L_SP[7] & T1_SEL_STACKPTR;

--T1_INDIRECT_ADDR[7] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]
--operation mode is normal

T1_INDIRECT_ADDR[7]_sload_eqn = J1L51;
T1_INDIRECT_ADDR[7] = DFFEA(T1_INDIRECT_ADDR[7]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--FC1_q_a[7] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[7]_PORT_A_data_in = H1L71;
FC1_q_a[7]_PORT_A_data_in_reg = DFFE(FC1_q_a[7]_PORT_A_data_in, FC1_q_a[7]_clock_0, , , );
FC1_q_a[7]_PORT_B_data_in = AC2_ram_rom_data_reg[7];
FC1_q_a[7]_PORT_B_data_in_reg = DFFE(FC1_q_a[7]_PORT_B_data_in, FC1_q_a[7]_clock_1, , , );
FC1_q_a[7]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[7]_PORT_A_address_reg = DFFE(FC1_q_a[7]_PORT_A_address, FC1_q_a[7]_clock_0, , , );
FC1_q_a[7]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[7]_PORT_B_address_reg = DFFE(FC1_q_a[7]_PORT_B_address, FC1_q_a[7]_clock_1, , , );
FC1_q_a[7]_PORT_A_write_enable = T1_FWE;
FC1_q_a[7]_PORT_A_write_enable_reg = DFFE(FC1_q_a[7]_PORT_A_write_enable, FC1_q_a[7]_clock_0, , , );
FC1_q_a[7]_PORT_B_write_enable = AC2L13;
FC1_q_a[7]_PORT_B_write_enable_reg = DFFE(FC1_q_a[7]_PORT_B_write_enable, FC1_q_a[7]_clock_1, , , );
FC1_q_a[7]_clock_0 = HC1__clk0;
FC1_q_a[7]_clock_1 = A1L5;
FC1_q_a[7]_PORT_A_data_out = MEMORY(FC1_q_a[7]_PORT_A_data_in_reg, FC1_q_a[7]_PORT_B_data_in_reg, FC1_q_a[7]_PORT_A_address_reg, FC1_q_a[7]_PORT_B_address_reg, FC1_q_a[7]_PORT_A_write_enable_reg, FC1_q_a[7]_PORT_B_write_enable_reg, , , FC1_q_a[7]_clock_0, FC1_q_a[7]_clock_1, , , , );
FC1_q_a[7] = FC1_q_a[7]_PORT_A_data_out[0];

--FC1_q_b[7] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[7]
FC1_q_b[7]_PORT_A_data_in = H1L71;
FC1_q_b[7]_PORT_A_data_in_reg = DFFE(FC1_q_b[7]_PORT_A_data_in, FC1_q_b[7]_clock_0, , , );
FC1_q_b[7]_PORT_B_data_in = AC2_ram_rom_data_reg[7];
FC1_q_b[7]_PORT_B_data_in_reg = DFFE(FC1_q_b[7]_PORT_B_data_in, FC1_q_b[7]_clock_1, , , );
FC1_q_b[7]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[7]_PORT_A_address_reg = DFFE(FC1_q_b[7]_PORT_A_address, FC1_q_b[7]_clock_0, , , );
FC1_q_b[7]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[7]_PORT_B_address_reg = DFFE(FC1_q_b[7]_PORT_B_address, FC1_q_b[7]_clock_1, , , );
FC1_q_b[7]_PORT_A_write_enable = T1_FWE;
FC1_q_b[7]_PORT_A_write_enable_reg = DFFE(FC1_q_b[7]_PORT_A_write_enable, FC1_q_b[7]_clock_0, , , );
FC1_q_b[7]_PORT_B_write_enable = AC2L13;
FC1_q_b[7]_PORT_B_write_enable_reg = DFFE(FC1_q_b[7]_PORT_B_write_enable, FC1_q_b[7]_clock_1, , , );
FC1_q_b[7]_clock_0 = HC1__clk0;
FC1_q_b[7]_clock_1 = A1L5;
FC1_q_b[7]_PORT_B_data_out = MEMORY(FC1_q_b[7]_PORT_A_data_in_reg, FC1_q_b[7]_PORT_B_data_in_reg, FC1_q_b[7]_PORT_A_address_reg, FC1_q_b[7]_PORT_B_address_reg, FC1_q_b[7]_PORT_A_write_enable_reg, FC1_q_b[7]_PORT_B_write_enable_reg, , , FC1_q_b[7]_clock_0, FC1_q_b[7]_clock_1, , , , );
FC1_q_b[7] = FC1_q_b[7]_PORT_B_data_out[0];


--Y1_PSWDAT[7] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[7]
--operation mode is normal

Y1_PSWDAT[7]_lut_out = H1_CLEAR & (Y1L68 & N1L111 # !Y1L68 & Y1L56);
Y1_PSWDAT[7] = DFFEA(Y1_PSWDAT[7]_lut_out, HC1__clk0, VCC, , , , );


--Z1L721 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~1013
--operation mode is normal

Z1L721 = Q1_L_ACCDAT[7] & (Z1L521 # !T1_L_FA[4]) # !Q1_L_ACCDAT[7] & Z1L521 & T1_L_FA[4];


--Z1L311 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64
--operation mode is normal

Z1L311 = T1_L_FA[5] & (T1_L_FA[6] # Z1L321) # !T1_L_FA[5] & !T1_L_FA[6] & Z1L911;


--QB1_SUM[3] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]
--operation mode is normal

QB1_SUM[3] = QB1L71 $ (QB1L5 # QB1L3 & QB1L1);


--H1L65 is CPU_Core:inst|MCU80512:inst3|IROMD[7]~816
--operation mode is normal

H1L65 = H1L47 & P0I[7] # !H1L47 & !RST & ZB1_q_a[7];


--M1_SMD is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|SMD
--operation mode is normal

M1_SMD_sload_eqn = M1_SMC;
M1_SMD = DFFEA(M1_SMD_sload_eqn, HC1__clk0, G1_ENA, , !M1_LDV2CK1, , );


--M1L05 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|lcyctimer~0
--operation mode is normal

M1_SMA_qfbk = M1_SMA;
M1L05 = !M1_LDV2CK2 & M1_SMA_qfbk;

--M1_SMA is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|SMA
--operation mode is normal

M1_SMA_sload_eqn = M1_SMF;
M1_SMA = DFFEA(M1_SMA_sload_eqn, HC1__clk0, G1_ENA, , !M1_LDV2CK1, , );


--Y1L38 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|setpconlo~0
--operation mode is normal

Y1L38 = X1_L_INTA & M1_STATE12;


--MB1L23 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385
--operation mode is normal

MB1L23 = T1_L_FA[1] & T1_L_FA[0] & T1_L_FA[2] & MB1L64;


--H1L25 is CPU_Core:inst|MCU80512:inst3|IROMD[5]~818
--operation mode is normal

H1L25 = H1L47 & P0I[5] # !H1L47 & !RST & ZB1_q_a[5];


--P1L27 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|PSWC[2]~287
--operation mode is normal

P1L27 = !AB1_OPC[6] & AB1_OPC[5] & EB1L73;


--FB1L07 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1880
--operation mode is normal

FB1L07 = FB1L1 # !EB1L92 & (!P1L48 # !P1L94);


--FB1_AZ is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ
--operation mode is normal

FB1_AZ = EB1L71 & !EB1L92;


--T1L29 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~550
--operation mode is normal

T1_INDIRECT_ADDR[5]_qfbk = T1_INDIRECT_ADDR[5];
T1L29 = T1_SEL_INDADDR & (T1_INDIRECT_ADDR[5]_qfbk # TB1_L_SP[5] & T1_SEL_STACKPTR) # !T1_SEL_INDADDR & TB1_L_SP[5] & T1_SEL_STACKPTR;

--T1_INDIRECT_ADDR[5] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]
--operation mode is normal

T1_INDIRECT_ADDR[5]_sload_eqn = J1L11;
T1_INDIRECT_ADDR[5] = DFFEA(T1_INDIRECT_ADDR[5]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--T1L601 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~547
--operation mode is normal

T1L601 = !T1_SEL_DIRADDR & !P1L27 & !FB1L07 & !FB1_AZ;


--T1L271 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|load_FA~551
--operation mode is normal

T1L271 = !M1_Q5 & !M1_Q4 & (M1_STATD[2] # M1_STATD[4]);


--T1L571 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|load_FA~553
--operation mode is normal

T1L571 = M1_CYC[2] & (T1L471 # P1L95 & M1_STATD[1]);


--T1L59 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[6]~546
--operation mode is normal

T1_INDIRECT_ADDR[6]_qfbk = T1_INDIRECT_ADDR[6];
T1L59 = T1_SEL_INDADDR & (T1_INDIRECT_ADDR[6]_qfbk # T1_SEL_STACKPTR & TB1_L_SP[6]) # !T1_SEL_INDADDR & T1_SEL_STACKPTR & TB1_L_SP[6];

--T1_INDIRECT_ADDR[6] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]
--operation mode is normal

T1_INDIRECT_ADDR[6]_sload_eqn = J1L31;
T1_INDIRECT_ADDR[6] = DFFEA(T1_INDIRECT_ADDR[6]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--T1L88 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~548
--operation mode is normal

T1L88 = T1L601 # T1L401 & T1L22;


--T1L02 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593
--operation mode is normal

T1L02 = M1_Q4 & (M1_Q5 & H1L45 # !M1_Q5 & H1_IMMDAT[6]) # !M1_Q4 & H1L45;


--T1L78 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557
--operation mode is normal

T1_INDIRECT_ADDR[3]_qfbk = T1_INDIRECT_ADDR[3];
T1L78 = T1L58 # T1_SEL_INDADDR & T1_INDIRECT_ADDR[3]_qfbk;

--T1_INDIRECT_ADDR[3] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]
--operation mode is normal

T1_INDIRECT_ADDR[3]_sload_eqn = J1L7;
T1_INDIRECT_ADDR[3] = DFFEA(T1_INDIRECT_ADDR[3]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--T1L41 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599
--operation mode is normal

T1L41 = M1_Q4 & (M1_Q5 & H1L84 # !M1_Q5 & H1_IMMDAT[3]) # !M1_Q4 & H1L84;


--T1L38 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~555
--operation mode is normal

T1L38 = T1L401 & (T1L22 & T1L41 # !T1L22 & T1L02);


--T1L61 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597
--operation mode is normal

T1L61 = M1_Q4 & (M1_Q5 & H1L05 # !M1_Q5 & H1_IMMDAT[4]) # !M1_Q4 & H1L05;


--T1L87 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562
--operation mode is normal

T1L87 = T1L99 # T1L77 # T1L01 & T1L601;


--T1L18 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~560
--operation mode is normal

T1L18 = T1L08 # T1L101 # T1L601 & T1L21;


--T1L8 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605
--operation mode is normal

T1L8 = M1_Q4 & (M1_Q5 & H1L24 # !M1_Q5 & H1_IMMDAT[0]) # !M1_Q4 & H1L24;


--T1L67 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564
--operation mode is normal

T1_INDIRECT_ADDR[0]_qfbk = T1_INDIRECT_ADDR[0];
T1L67 = T1L47 # T1_INDIRECT_ADDR[0]_qfbk & T1_SEL_INDADDR;

--T1_INDIRECT_ADDR[0] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]
--operation mode is normal

T1_INDIRECT_ADDR[0]_sload_eqn = J1L1;
T1_INDIRECT_ADDR[0] = DFFEA(T1_INDIRECT_ADDR[0]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--T1L79 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~1
--operation mode is normal

T1L79 = T1L401 & T1L41 & !T1L22;


--T1_SFRWE is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SFRWE
--operation mode is normal

T1_SFRWE_lut_out = !M1_LCYC & T1L561 & T1_SEL_SFR_NRAM & KB1L42;
T1_SFRWE = DFFEA(T1_SFRWE_lut_out, HC1__clk0, G1_ENA, , M1_STATD[6], , );


--AB1_OPC[0] is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|OPC[0]
--operation mode is normal

AB1_OPC[0]_lut_out = !X1_L_INTA & H1L24;
AB1_OPC[0] = DFFEA(AB1_OPC[0]_lut_out, HC1__clk0, G1_ENA, , AB1L42, , );


--U1L38 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|JMP_REL~438
--operation mode is normal

U1L38 = U1L452 & M1_CYC[2] & U1L18 # !U1L452 & U1_JMP_REL;


--QB3L01 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226
--operation mode is normal

QB3L01 = U1_L_PROGRAM_COUNT[6] $ QB3L3 $ (H1_IMMDAT[6] & U1_JMP_REL);


--PB1L66 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987
--operation mode is normal

PB1L66 = !X1_L_INTA & (P1_JMPADPTR & PB1L46 # !P1_JMPADPTR & N1L03);


--ZB1_q_a[6] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[6]_PORT_A_data_in = VCC;
ZB1_q_a[6]_PORT_A_data_in_reg = DFFE(ZB1_q_a[6]_PORT_A_data_in, ZB1_q_a[6]_clock_0, , , );
ZB1_q_a[6]_PORT_B_data_in = AC1_ram_rom_data_reg[6];
ZB1_q_a[6]_PORT_B_data_in_reg = DFFE(ZB1_q_a[6]_PORT_B_data_in, ZB1_q_a[6]_clock_1, , , );
ZB1_q_a[6]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[6]_PORT_A_address_reg = DFFE(ZB1_q_a[6]_PORT_A_address, ZB1_q_a[6]_clock_0, , , );
ZB1_q_a[6]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[6]_PORT_B_address_reg = DFFE(ZB1_q_a[6]_PORT_B_address, ZB1_q_a[6]_clock_1, , , );
ZB1_q_a[6]_PORT_A_write_enable = GND;
ZB1_q_a[6]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[6]_PORT_A_write_enable, ZB1_q_a[6]_clock_0, , , );
ZB1_q_a[6]_PORT_B_write_enable = AC1L53;
ZB1_q_a[6]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[6]_PORT_B_write_enable, ZB1_q_a[6]_clock_1, , , );
ZB1_q_a[6]_clock_0 = HC1__clk0;
ZB1_q_a[6]_clock_1 = A1L5;
ZB1_q_a[6]_PORT_A_data_out = MEMORY(ZB1_q_a[6]_PORT_A_data_in_reg, ZB1_q_a[6]_PORT_B_data_in_reg, ZB1_q_a[6]_PORT_A_address_reg, ZB1_q_a[6]_PORT_B_address_reg, ZB1_q_a[6]_PORT_A_write_enable_reg, ZB1_q_a[6]_PORT_B_write_enable_reg, , , ZB1_q_a[6]_clock_0, ZB1_q_a[6]_clock_1, , , , );
ZB1_q_a[6] = ZB1_q_a[6]_PORT_A_data_out[0];

--ZB1_q_b[6] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[6]
ZB1_q_b[6]_PORT_A_data_in = VCC;
ZB1_q_b[6]_PORT_A_data_in_reg = DFFE(ZB1_q_b[6]_PORT_A_data_in, ZB1_q_b[6]_clock_0, , , );
ZB1_q_b[6]_PORT_B_data_in = AC1_ram_rom_data_reg[6];
ZB1_q_b[6]_PORT_B_data_in_reg = DFFE(ZB1_q_b[6]_PORT_B_data_in, ZB1_q_b[6]_clock_1, , , );
ZB1_q_b[6]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[6]_PORT_A_address_reg = DFFE(ZB1_q_b[6]_PORT_A_address, ZB1_q_b[6]_clock_0, , , );
ZB1_q_b[6]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[6]_PORT_B_address_reg = DFFE(ZB1_q_b[6]_PORT_B_address, ZB1_q_b[6]_clock_1, , , );
ZB1_q_b[6]_PORT_A_write_enable = GND;
ZB1_q_b[6]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[6]_PORT_A_write_enable, ZB1_q_b[6]_clock_0, , , );
ZB1_q_b[6]_PORT_B_write_enable = AC1L53;
ZB1_q_b[6]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[6]_PORT_B_write_enable, ZB1_q_b[6]_clock_1, , , );
ZB1_q_b[6]_clock_0 = HC1__clk0;
ZB1_q_b[6]_clock_1 = A1L5;
ZB1_q_b[6]_PORT_B_data_out = MEMORY(ZB1_q_b[6]_PORT_A_data_in_reg, ZB1_q_b[6]_PORT_B_data_in_reg, ZB1_q_b[6]_PORT_A_address_reg, ZB1_q_b[6]_PORT_B_address_reg, ZB1_q_b[6]_PORT_A_write_enable_reg, ZB1_q_b[6]_PORT_B_write_enable_reg, , , ZB1_q_b[6]_clock_0, ZB1_q_b[6]_clock_1, , , , );
ZB1_q_b[6] = ZB1_q_b[6]_PORT_B_data_out[0];


--H1L47 is CPU_Core:inst|MCU80512:inst3|muxiromd~1
--operation mode is normal

W1_L_EXPMEM_qfbk = W1_L_EXPMEM;
H1L47 = W1_L_EXPMEM_qfbk # M1_STATD[3] & P1_MOVX[0];

--W1_L_EXPMEM is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|L_EXPMEM
--operation mode is normal

W1_L_EXPMEM_sload_eqn = U1_EXT_PROG_EN;
W1_L_EXPMEM = DFFEA(W1_L_EXPMEM_sload_eqn, HC1__clk0, G1_ENA, , M1_LDV2CK2, , );


--H1L42 is CPU_Core:inst|MCU80512:inst3|IMMDATEN~221
--operation mode is normal

H1L42 = M1_STATD[4] & (P1_MOVX[0] & M1_STATD[3] # !Q1L661) # !M1_STATD[4] & P1_MOVX[0] & M1_STATD[3];


--H1L02 is CPU_Core:inst|MCU80512:inst3|IMMDATEN~219
--operation mode is normal

H1L02 = M1_LCYC & (P1L74 # !P1L93 # !P1L13);


--QB1_SUM[2] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]
--operation mode is normal

QB1_SUM[2] = U1_L_PROGRAM_COUNT[14] $ (NB1_LBUSA[7] & !QB1L1 # !NB1_LBUSA[7] & (QB1L1 # !QB1L7));


--J1L31 is CPU_Core:inst|MUX44:inst6|AT[6]~9
--operation mode is normal

J1L31 = G1_ENA & FC1_q_a[6];


--Z1L99 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71
--operation mode is normal

Z1L99 = Z1L79 & (Z1L111 # !T1_L_FA[5]) # !Z1L79 & T1_L_FA[5] & Z1L701;


--N1L46 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[6]~3
--operation mode is normal

N1L46 = N1L26 & (N1L441 # !FB1L04) # !N1L26 & FB1L04 & N1L051;


--QB1_SUM[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]
--operation mode is normal

QB1_SUM[1] = U1_L_PROGRAM_COUNT[13] $ (NB1_LBUSA[7] & (U1_L_PROGRAM_COUNT[12] # !NB1L61) # !NB1_LBUSA[7] & (NB1L61 # !U1_L_PROGRAM_COUNT[12]));


--FC1_q_a[5] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[5]_PORT_A_data_in = H1L31;
FC1_q_a[5]_PORT_A_data_in_reg = DFFE(FC1_q_a[5]_PORT_A_data_in, FC1_q_a[5]_clock_0, , , );
FC1_q_a[5]_PORT_B_data_in = AC2_ram_rom_data_reg[5];
FC1_q_a[5]_PORT_B_data_in_reg = DFFE(FC1_q_a[5]_PORT_B_data_in, FC1_q_a[5]_clock_1, , , );
FC1_q_a[5]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[5]_PORT_A_address_reg = DFFE(FC1_q_a[5]_PORT_A_address, FC1_q_a[5]_clock_0, , , );
FC1_q_a[5]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[5]_PORT_B_address_reg = DFFE(FC1_q_a[5]_PORT_B_address, FC1_q_a[5]_clock_1, , , );
FC1_q_a[5]_PORT_A_write_enable = T1_FWE;
FC1_q_a[5]_PORT_A_write_enable_reg = DFFE(FC1_q_a[5]_PORT_A_write_enable, FC1_q_a[5]_clock_0, , , );
FC1_q_a[5]_PORT_B_write_enable = AC2L13;
FC1_q_a[5]_PORT_B_write_enable_reg = DFFE(FC1_q_a[5]_PORT_B_write_enable, FC1_q_a[5]_clock_1, , , );
FC1_q_a[5]_clock_0 = HC1__clk0;
FC1_q_a[5]_clock_1 = A1L5;
FC1_q_a[5]_PORT_A_data_out = MEMORY(FC1_q_a[5]_PORT_A_data_in_reg, FC1_q_a[5]_PORT_B_data_in_reg, FC1_q_a[5]_PORT_A_address_reg, FC1_q_a[5]_PORT_B_address_reg, FC1_q_a[5]_PORT_A_write_enable_reg, FC1_q_a[5]_PORT_B_write_enable_reg, , , FC1_q_a[5]_clock_0, FC1_q_a[5]_clock_1, , , , );
FC1_q_a[5] = FC1_q_a[5]_PORT_A_data_out[0];

--FC1_q_b[5] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[5]
FC1_q_b[5]_PORT_A_data_in = H1L31;
FC1_q_b[5]_PORT_A_data_in_reg = DFFE(FC1_q_b[5]_PORT_A_data_in, FC1_q_b[5]_clock_0, , , );
FC1_q_b[5]_PORT_B_data_in = AC2_ram_rom_data_reg[5];
FC1_q_b[5]_PORT_B_data_in_reg = DFFE(FC1_q_b[5]_PORT_B_data_in, FC1_q_b[5]_clock_1, , , );
FC1_q_b[5]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[5]_PORT_A_address_reg = DFFE(FC1_q_b[5]_PORT_A_address, FC1_q_b[5]_clock_0, , , );
FC1_q_b[5]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[5]_PORT_B_address_reg = DFFE(FC1_q_b[5]_PORT_B_address, FC1_q_b[5]_clock_1, , , );
FC1_q_b[5]_PORT_A_write_enable = T1_FWE;
FC1_q_b[5]_PORT_A_write_enable_reg = DFFE(FC1_q_b[5]_PORT_A_write_enable, FC1_q_b[5]_clock_0, , , );
FC1_q_b[5]_PORT_B_write_enable = AC2L13;
FC1_q_b[5]_PORT_B_write_enable_reg = DFFE(FC1_q_b[5]_PORT_B_write_enable, FC1_q_b[5]_clock_1, , , );
FC1_q_b[5]_clock_0 = HC1__clk0;
FC1_q_b[5]_clock_1 = A1L5;
FC1_q_b[5]_PORT_B_data_out = MEMORY(FC1_q_b[5]_PORT_A_data_in_reg, FC1_q_b[5]_PORT_B_data_in_reg, FC1_q_b[5]_PORT_A_address_reg, FC1_q_b[5]_PORT_B_address_reg, FC1_q_b[5]_PORT_A_write_enable_reg, FC1_q_b[5]_PORT_B_write_enable_reg, , , FC1_q_b[5]_clock_0, FC1_q_b[5]_clock_1, , , , );
FC1_q_b[5] = FC1_q_b[5]_PORT_B_data_out[0];


--Y1_PSWDAT[5] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[5]
--operation mode is normal

Y1_PSWDAT[5]_lut_out = H1_CLEAR & (MB1_SFRW[17] & T1_RAMDI[5] # !MB1_SFRW[17] & Y1_PSWDAT[5]);
Y1_PSWDAT[5] = DFFEA(Y1_PSWDAT[5]_lut_out, HC1__clk0, VCC, , , , );


--Z1L59 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~1017
--operation mode is normal

Z1L59 = Q1_L_ACCDAT[5] & (Z1L39 # !T1_L_FA[4]) # !Q1_L_ACCDAT[5] & T1_L_FA[4] & Z1L39;


--Z1L18 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76
--operation mode is normal

Z1L18 = T1_L_FA[5] & (T1_L_FA[6] # Z1L19) # !T1_L_FA[5] & !T1_L_FA[6] & Z1L78;


--QB3L6 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230
--operation mode is normal

QB3L6 = U1_L_PROGRAM_COUNT[4] $ NB1L31 $ (H1_IMMDAT[4] & U1_JMP_REL);


--QB1L01 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408
--operation mode is normal

QB1L01 = U1_L_PROGRAM_COUNT[12] $ NB1L61 $ (H1_IMMDAT[7] & U1_JMP_REL);


--ZB1_q_a[4] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[4]_PORT_A_data_in = VCC;
ZB1_q_a[4]_PORT_A_data_in_reg = DFFE(ZB1_q_a[4]_PORT_A_data_in, ZB1_q_a[4]_clock_0, , , );
ZB1_q_a[4]_PORT_B_data_in = AC1_ram_rom_data_reg[4];
ZB1_q_a[4]_PORT_B_data_in_reg = DFFE(ZB1_q_a[4]_PORT_B_data_in, ZB1_q_a[4]_clock_1, , , );
ZB1_q_a[4]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[4]_PORT_A_address_reg = DFFE(ZB1_q_a[4]_PORT_A_address, ZB1_q_a[4]_clock_0, , , );
ZB1_q_a[4]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[4]_PORT_B_address_reg = DFFE(ZB1_q_a[4]_PORT_B_address, ZB1_q_a[4]_clock_1, , , );
ZB1_q_a[4]_PORT_A_write_enable = GND;
ZB1_q_a[4]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[4]_PORT_A_write_enable, ZB1_q_a[4]_clock_0, , , );
ZB1_q_a[4]_PORT_B_write_enable = AC1L53;
ZB1_q_a[4]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[4]_PORT_B_write_enable, ZB1_q_a[4]_clock_1, , , );
ZB1_q_a[4]_clock_0 = HC1__clk0;
ZB1_q_a[4]_clock_1 = A1L5;
ZB1_q_a[4]_PORT_A_data_out = MEMORY(ZB1_q_a[4]_PORT_A_data_in_reg, ZB1_q_a[4]_PORT_B_data_in_reg, ZB1_q_a[4]_PORT_A_address_reg, ZB1_q_a[4]_PORT_B_address_reg, ZB1_q_a[4]_PORT_A_write_enable_reg, ZB1_q_a[4]_PORT_B_write_enable_reg, , , ZB1_q_a[4]_clock_0, ZB1_q_a[4]_clock_1, , , , );
ZB1_q_a[4] = ZB1_q_a[4]_PORT_A_data_out[0];

--ZB1_q_b[4] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[4]
ZB1_q_b[4]_PORT_A_data_in = VCC;
ZB1_q_b[4]_PORT_A_data_in_reg = DFFE(ZB1_q_b[4]_PORT_A_data_in, ZB1_q_b[4]_clock_0, , , );
ZB1_q_b[4]_PORT_B_data_in = AC1_ram_rom_data_reg[4];
ZB1_q_b[4]_PORT_B_data_in_reg = DFFE(ZB1_q_b[4]_PORT_B_data_in, ZB1_q_b[4]_clock_1, , , );
ZB1_q_b[4]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[4]_PORT_A_address_reg = DFFE(ZB1_q_b[4]_PORT_A_address, ZB1_q_b[4]_clock_0, , , );
ZB1_q_b[4]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[4]_PORT_B_address_reg = DFFE(ZB1_q_b[4]_PORT_B_address, ZB1_q_b[4]_clock_1, , , );
ZB1_q_b[4]_PORT_A_write_enable = GND;
ZB1_q_b[4]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[4]_PORT_A_write_enable, ZB1_q_b[4]_clock_0, , , );
ZB1_q_b[4]_PORT_B_write_enable = AC1L53;
ZB1_q_b[4]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[4]_PORT_B_write_enable, ZB1_q_b[4]_clock_1, , , );
ZB1_q_b[4]_clock_0 = HC1__clk0;
ZB1_q_b[4]_clock_1 = A1L5;
ZB1_q_b[4]_PORT_B_data_out = MEMORY(ZB1_q_b[4]_PORT_A_data_in_reg, ZB1_q_b[4]_PORT_B_data_in_reg, ZB1_q_b[4]_PORT_A_address_reg, ZB1_q_b[4]_PORT_B_address_reg, ZB1_q_b[4]_PORT_A_write_enable_reg, ZB1_q_b[4]_PORT_B_write_enable_reg, , , ZB1_q_b[4]_clock_0, ZB1_q_b[4]_clock_1, , , , );
ZB1_q_b[4] = ZB1_q_b[4]_PORT_B_data_out[0];


--J1L9 is CPU_Core:inst|MUX44:inst6|AT[4]~11
--operation mode is normal

J1L9 = G1_ENA & FC1_q_a[4];


--Z1L76 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83
--operation mode is normal

Z1L76 = Z1L56 & (Z1L97 # !T1_L_FA[5]) # !Z1L56 & T1_L_FA[5] & Z1L57;


--N1L65 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~7
--operation mode is normal

N1L65 = N1L45 & (N1L041 # !FB1L04) # !N1L45 & FB1L04 & N1L641;


--ZB1_q_a[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[3]_PORT_A_data_in = VCC;
ZB1_q_a[3]_PORT_A_data_in_reg = DFFE(ZB1_q_a[3]_PORT_A_data_in, ZB1_q_a[3]_clock_0, , , );
ZB1_q_a[3]_PORT_B_data_in = AC1_ram_rom_data_reg[3];
ZB1_q_a[3]_PORT_B_data_in_reg = DFFE(ZB1_q_a[3]_PORT_B_data_in, ZB1_q_a[3]_clock_1, , , );
ZB1_q_a[3]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[3]_PORT_A_address_reg = DFFE(ZB1_q_a[3]_PORT_A_address, ZB1_q_a[3]_clock_0, , , );
ZB1_q_a[3]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[3]_PORT_B_address_reg = DFFE(ZB1_q_a[3]_PORT_B_address, ZB1_q_a[3]_clock_1, , , );
ZB1_q_a[3]_PORT_A_write_enable = GND;
ZB1_q_a[3]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[3]_PORT_A_write_enable, ZB1_q_a[3]_clock_0, , , );
ZB1_q_a[3]_PORT_B_write_enable = AC1L53;
ZB1_q_a[3]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[3]_PORT_B_write_enable, ZB1_q_a[3]_clock_1, , , );
ZB1_q_a[3]_clock_0 = HC1__clk0;
ZB1_q_a[3]_clock_1 = A1L5;
ZB1_q_a[3]_PORT_A_data_out = MEMORY(ZB1_q_a[3]_PORT_A_data_in_reg, ZB1_q_a[3]_PORT_B_data_in_reg, ZB1_q_a[3]_PORT_A_address_reg, ZB1_q_a[3]_PORT_B_address_reg, ZB1_q_a[3]_PORT_A_write_enable_reg, ZB1_q_a[3]_PORT_B_write_enable_reg, , , ZB1_q_a[3]_clock_0, ZB1_q_a[3]_clock_1, , , , );
ZB1_q_a[3] = ZB1_q_a[3]_PORT_A_data_out[0];

--ZB1_q_b[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[3]
ZB1_q_b[3]_PORT_A_data_in = VCC;
ZB1_q_b[3]_PORT_A_data_in_reg = DFFE(ZB1_q_b[3]_PORT_A_data_in, ZB1_q_b[3]_clock_0, , , );
ZB1_q_b[3]_PORT_B_data_in = AC1_ram_rom_data_reg[3];
ZB1_q_b[3]_PORT_B_data_in_reg = DFFE(ZB1_q_b[3]_PORT_B_data_in, ZB1_q_b[3]_clock_1, , , );
ZB1_q_b[3]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[3]_PORT_A_address_reg = DFFE(ZB1_q_b[3]_PORT_A_address, ZB1_q_b[3]_clock_0, , , );
ZB1_q_b[3]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[3]_PORT_B_address_reg = DFFE(ZB1_q_b[3]_PORT_B_address, ZB1_q_b[3]_clock_1, , , );
ZB1_q_b[3]_PORT_A_write_enable = GND;
ZB1_q_b[3]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[3]_PORT_A_write_enable, ZB1_q_b[3]_clock_0, , , );
ZB1_q_b[3]_PORT_B_write_enable = AC1L53;
ZB1_q_b[3]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[3]_PORT_B_write_enable, ZB1_q_b[3]_clock_1, , , );
ZB1_q_b[3]_clock_0 = HC1__clk0;
ZB1_q_b[3]_clock_1 = A1L5;
ZB1_q_b[3]_PORT_B_data_out = MEMORY(ZB1_q_b[3]_PORT_A_data_in_reg, ZB1_q_b[3]_PORT_B_data_in_reg, ZB1_q_b[3]_PORT_A_address_reg, ZB1_q_b[3]_PORT_B_address_reg, ZB1_q_b[3]_PORT_A_write_enable_reg, ZB1_q_b[3]_PORT_B_write_enable_reg, , , ZB1_q_b[3]_clock_0, ZB1_q_b[3]_clock_1, , , , );
ZB1_q_b[3] = ZB1_q_b[3]_PORT_B_data_out[0];


--QB2L21 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430
--operation mode is normal

QB2L21 = U1_L_PROGRAM_COUNT[11] $ (U1_L_PROGRAM_COUNT[9] $ U1_L_PROGRAM_COUNT[10] # !QB2L01);


--N1L331 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LBBIT~3
--operation mode is normal

T1_BIT_POSN[1]_qfbk = T1_BIT_POSN[1];
N1L331 = T1_BIT_POSN[0] & (Q1_ACLDAT[1] # T1_BIT_POSN[1]_qfbk) # !T1_BIT_POSN[0] & Q1_ACLDAT[0] & !T1_BIT_POSN[1]_qfbk;

--T1_BIT_POSN[1] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]
--operation mode is normal

T1_BIT_POSN[1]_sload_eqn = T1L01;
T1_BIT_POSN[1] = DFFEA(T1_BIT_POSN[1]_sload_eqn, HC1__clk0, G1_ENA, , T1L771, , );


--N1L631 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LBBIT~5
--operation mode is normal

T1_BIT_POSN[0]_qfbk = T1_BIT_POSN[0];
N1L631 = T1_BIT_POSN[1] & (Q1_ACLDAT[6] # T1_BIT_POSN[0]_qfbk) # !T1_BIT_POSN[1] & Q1_ACLDAT[4] & !T1_BIT_POSN[0]_qfbk;

--T1_BIT_POSN[0] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]
--operation mode is normal

T1_BIT_POSN[0]_sload_eqn = T1L8;
T1_BIT_POSN[0] = DFFEA(T1_BIT_POSN[0]_sload_eqn, HC1__clk0, G1_ENA, , T1L771, , );


--N1L931 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LBBIT~16
--operation mode is normal

T1_BIT_POSN[2]_qfbk = T1_BIT_POSN[2];
N1L931 = N1L431 & (N1L731 # !T1_BIT_POSN[2]_qfbk) # !N1L431 & T1_BIT_POSN[2]_qfbk & N1L731;

--T1_BIT_POSN[2] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]
--operation mode is normal

T1_BIT_POSN[2]_sload_eqn = T1L21;
T1_BIT_POSN[2] = DFFEA(T1_BIT_POSN[2]_sload_eqn, HC1__clk0, G1_ENA, , T1L771, , );


--FB1L83 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~1878
--operation mode is normal

FB1L83 = FB1L63 # !EB1L13 & !P1L3 # !G1_ENA;


--N1L451 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2054
--operation mode is normal

N1L451 = N1L801 & (CB8L3 $ DB2L31) # !N1L801 & Q1_ACLDAT[7];


--N1L05 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[3]~8
--operation mode is normal

N1L05 = FB1L04 & (FB1L83 # N1L441) # !FB1L04 & !FB1L83 & N1L641;


--N1L841 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2058
--operation mode is normal

N1L841 = N1L801 & (N1_DA $ CB5L5) # !N1L801 & Q1_ACLDAT[4];


--QB2L8 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432
--operation mode is normal

QB2L8 = U1_L_PROGRAM_COUNT[10] $ QB2L1 $ (H1_IMMDAT[7] & U1_JMP_REL);


--QB4L9 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296
--operation mode is normal

QB4L9 = U1_L_PROGRAM_COUNT[2] $ QB4L1 $ (H1_IMMDAT[2] & U1_JMP_REL);


--PB1L07 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989
--operation mode is normal

PB1L07 = !X1_L_INTA & (P1_JMPADPTR & PB1L86 # !P1_JMPADPTR & N1L41);


--ZB1_q_a[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[2]_PORT_A_data_in = VCC;
ZB1_q_a[2]_PORT_A_data_in_reg = DFFE(ZB1_q_a[2]_PORT_A_data_in, ZB1_q_a[2]_clock_0, , , );
ZB1_q_a[2]_PORT_B_data_in = AC1_ram_rom_data_reg[2];
ZB1_q_a[2]_PORT_B_data_in_reg = DFFE(ZB1_q_a[2]_PORT_B_data_in, ZB1_q_a[2]_clock_1, , , );
ZB1_q_a[2]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[2]_PORT_A_address_reg = DFFE(ZB1_q_a[2]_PORT_A_address, ZB1_q_a[2]_clock_0, , , );
ZB1_q_a[2]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[2]_PORT_B_address_reg = DFFE(ZB1_q_a[2]_PORT_B_address, ZB1_q_a[2]_clock_1, , , );
ZB1_q_a[2]_PORT_A_write_enable = GND;
ZB1_q_a[2]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[2]_PORT_A_write_enable, ZB1_q_a[2]_clock_0, , , );
ZB1_q_a[2]_PORT_B_write_enable = AC1L53;
ZB1_q_a[2]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[2]_PORT_B_write_enable, ZB1_q_a[2]_clock_1, , , );
ZB1_q_a[2]_clock_0 = HC1__clk0;
ZB1_q_a[2]_clock_1 = A1L5;
ZB1_q_a[2]_PORT_A_data_out = MEMORY(ZB1_q_a[2]_PORT_A_data_in_reg, ZB1_q_a[2]_PORT_B_data_in_reg, ZB1_q_a[2]_PORT_A_address_reg, ZB1_q_a[2]_PORT_B_address_reg, ZB1_q_a[2]_PORT_A_write_enable_reg, ZB1_q_a[2]_PORT_B_write_enable_reg, , , ZB1_q_a[2]_clock_0, ZB1_q_a[2]_clock_1, , , , );
ZB1_q_a[2] = ZB1_q_a[2]_PORT_A_data_out[0];

--ZB1_q_b[2] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[2]
ZB1_q_b[2]_PORT_A_data_in = VCC;
ZB1_q_b[2]_PORT_A_data_in_reg = DFFE(ZB1_q_b[2]_PORT_A_data_in, ZB1_q_b[2]_clock_0, , , );
ZB1_q_b[2]_PORT_B_data_in = AC1_ram_rom_data_reg[2];
ZB1_q_b[2]_PORT_B_data_in_reg = DFFE(ZB1_q_b[2]_PORT_B_data_in, ZB1_q_b[2]_clock_1, , , );
ZB1_q_b[2]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[2]_PORT_A_address_reg = DFFE(ZB1_q_b[2]_PORT_A_address, ZB1_q_b[2]_clock_0, , , );
ZB1_q_b[2]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[2]_PORT_B_address_reg = DFFE(ZB1_q_b[2]_PORT_B_address, ZB1_q_b[2]_clock_1, , , );
ZB1_q_b[2]_PORT_A_write_enable = GND;
ZB1_q_b[2]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[2]_PORT_A_write_enable, ZB1_q_b[2]_clock_0, , , );
ZB1_q_b[2]_PORT_B_write_enable = AC1L53;
ZB1_q_b[2]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[2]_PORT_B_write_enable, ZB1_q_b[2]_clock_1, , , );
ZB1_q_b[2]_clock_0 = HC1__clk0;
ZB1_q_b[2]_clock_1 = A1L5;
ZB1_q_b[2]_PORT_B_data_out = MEMORY(ZB1_q_b[2]_PORT_A_data_in_reg, ZB1_q_b[2]_PORT_B_data_in_reg, ZB1_q_b[2]_PORT_A_address_reg, ZB1_q_b[2]_PORT_B_address_reg, ZB1_q_b[2]_PORT_A_write_enable_reg, ZB1_q_b[2]_PORT_B_write_enable_reg, , , ZB1_q_b[2]_clock_0, ZB1_q_b[2]_clock_1, , , , );
ZB1_q_b[2] = ZB1_q_b[2]_PORT_B_data_out[0];


--FB1L04 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~191
--operation mode is normal

FB1L04 = FB1L44 # !AB1_OPC[4] & FB1L24 & !EB1L33;


--N1L241 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2059
--operation mode is normal

N1L241 = N1L801 & (CB2L3 $ DB1L1) # !N1L801 & Q1_ACLDAT[1];


--N1L251 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2053
--operation mode is normal

N1L251 = N1L801 & (DB2L9 $ CB7L3) # !N1L801 & Q1_ACLDAT[6];


--N1L64 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[2]~10
--operation mode is normal

N1L64 = FB1L83 & (FB1L04 # N1L641) # !FB1L83 & !FB1L04 & N1L441;


--QB2_SUM[1] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]
--operation mode is normal

QB2_SUM[1] = U1_L_PROGRAM_COUNT[9] $ (NB1_LBUSA[7] & (U1_L_PROGRAM_COUNT[8] # !NB1L11) # !NB1_LBUSA[7] & (NB1L11 # !U1_L_PROGRAM_COUNT[8]));


--N1L9 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AAF~69
--operation mode is normal

Q1_ACLDAT[9]_qfbk = Q1_ACLDAT[9];
N1L9 = Q1_ACLDAT[9]_qfbk & (AB1_OPC[5] $ AB1_OPC[7]);

--Q1_ACLDAT[9] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[9]
--operation mode is normal

Q1_ACLDAT[9]_sload_eqn = Y1_PSWDAT[7];
Q1_ACLDAT[9] = DFFEA(Q1_ACLDAT[9]_sload_eqn, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--N1L09 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1326
--operation mode is normal

N1L09 = N1L28 # N1L931 & N1L48 # !N1L931 & N1L88;


--N1L29 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1327
--operation mode is normal

N1L29 = !FB1L1 & N1L08 & (EB1L92 # !EB1L32);


--N1L051 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2056
--operation mode is normal

N1L051 = N1L801 & (CB6L5 $ DB2L1) # !N1L801 & Q1_ACLDAT[5];


--N1L441 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2057
--operation mode is normal

N1L441 = N1L801 & (CB3L5 $ DB1L3) # !N1L801 & Q1_ACLDAT[2];


--N1L24 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[1]~12
--operation mode is normal

N1L24 = FB1L04 & (FB1L83 # N1L041) # !FB1L04 & !FB1L83 & N1L241;


--PB1L12 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1034
--operation mode is normal

PB1L12 = X1_L_INTA & (X1_IP0 # X1_IP1) # !X1_L_INTA & PB1L71;


--X1_L_INTA is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_INTA
--operation mode is normal

X1_L_INTA_lut_out = H1_CLEAR & (X1L711 & X1L58 # !X1L711 & X1_L_INTA);
X1_L_INTA = DFFEA(X1_L_INTA_lut_out, HC1__clk0, G1_ENA, , , , );


--U1_BA is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA
--operation mode is normal

U1_BA_lut_out = U1L452 & !M1_Q5 & U1L13 # !U1L452 & U1L12;
U1_BA = DFFEA(U1_BA_lut_out, HC1__clk0, VCC, , , , );


--QB2L4 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434
--operation mode is normal

QB2L4 = NB1L11 $ U1_L_PROGRAM_COUNT[8] $ (U1_JMP_REL & H1_IMMDAT[7]);


--Q1L34 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|AE~26
--operation mode is normal

M1_STATD[2]_qfbk = M1_STATD[2];
Q1L34 = !M1_Q5 & M1_STATD[2]_qfbk & !M1_Q4;

--M1_STATD[2] is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATD[2]
--operation mode is normal

M1_STATD[2]_sload_eqn = M1_SMA;
M1_STATD[2] = DFFEA(M1_STATD[2]_sload_eqn, HC1__clk0, G1_ENA, , M1L13, , );


--U1L062 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|save_stack_data~230
--operation mode is normal

U1L062 = M1_STATD[5] & (P1_LCJNE # JB1L91 # !FB1L61);


--M1L3 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|CYC~2
--operation mode is normal

M1L3 = M1_Q4 # M1_Q5;


--N1L851 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LOCALC~272
--operation mode is normal

N1L851 = N1L651 & (Q1_ACLDAT[9] # !FB1_ALUC[15]) # !N1L651 & Q1_ACLDAT[9] & FB1_ALUC[15];


--N1L83 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[0]~14
--operation mode is normal

N1L83 = FB1L83 & (FB1L04 # N1L241) # !FB1L83 & !FB1L04 & N1L041;


--MB1L25 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~22
--operation mode is normal

MB1L25 = !T1_L_FA[2] & T1_L_FA[5] & !T1_L_FA[1] & !T1_L_FA[0];


--U1L321 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7
--operation mode is normal

U1L321_carry_eqn = U1L021;
U1L321 = Y1_L_MSIZ[7] & U1L321_carry_eqn & U1L312 # !Y1_L_MSIZ[7] & (U1L321_carry_eqn # U1L312);


--H1L57 is CPU_Core:inst|MCU80512:inst3|setclear~35
--operation mode is normal

H1L57 = M1_S_EN & (!M1_Q5 & !M1_Q4 # !H1_CLEAR);


--AB1L42 is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|dat_lat~23
--operation mode is normal

AB1L42 = M1_LDV2CK2 & M1_STATD[1] & AB1_L_OPLOAD;


--U1_NFBH is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|NFBH
--operation mode is normal

U1_NFBH_lut_out = U1L951 # !U1L852 & U1L161;
U1_NFBH = DFFEA(U1_NFBH_lut_out, HC1__clk0, VCC, , , , );


--PB1L51 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0
--operation mode is normal

PB1L51 = !X1_L_INTA & N1L73;


--EB1L5 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11
--operation mode is normal

EB1L5 = AB1_OPC[5] # AB1_OPC[6] # !AB1_OPC[7] # !AB1_OPC[4];


--EB1L71 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1231
--operation mode is normal

EB1L71 = AB1_OPC[5] & !AB1_OPC[4] & !AB1_OPC[6] & AB1_OPC[7];


--W1L111 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|NRD~164
--operation mode is normal

W1L111 = !M1_Q5 & !M1_Q4 & M1_STATD[6];


--U1L372 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|set_data_pointer~660
--operation mode is normal

U1L372 = T1_L_FA[1] & T1_L_FA[0] & MB1L64 & !T1_L_FA[2];


--PB1L31 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1
--operation mode is normal

PB1L31 = !X1_L_INTA & N1L03;


--PB1L11 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2
--operation mode is normal

PB1L11 = !X1_L_INTA & N1L52;


--PB1L9 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3
--operation mode is normal

PB1L9 = !X1_L_INTA & N1L22;


--PB1L7 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4
--operation mode is normal

PB1L7 = !X1_L_INTA & N1L91;


--PB1L85 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21
--operation mode is normal

PB1L85 = AB1_OPC[7] & (U1_SEL_11BIT_ADDR # !QB2L8) # !AB1_OPC[7] & !U1_SEL_11BIT_ADDR & !QB2L8;


--PB1L5 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5
--operation mode is normal

PB1L5 = !X1_L_INTA & (N1L51 # N1L62 & N1L71);


--PB1L65 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22
--operation mode is normal

PB1L65 = U1_SEL_11BIT_ADDR & AB1_OPC[6] # !U1_SEL_11BIT_ADDR & !QB2_SUM[1];


--PB1L3 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6
--operation mode is normal

PB1L3 = !X1_L_INTA & N1L31;


--PB1L45 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23
--operation mode is normal

PB1L45 = U1_SEL_11BIT_ADDR & AB1_OPC[5] # !U1_SEL_11BIT_ADDR & !QB2L4;


--PB1L1 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7
--operation mode is normal

PB1L1 = !X1_L_INTA & N1L21;


--G1L64 is CPU_Core:inst|SCHKT:inst|Mux~4612
--operation mode is normal

G1L64 = G1_Q[4] & (!G1_Q[3] # !G1_LOK[1] # !G1_Q[2]) # !G1_Q[4] & (G1_Q[2] $ !G1_Q[3]);


--G1L86 is CPU_Core:inst|SCHKT:inst|Mux~4639
--operation mode is normal

G1L86 = G1_Q[2] & G1L06 # !G1_Q[2] & G1L66;


--G1L45 is CPU_Core:inst|SCHKT:inst|Mux~4630
--operation mode is normal

G1L45 = !G1_Q[3] & G1L84 & (G1_Q[4] $ !NESW);


--G1L53 is CPU_Core:inst|SCHKT:inst|Mux~160
--operation mode is normal

G1L53 = G1L67 & (!G1L65 # !G1_Q[1]) # !G1L67 & G1L13 & G1_Q[1];


--G1L46 is CPU_Core:inst|SCHKT:inst|Mux~4636
--operation mode is normal

G1L46 = G1_Q[2] & !G1_Q[0] & G1L25 # !G1_Q[2] & G1_Q[0] & !G1L33;


--G1L26 is CPU_Core:inst|SCHKT:inst|Mux~4635
--operation mode is normal

G1L26 = G1L85 & (G1_Q[0] & G1L06 # !G1_Q[0] & G1L33);


--L1_safe_q[3] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3]
--operation mode is arithmetic

L1_safe_q[3]_carry_eqn = L1L6;
L1_safe_q[3]_lut_out = L1_safe_q[3] $ L1_safe_q[3]_carry_eqn;
L1_safe_q[3] = DFFEA(L1_safe_q[3]_lut_out, HC1__clk0, VCC, , , , );

--L1L8 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3~COUT
--operation mode is arithmetic

L1L8 = CARRY(!L1L6 # !L1_safe_q[3]);


--L1_safe_q[0] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0]
--operation mode is arithmetic

L1_safe_q[0]_lut_out = !L1_safe_q[0];
L1_safe_q[0] = DFFEA(L1_safe_q[0]_lut_out, HC1__clk0, VCC, , , , );

--L1L2 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0~COUT
--operation mode is arithmetic

L1L2 = CARRY(L1_safe_q[0]);


--L1_safe_q[2] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2]
--operation mode is arithmetic

L1_safe_q[2]_carry_eqn = L1L4;
L1_safe_q[2]_lut_out = L1_safe_q[2] $ !L1_safe_q[2]_carry_eqn;
L1_safe_q[2] = DFFEA(L1_safe_q[2]_lut_out, HC1__clk0, VCC, , , , );

--L1L6 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2~COUT
--operation mode is arithmetic

L1L6 = CARRY(L1_safe_q[2] & !L1L4);


--L1_safe_q[1] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1]
--operation mode is arithmetic

L1_safe_q[1]_carry_eqn = L1L2;
L1_safe_q[1]_lut_out = L1_safe_q[1] $ L1_safe_q[1]_carry_eqn;
L1_safe_q[1] = DFFEA(L1_safe_q[1]_lut_out, HC1__clk0, VCC, , , , );

--L1L4 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1~COUT
--operation mode is arithmetic

L1L4 = CARRY(!L1L2 # !L1_safe_q[1]);


--L1_safe_q[5] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5]
--operation mode is arithmetic

L1_safe_q[5]_carry_eqn = L1L01;
L1_safe_q[5]_lut_out = L1_safe_q[5] $ L1_safe_q[5]_carry_eqn;
L1_safe_q[5] = DFFEA(L1_safe_q[5]_lut_out, HC1__clk0, VCC, , , , );

--L1L21 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5~COUT
--operation mode is arithmetic

L1L21 = CARRY(!L1L01 # !L1_safe_q[5]);


--L1_safe_q[4] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4]
--operation mode is arithmetic

L1_safe_q[4]_carry_eqn = L1L8;
L1_safe_q[4]_lut_out = L1_safe_q[4] $ !L1_safe_q[4]_carry_eqn;
L1_safe_q[4] = DFFEA(L1_safe_q[4]_lut_out, HC1__clk0, VCC, , , , );

--L1L01 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4~COUT
--operation mode is arithmetic

L1L01 = CARRY(L1_safe_q[4] & !L1L8);


--L1_safe_q[7] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7]
--operation mode is arithmetic

L1_safe_q[7]_carry_eqn = L1L41;
L1_safe_q[7]_lut_out = L1_safe_q[7] $ L1_safe_q[7]_carry_eqn;
L1_safe_q[7] = DFFEA(L1_safe_q[7]_lut_out, HC1__clk0, VCC, , , , );

--L1L61 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7~COUT
--operation mode is arithmetic

L1L61 = CARRY(!L1L41 # !L1_safe_q[7]);


--L1_safe_q[6] is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6]
--operation mode is arithmetic

L1_safe_q[6]_carry_eqn = L1L21;
L1_safe_q[6]_lut_out = L1_safe_q[6] $ !L1_safe_q[6]_carry_eqn;
L1_safe_q[6] = DFFEA(L1_safe_q[6]_lut_out, HC1__clk0, VCC, , , , );

--L1L41 is CPU_Core:inst|SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6~COUT
--operation mode is arithmetic

L1L41 = CARRY(L1_safe_q[6] & !L1L21);


--G1L87 is CPU_Core:inst|SCHKT:inst|Mux~4645
--operation mode is normal

G1L87 = NESW $ (G1_Q[2] & !G1_Q[0] # !G1_Q[2] & !G1L93);


--G1L38 is CPU_Core:inst|SCHKT:inst|Mux~4648
--operation mode is normal

G1L38 = G1_Q[1] & !G1_Q[0] & G1L28 # !G1_Q[1] & (G1L28 $ (G1_Q[0] & G1_LOK[0]));


--G1L33 is CPU_Core:inst|SCHKT:inst|Mux~111
--operation mode is normal

G1L33 = NESW $ (G1_Q[4] & !G1_Q[3]);


--G1L25 is CPU_Core:inst|SCHKT:inst|Mux~4628
--operation mode is normal

G1L25 = NESW $ (G1_Q[3] & (!G1_LOK[1] # !G1_Q[4]) # !G1_Q[3] & G1_Q[4]);


--G1L44 is CPU_Core:inst|SCHKT:inst|Mux~4482
--operation mode is normal

G1L44 = G1_Q[2] & G1_Q[1] # !G1_Q[2] & (NESW $ !G1L24);


--BC3_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]
--operation mode is normal

BC3_WORD_SR[3] = AMPP_FUNCTION(A1L5, altera_internal_jtag, MC1_state[4], BC3L21, BC3_word_counter[0], !BC1_clear_signal, F1L4);


--BC3L11 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~256
--operation mode is normal

BC3L11 = AMPP_FUNCTION(BC3_word_counter[0], BC3_word_counter[1], BC3_word_counter[4], BC3_word_counter[3]);


--BC3L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|add~5
--operation mode is normal

BC3L9 = AMPP_FUNCTION(BC3_word_counter[4], BC3L8);


--AC2L21 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|process5~22
--operation mode is normal

AC2L21 = AMPP_FUNCTION(MC1_state[5], F1L04, JC1_Q[3], F1_jtag_debug_mode_usr1);


--AC1L21 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|process5~23
--operation mode is normal

AC1L21 = AMPP_FUNCTION(MC1_state[5], F1L14, JC2_Q[3], F1_jtag_debug_mode_usr1);


--MC1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
--operation mode is normal

MC1_state[14] = AMPP_FUNCTION(A1L5, A1L7, MC1_state[13], VCC);


--BC2L31 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~389
--operation mode is normal

BC2L31 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[1], BC2_word_counter[2], BC2_word_counter[3]);


--BC2L61 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~447
--operation mode is normal

BC2L61 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[2], BC2_word_counter[3]);


--BC2_WORD_SR[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--operation mode is normal

BC2_WORD_SR[3] = AMPP_FUNCTION(A1L5, altera_internal_jtag, MC1_state[4], BC2L41, BC2_word_counter[4], !BC1_clear_signal, AC2L8);


--AC2_ram_rom_data_reg[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--operation mode is normal

AC2_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[3], AC2_ram_rom_data_reg[4], FC1_q_b[3], AC2L11, VCC, AC2L01);


--FC1_q_a[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[2]_PORT_A_data_in = H1L7;
FC1_q_a[2]_PORT_A_data_in_reg = DFFE(FC1_q_a[2]_PORT_A_data_in, FC1_q_a[2]_clock_0, , , );
FC1_q_a[2]_PORT_B_data_in = AC2_ram_rom_data_reg[2];
FC1_q_a[2]_PORT_B_data_in_reg = DFFE(FC1_q_a[2]_PORT_B_data_in, FC1_q_a[2]_clock_1, , , );
FC1_q_a[2]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[2]_PORT_A_address_reg = DFFE(FC1_q_a[2]_PORT_A_address, FC1_q_a[2]_clock_0, , , );
FC1_q_a[2]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[2]_PORT_B_address_reg = DFFE(FC1_q_a[2]_PORT_B_address, FC1_q_a[2]_clock_1, , , );
FC1_q_a[2]_PORT_A_write_enable = T1_FWE;
FC1_q_a[2]_PORT_A_write_enable_reg = DFFE(FC1_q_a[2]_PORT_A_write_enable, FC1_q_a[2]_clock_0, , , );
FC1_q_a[2]_PORT_B_write_enable = AC2L13;
FC1_q_a[2]_PORT_B_write_enable_reg = DFFE(FC1_q_a[2]_PORT_B_write_enable, FC1_q_a[2]_clock_1, , , );
FC1_q_a[2]_clock_0 = HC1__clk0;
FC1_q_a[2]_clock_1 = A1L5;
FC1_q_a[2]_PORT_A_data_out = MEMORY(FC1_q_a[2]_PORT_A_data_in_reg, FC1_q_a[2]_PORT_B_data_in_reg, FC1_q_a[2]_PORT_A_address_reg, FC1_q_a[2]_PORT_B_address_reg, FC1_q_a[2]_PORT_A_write_enable_reg, FC1_q_a[2]_PORT_B_write_enable_reg, , , FC1_q_a[2]_clock_0, FC1_q_a[2]_clock_1, , , , );
FC1_q_a[2] = FC1_q_a[2]_PORT_A_data_out[0];

--FC1_q_b[2] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[2]
FC1_q_b[2]_PORT_A_data_in = H1L7;
FC1_q_b[2]_PORT_A_data_in_reg = DFFE(FC1_q_b[2]_PORT_A_data_in, FC1_q_b[2]_clock_0, , , );
FC1_q_b[2]_PORT_B_data_in = AC2_ram_rom_data_reg[2];
FC1_q_b[2]_PORT_B_data_in_reg = DFFE(FC1_q_b[2]_PORT_B_data_in, FC1_q_b[2]_clock_1, , , );
FC1_q_b[2]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[2]_PORT_A_address_reg = DFFE(FC1_q_b[2]_PORT_A_address, FC1_q_b[2]_clock_0, , , );
FC1_q_b[2]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[2]_PORT_B_address_reg = DFFE(FC1_q_b[2]_PORT_B_address, FC1_q_b[2]_clock_1, , , );
FC1_q_b[2]_PORT_A_write_enable = T1_FWE;
FC1_q_b[2]_PORT_A_write_enable_reg = DFFE(FC1_q_b[2]_PORT_A_write_enable, FC1_q_b[2]_clock_0, , , );
FC1_q_b[2]_PORT_B_write_enable = AC2L13;
FC1_q_b[2]_PORT_B_write_enable_reg = DFFE(FC1_q_b[2]_PORT_B_write_enable, FC1_q_b[2]_clock_1, , , );
FC1_q_b[2]_clock_0 = HC1__clk0;
FC1_q_b[2]_clock_1 = A1L5;
FC1_q_b[2]_PORT_B_data_out = MEMORY(FC1_q_b[2]_PORT_A_data_in_reg, FC1_q_b[2]_PORT_B_data_in_reg, FC1_q_b[2]_PORT_A_address_reg, FC1_q_b[2]_PORT_B_address_reg, FC1_q_b[2]_PORT_A_write_enable_reg, FC1_q_b[2]_PORT_B_write_enable_reg, , , FC1_q_b[2]_clock_0, FC1_q_b[2]_clock_1, , , , );
FC1_q_b[2] = FC1_q_b[2]_PORT_B_data_out[0];


--H1L5 is CPU_Core:inst|MCU80512:inst3|FO[1]~70
--operation mode is normal

H1L5 = T1_RAMDI[1];


--T1L561 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SFRWE~27
--operation mode is normal

T1L561 = !Y1_L_RESINT & M1_LDV2CK2 & (S1_C_TRUE # !FB1L1);


--T1L42 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|FOE~1
--operation mode is normal

T1L42 = !M1_LCYC & KB1L42 # !T1L621;


--T1L09 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~553
--operation mode is normal

T1L09 = T1_SEL_STACKPTR & (TB1_L_SP[4] # T1_SEL_REGBANK & Y1_PSWDAT[4]) # !T1_SEL_STACKPTR & T1_SEL_REGBANK & Y1_PSWDAT[4];


--T1L301 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~39
--operation mode is normal

T1_INDIRECT_ADDR[4]_qfbk = T1_INDIRECT_ADDR[4];
T1L301 = T1_INDIRECT_ADDR[4]_qfbk & T1_SEL_INDADDR;

--T1_INDIRECT_ADDR[4] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]
--operation mode is normal

T1_INDIRECT_ADDR[4]_sload_eqn = J1L9;
T1_INDIRECT_ADDR[4] = DFFEA(T1_INDIRECT_ADDR[4]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--AC2L9 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|process0~12
--operation mode is normal

AC2L9 = AMPP_FUNCTION(MC1_state[4], F1L04, F1_jtag_debug_mode_usr1);


--AC2L31 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~729
--operation mode is normal

AC2L31 = AMPP_FUNCTION(GC1_safe_q[1], GC1_safe_q[0], AC2L9, JC1_Q[3]);


--AC2_ram_rom_incr_addr is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
--operation mode is normal

AC2_ram_rom_incr_addr = AMPP_FUNCTION(AC2L13, JC1_Q[1], AC2L23, DC2_safe_q[1]);


--AC2L41 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~730
--operation mode is normal

AC2L41 = AMPP_FUNCTION(GC1_safe_q[2], GC1_safe_q[1], AC2L9, JC1_Q[3]);


--AC2L51 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~731
--operation mode is normal

AC2L51 = AMPP_FUNCTION(GC1_safe_q[3], GC1_safe_q[2], AC2L9, JC1_Q[3]);


--AC2L61 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~732
--operation mode is normal

AC2L61 = AMPP_FUNCTION(GC1_safe_q[4], GC1_safe_q[3], AC2L9, JC1_Q[3]);


--AC2L71 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~733
--operation mode is normal

AC2L71 = AMPP_FUNCTION(GC1_safe_q[5], GC1_safe_q[4], AC2L9, JC1_Q[3]);


--AC2L81 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~734
--operation mode is normal

AC2L81 = AMPP_FUNCTION(GC1_safe_q[6], GC1_safe_q[5], AC2L9, JC1_Q[3]);


--AC2L91 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~735
--operation mode is normal

AC2L91 = AMPP_FUNCTION(GC1_safe_q[7], GC1_safe_q[6], AC2L9, JC1_Q[3]);


--AC2L02 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~736
--operation mode is normal

AC2L02 = AMPP_FUNCTION(altera_internal_jtag, GC1_safe_q[7], AC2L9, JC1_Q[3]);


--JC3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]
--operation mode is normal

JC3_Q[4] = AMPP_FUNCTION(A1L5, JC8_Q[4], !F1L2, F1L9);


--JC4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|Q[4]
--operation mode is normal

JC4_Q[4] = AMPP_FUNCTION(A1L5, JC8_Q[4], !F1L2, F1L8);


--AC1_ram_rom_data_reg[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--operation mode is normal

AC1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[3], AC1_ram_rom_data_reg[4], ZB1_q_b[3], AC1L11, VCC, AC1L01);


--AC1L31 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1093
--operation mode is normal

AC1L31 = AMPP_FUNCTION(CC1_safe_q[1], CC1_safe_q[0], AC1L9, JC2_Q[3]);


--AC1_ram_rom_incr_addr is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr
--operation mode is normal

AC1_ram_rom_incr_addr = AMPP_FUNCTION(AC1L53, JC2_Q[1], AC1L63, DC1_safe_q[1]);


--AC1L41 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1094
--operation mode is normal

AC1L41 = AMPP_FUNCTION(CC1_safe_q[2], CC1_safe_q[1], AC1L9, JC2_Q[3]);


--AC1L51 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1095
--operation mode is normal

AC1L51 = AMPP_FUNCTION(CC1_safe_q[3], CC1_safe_q[2], AC1L9, JC2_Q[3]);


--AC1L61 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1096
--operation mode is normal

AC1L61 = AMPP_FUNCTION(CC1_safe_q[4], CC1_safe_q[3], AC1L9, JC2_Q[3]);


--AC1L71 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1097
--operation mode is normal

AC1L71 = AMPP_FUNCTION(CC1_safe_q[5], CC1_safe_q[4], AC1L9, JC2_Q[3]);


--AC1L81 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1098
--operation mode is normal

AC1L81 = AMPP_FUNCTION(CC1_safe_q[6], CC1_safe_q[5], AC1L9, JC2_Q[3]);


--AC1L91 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1099
--operation mode is normal

AC1L91 = AMPP_FUNCTION(CC1_safe_q[7], CC1_safe_q[6], AC1L9, JC2_Q[3]);


--AC1L02 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1100
--operation mode is normal

AC1L02 = AMPP_FUNCTION(CC1_safe_q[8], CC1_safe_q[7], AC1L9, JC2_Q[3]);


--AC1L12 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1101
--operation mode is normal

AC1L12 = AMPP_FUNCTION(CC1_safe_q[9], CC1_safe_q[8], AC1L9, JC2_Q[3]);


--AC1L22 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1102
--operation mode is normal

AC1L22 = AMPP_FUNCTION(CC1_safe_q[10], CC1_safe_q[9], AC1L9, JC2_Q[3]);


--AC1L32 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1103
--operation mode is normal

AC1L32 = AMPP_FUNCTION(CC1_safe_q[11], CC1_safe_q[10], AC1L9, JC2_Q[3]);


--AC1L42 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~1104
--operation mode is normal

AC1L42 = AMPP_FUNCTION(altera_internal_jtag, CC1_safe_q[11], AC1L9, JC2_Q[3]);


--BC1L41 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~390
--operation mode is normal

BC1L41 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[1], BC1_word_counter[2], BC1_word_counter[4]);


--BC1L71 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~403
--operation mode is normal

BC1L71 = AMPP_FUNCTION(BC1_word_counter[1], BC1_word_counter[2], BC1_word_counter[4]);


--BC1_WORD_SR[3] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--operation mode is normal

BC1_WORD_SR[3] = AMPP_FUNCTION(A1L5, BC1L51, BC1L61, altera_internal_jtag, BC1_word_counter[4], !BC1_clear_signal, MC1_state[4], AC1L8);


--U1L172 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|set_data_pointer~659
--operation mode is normal

U1L172 = !M1_LDV2CK2 & (JB1L5 & U1L662 # !JB1L5 & U1L962);


--P1L1 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AI~59
--operation mode is normal

P1L1 = !AB1_OPC[3] & !AB1_OPC[2] & AB1_OPC[1];


--GB1L8 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~671
--operation mode is normal

GB1L8 = AB1_OPC[1] & AB1_OPC[2] & !AB1_OPC[3] & !EB1L11;


--GB1L01 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~672
--operation mode is normal

GB1L01 = !AB1_OPC[4] & (AB1_OPC[3] # AB1L7 & AB1_OPC[2]);


--Y1L3 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|ENAB~211
--operation mode is normal

Y1L3 = AB1_OPC[6] & AB1_OPC[7];


--Q1L95 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72
--operation mode is normal

Q1L95 = MB1L24 & T1_RAMDI[7] # !MB1L24 & N1L73;


--QB3L31 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231
--operation mode is normal

QB3L31 = U1_L_PROGRAM_COUNT[7] $ (U1_JMP_REL & H1_IMMDAT[7]);


--NB1_LBUSA[6] is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]
--operation mode is normal

NB1_LBUSA[6] = H1_IMMDAT[6] & U1_JMP_REL;


--QB3L3 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21
--operation mode is normal

QB3L3 = U1_L_PROGRAM_COUNT[5] & QB3L1 & (!H1_IMMDAT[5] # !U1_JMP_REL) # !U1_L_PROGRAM_COUNT[5] & (QB3L1 # !H1_IMMDAT[5] # !U1_JMP_REL);


--U1L761 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|NFBL~487
--operation mode is normal

U1L761 = M1_STATD[2] & (U1_NFBL $ !U1L961) # !M1_STATD[2] & U1_NFBL & M1_STATD[5];


--P1_JMPADPTR is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|JMPADPTR
--operation mode is normal

P1_JMPADPTR = EB1L3 # EB1L13;


--PB1L06 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984
--operation mode is normal

PB1L06 = P1_JMPADPTR & (P1L95 & T1L37 # !P1L95 & H1_IMMDAT[7]) # !P1_JMPADPTR & T1L37;


--U1L982 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_counter~562
--operation mode is normal

U1L982 = M1_STATD[1] & (M1_STATD[4] & U1L782 # !Y1_L_PCON[0]) # !M1_STATD[1] & M1_STATD[4] & U1L782;


--M1_SMF is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|SMF
--operation mode is normal

M1_SMF_lut_out = !M1_SMC & !M1_SMA & !M1_SMD & !M1L62;
M1_SMF = DFFEA(M1_SMF_lut_out, HC1__clk0, G1_ENA, , !M1_LDV2CK1, , );


--N1L641 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2055
--operation mode is normal

N1L641 = N1L801 & (DB1L9 $ CB4L3) # !N1L801 & Q1_ACLDAT[3];


--N1L66 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[7]~0
--operation mode is normal

N1L66 = FB1L04 & (FB1L83 # N1L251) # !FB1L04 & !FB1L83 & N1L451;


--N1L261 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LOCALD~132
--operation mode is normal

N1L261 = FB1_ALUC[15] & N1L061 # !FB1_ALUC[15] & N1L041;


--KB1L01 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1062
--operation mode is normal

KB1L01 = HB1L1 & EB1L71 & JB1L7 # !HB1L1 & (EB1L51 # EB1L71 & JB1L7);


--T1L821 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470
--operation mode is normal

T1L821 = AB1_OPC[4] & !P1L75 & !EB1L93 # !AB1_OPC[4] & (!AB1_OPC[5] # !P1L75);


--M1_SMC is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|SMC
--operation mode is normal

M1_SMC_sload_eqn = M1_SMB;
M1_SMC = DFFEA(M1_SMC_sload_eqn, HC1__clk0, G1_ENA, , !M1_LDV2CK1, , );


--Y1L1 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|ENAB~210
--operation mode is normal

Y1L1 = AB1_OPC[6] & AB1_OPC[7] & !AB1_OPC[5] & EB1L73;


--GB1_AC is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC
--operation mode is normal

GB1_AC = EB1L13 # !EB1L51;


--EB1L12 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1233
--operation mode is normal

EB1L12 = !AB1_OPC[6] & !AB1_OPC[4];


--P1L32 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~399
--operation mode is normal

P1L32 = P1_LCJNE # P1L12 # EB1L1 & EB1L73;


--P1L53 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~405
--operation mode is normal

P1L53 = !P1L91 & (EB1L33 # !EB1L71 # !G1_ENA);


--P1L33 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~404
--operation mode is normal

P1L33 = !P1L15 & !GB1L33 & P1L13;


--P1L92 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~402
--operation mode is normal

P1L92 = EB1L51 # EB1L93 # P1L52 # !P1L72;


--BB1L671 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|gentxclk~17
--operation mode is normal

M1_SMB_qfbk = M1_SMB;
BB1L671 = M1_SMB_qfbk & !M1_LDV2CK1;

--M1_SMB is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|SMB
--operation mode is normal

M1_SMB_sload_eqn = M1_SMA;
M1_SMB = DFFEA(M1_SMB_sload_eqn, HC1__clk0, G1_ENA, , !M1_LDV2CK1, , );


--EB1L7 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~24
--operation mode is normal

EB1L7 = AB1_OPC[4] # !AB1_OPC[7] # !AB1_OPC[6] # !AB1_OPC[5];


--EB1L51 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1230
--operation mode is normal

EB1L51 = AB1_OPC[7] & !AB1_OPC[6] & !AB1_OPC[4] & !AB1_OPC[5];


--MB1L24 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386
--operation mode is normal

MB1L24 = T1_L_FA[6] & !T1_L_FA[3] & W1L912;


--EB1L32 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1234
--operation mode is normal

EB1L32 = AB1_OPC[6] & !AB1_OPC[5] & AB1_OPC[7] & !AB1_OPC[4];


--Q1L7 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC_EN~1989
--operation mode is normal

Q1L7 = Q1L3 # Q1L5 # !EB1L31 & !EB1L33;


--FB1_AK is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK
--operation mode is normal

FB1_AK = G1_ENA & !EB1L33 & EB1L91;


--Q1L16 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BF~6
--operation mode is normal

Q1L16 = GB1L21 & GB1L6;


--Q1L55 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74
--operation mode is normal

Q1L55 = MB1L24 & T1_RAMDI[5] # !MB1L24 & N1L52;


--N1L85 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[5]~4
--operation mode is normal

N1L85 = FB1L04 & (FB1L83 # N1L841) # !FB1L04 & !FB1L83 & N1L051;


--QB3L1 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35
--operation mode is normal

QB3L1 = U1_L_PROGRAM_COUNT[4] & NB1L31 & (!U1_JMP_REL # !H1_IMMDAT[4]) # !U1_L_PROGRAM_COUNT[4] & (NB1L31 # !U1_JMP_REL # !H1_IMMDAT[4]);


--PB1L74 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1023
--operation mode is normal

PB1L74 = X1_L_INTA & !X1L92 & !X1L82;


--PB1L05 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1025
--operation mode is normal

PB1L05 = !X1L03 & (X1_IP1 & !X1_LAT_ILB[3] # !X1_IP1 & !X1_LAT_ILA[3]);


--PB1L94 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1024
--operation mode is normal

X1_LAT_ILB[4]_qfbk = X1_LAT_ILB[4];
PB1L94 = X1_LAT_ILA[4] & (X1_LAT_ILB[4]_qfbk # !X1_IP1) # !X1_LAT_ILA[4] & X1_LAT_ILB[4]_qfbk & X1_IP1;

--X1_LAT_ILB[4] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]
--operation mode is normal

X1_LAT_ILB[4]_sload_eqn = X1L62;
X1_LAT_ILB[4] = DFFEA(X1_LAT_ILB[4]_sload_eqn, HC1__clk0, VCC, , X1L711, , );


--PB1L54 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1022
--operation mode is normal

PB1L54 = !X1_L_INTA & (PB1L34 # !P1_JMPADPTR & N1L52);


--PB1L14 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1028
--operation mode is normal

PB1L14 = PB1L74 & (!X1_L_INTA & PB1L73 # !PB1L05) # !PB1L74 & !X1_L_INTA & PB1L73;


--J1L7 is CPU_Core:inst|MUX44:inst6|AT[3]~12
--operation mode is normal

J1L7 = G1_ENA & FC1_q_a[3];


--Z1L15 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89
--operation mode is normal

Z1L15 = Z1L94 & (Z1L36 # !T1_L_FA[6]) # !Z1L94 & Y1_PSWDAT[3] & T1_L_FA[6];


--Q1L15 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76
--operation mode is normal

Q1L15 = T1_RAMDI[3] & (N1L91 # MB1L24) # !T1_RAMDI[3] & N1L91 & !MB1L24;


--QB4L11 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303
--operation mode is normal

QB4L11 = U1_L_PROGRAM_COUNT[2] & QB4L1 & (!U1_JMP_REL # !H1_IMMDAT[2]) # !U1_L_PROGRAM_COUNT[2] & (QB4L1 # !U1_JMP_REL # !H1_IMMDAT[2]);


--PB1L13 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1015
--operation mode is normal

X1_LAT_ILA[1]_qfbk = X1_LAT_ILA[1];
PB1L13 = PB1L23 # X1_IP1 & X1_LAT_ILB[1] # !X1_IP1 & X1_LAT_ILA[1]_qfbk;

--X1_LAT_ILA[1] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]
--operation mode is normal

X1_LAT_ILA[1]_sload_eqn = X1L31;
X1_LAT_ILA[1] = DFFEA(X1_LAT_ILA[1]_sload_eqn, HC1__clk0, VCC, , X1L711, , );


--X1L82 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILL[0]~159
--operation mode is normal

X1_LAT_ILB[0]_qfbk = X1_LAT_ILB[0];
X1L82 = X1_LAT_ILA[0] & (X1_LAT_ILB[0]_qfbk # !X1_IP1) # !X1_LAT_ILA[0] & X1_LAT_ILB[0]_qfbk & X1_IP1;

--X1_LAT_ILB[0] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]
--operation mode is normal

X1_LAT_ILB[0]_sload_eqn = X1L71;
X1_LAT_ILB[0] = DFFEA(X1_LAT_ILB[0]_sload_eqn, HC1__clk0, VCC, , X1L711, , );


--PB1L92 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1013
--operation mode is normal

PB1L92 = PB1L33 # !EB1L13 & !EB1L3 & N1L91;


--J1L5 is CPU_Core:inst|MUX44:inst6|AT[2]~13
--operation mode is normal

J1L5 = G1_ENA & FC1_q_a[2];


--Z1L53 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95
--operation mode is normal

Z1L53 = Z1L33 & (Z1L74 # !T1_L_FA[5]) # !Z1L33 & T1_L_FA[5] & Z1L34;


--J1L3 is CPU_Core:inst|MUX44:inst6|AT[1]~14
--operation mode is normal

J1L3 = G1_ENA & FC1_q_a[1];


--Z1L91 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101
--operation mode is normal

Z1L91 = Z1L71 & (Z1L13 # !T1_L_FA[6]) # !Z1L71 & Y1_PSWDAT[1] & T1_L_FA[6];


--Q1L74 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78
--operation mode is normal

Q1L74 = MB1L24 & T1_RAMDI[1] # !MB1L24 & N1L31;


--QB4L3 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206
--operation mode is normal

QB4L3 = U1_L_PROGRAM_COUNT[0] & !U1_PC_INCR & (!U1_JMP_REL # !H1_IMMDAT[0]) # !U1_L_PROGRAM_COUNT[0] & (!U1_JMP_REL # !U1_PC_INCR # !H1_IMMDAT[0]);


--X1_IP0 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|IP0
--operation mode is normal

X1_IP0_lut_out = H1_CLEAR & (X1L43 & !X1L63 # !X1L43 & X1_IP0);
X1_IP0 = DFFEA(X1_IP0_lut_out, HC1__clk0, VCC, , , , );


--X1_IP1 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|IP1
--operation mode is normal

X1_IP1_lut_out = H1_CLEAR & (X1_IP1 $ (M1_LDV2CK1 & X1L24));
X1_IP1 = DFFEA(X1_IP1_lut_out, HC1__clk0, VCC, , , , );


--PB1L32 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1017
--operation mode is normal

PB1L32 = PB1L52 # !EB1L3 & !EB1L13 & N1L31;


--N1L89 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BD~140
--operation mode is normal

N1L89 = FB1L3 # N1L69 # FB1_ALUC[15] & FB1L04;


--N1_CARI is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CARI
--operation mode is normal

N1_CARI = N1L27 $ (N1L121 # CB8L3 & N1L911);


--N1L901 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CO~0
--operation mode is normal

N1L901 = FB1_ALUC[15] & (N1L89 # N1L041) # !FB1_ALUC[15] & !N1L89 & N1_EJ;


--J1L1 is CPU_Core:inst|MUX44:inst6|AT[0]~15
--operation mode is normal

J1L1 = FC1_q_a[0] & G1_ENA;


--Z1L3 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107
--operation mode is normal

Z1L3 = Z1L1 & (Z1L51 # !T1_L_FA[5]) # !Z1L1 & T1_L_FA[5] & Z1L11;


--EB1L92 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5
--operation mode is normal

EB1L92 = AB1_OPC[3] # AB1_OPC[2] # AB1_OPC[0] # !AB1_OPC[1];


--Y1L76 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2524
--operation mode is normal

Y1L76 = M1_LDV2CK2 & !M1_Q4 & M1_STATD[1] & !M1_Q5;


--T1L381 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|set_addr_mode~2
--operation mode is normal

T1L381 = M1_STATD[3] & M1_LDV2CK2;


--T1L041 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476
--operation mode is normal

T1L041 = T1L381 & T1L821 & T1L231 & T1L831;


--T1_SEL_INDADDR is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_INDADDR
--operation mode is normal

T1_SEL_INDADDR_lut_out = !Y1L76 & (T1L381 & T1L641 # !T1L381 & T1_SEL_INDADDR);
T1_SEL_INDADDR = DFFEA(T1_SEL_INDADDR_lut_out, HC1__clk0, G1_ENA, , , , );


--TB1_L_SP[7] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]
--operation mode is normal

TB1_L_SP[7]_lut_out = T1_RAMDI[7] & (MB1L42 # TB1_LOCALB[7]) # !T1_RAMDI[7] & !MB1L42 & TB1_LOCALB[7];
TB1_L_SP[7]_sload_eqn = (TB1L16 & TB1_L_SP[7]) # (!TB1L16 & TB1_L_SP[7]_lut_out);
TB1_L_SP[7]_reg_input = TB1_L_SP[7]_sload_eqn & H1_CLEAR;
TB1_L_SP[7] = DFFEA(TB1_L_SP[7]_reg_input, HC1__clk0, VCC, , , , );


--T1_SEL_STACKPTR is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR
--operation mode is normal

T1_SEL_STACKPTR_lut_out = !Y1L76 & (T1L381 & T1L161 # !T1L381 & T1_SEL_STACKPTR);
T1_SEL_STACKPTR = DFFEA(T1_SEL_STACKPTR_lut_out, HC1__clk0, G1_ENA, , , , );


--H1L71 is CPU_Core:inst|MCU80512:inst3|FO[7]~64
--operation mode is normal

H1L71 = T1_RAMDI[7];


--AC2_ram_rom_data_reg[7] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--operation mode is normal

AC2_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[7], altera_internal_jtag, FC1_q_b[7], AC2L11, VCC, AC2L01);


--Y1L68 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|setpsw~115
--operation mode is normal

Y1L68 = T1L181 & (FB1_AK # M1_CYC[2] & P1_LCJNE);


--Y1L56 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2415
--operation mode is normal

Y1L56 = Y1L16 & (N1L111 $ Y1L36) # !Y1L16 & Y1_PSWDAT[7];


--Z1L521 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~1012
--operation mode is normal

Z1L521 = Y1_L_MSIZ[7] & (Q1_BREG[7] # T1_L_FA[3]) # !Y1_L_MSIZ[7] & Q1_BREG[7] & !T1_L_FA[3];


--Z1L321 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69
--operation mode is normal

Z1L321 = Z1L121 & (X1_L_IP[7] # !T1_L_FA[4]) # !Z1L121 & T1_L_FA[4] & W1L272;


--Z1L911 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67
--operation mode is normal

Z1L911 = Z1L711 & (Z1L581 # !T1_L_FA[4]) # !Z1L711 & T1_L_FA[4] & W1L652;


--QB1L3 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127
--operation mode is normal

QB1L3 = !U1_L_PROGRAM_COUNT[14] # !H1_IMMDAT[7] # !U1_JMP_REL;


--QB1L5 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128
--operation mode is normal

QB1L5 = !NB1_LBUSA[7] & (!U1_L_PROGRAM_COUNT[14] # !U1_L_PROGRAM_COUNT[12] # !U1_L_PROGRAM_COUNT[13]);


--QB1L71 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409
--operation mode is normal

QB1L71 = U1_L_PROGRAM_COUNT[15] $ (H1_IMMDAT[7] & U1_JMP_REL);


--QB1L1 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3
--operation mode is normal

QB1L1 = NB1L61 & (!U1_L_PROGRAM_COUNT[13] & !U1_L_PROGRAM_COUNT[12] # !NB1_LBUSA[7]);


--ZB1_q_a[7] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[7]_PORT_A_data_in = VCC;
ZB1_q_a[7]_PORT_A_data_in_reg = DFFE(ZB1_q_a[7]_PORT_A_data_in, ZB1_q_a[7]_clock_0, , , );
ZB1_q_a[7]_PORT_B_data_in = AC1_ram_rom_data_reg[7];
ZB1_q_a[7]_PORT_B_data_in_reg = DFFE(ZB1_q_a[7]_PORT_B_data_in, ZB1_q_a[7]_clock_1, , , );
ZB1_q_a[7]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[7]_PORT_A_address_reg = DFFE(ZB1_q_a[7]_PORT_A_address, ZB1_q_a[7]_clock_0, , , );
ZB1_q_a[7]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[7]_PORT_B_address_reg = DFFE(ZB1_q_a[7]_PORT_B_address, ZB1_q_a[7]_clock_1, , , );
ZB1_q_a[7]_PORT_A_write_enable = GND;
ZB1_q_a[7]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[7]_PORT_A_write_enable, ZB1_q_a[7]_clock_0, , , );
ZB1_q_a[7]_PORT_B_write_enable = AC1L53;
ZB1_q_a[7]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[7]_PORT_B_write_enable, ZB1_q_a[7]_clock_1, , , );
ZB1_q_a[7]_clock_0 = HC1__clk0;
ZB1_q_a[7]_clock_1 = A1L5;
ZB1_q_a[7]_PORT_A_data_out = MEMORY(ZB1_q_a[7]_PORT_A_data_in_reg, ZB1_q_a[7]_PORT_B_data_in_reg, ZB1_q_a[7]_PORT_A_address_reg, ZB1_q_a[7]_PORT_B_address_reg, ZB1_q_a[7]_PORT_A_write_enable_reg, ZB1_q_a[7]_PORT_B_write_enable_reg, , , ZB1_q_a[7]_clock_0, ZB1_q_a[7]_clock_1, , , , );
ZB1_q_a[7] = ZB1_q_a[7]_PORT_A_data_out[0];

--ZB1_q_b[7] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[7]
ZB1_q_b[7]_PORT_A_data_in = VCC;
ZB1_q_b[7]_PORT_A_data_in_reg = DFFE(ZB1_q_b[7]_PORT_A_data_in, ZB1_q_b[7]_clock_0, , , );
ZB1_q_b[7]_PORT_B_data_in = AC1_ram_rom_data_reg[7];
ZB1_q_b[7]_PORT_B_data_in_reg = DFFE(ZB1_q_b[7]_PORT_B_data_in, ZB1_q_b[7]_clock_1, , , );
ZB1_q_b[7]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[7]_PORT_A_address_reg = DFFE(ZB1_q_b[7]_PORT_A_address, ZB1_q_b[7]_clock_0, , , );
ZB1_q_b[7]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[7]_PORT_B_address_reg = DFFE(ZB1_q_b[7]_PORT_B_address, ZB1_q_b[7]_clock_1, , , );
ZB1_q_b[7]_PORT_A_write_enable = GND;
ZB1_q_b[7]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[7]_PORT_A_write_enable, ZB1_q_b[7]_clock_0, , , );
ZB1_q_b[7]_PORT_B_write_enable = AC1L53;
ZB1_q_b[7]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[7]_PORT_B_write_enable, ZB1_q_b[7]_clock_1, , , );
ZB1_q_b[7]_clock_0 = HC1__clk0;
ZB1_q_b[7]_clock_1 = A1L5;
ZB1_q_b[7]_PORT_B_data_out = MEMORY(ZB1_q_b[7]_PORT_A_data_in_reg, ZB1_q_b[7]_PORT_B_data_in_reg, ZB1_q_b[7]_PORT_A_address_reg, ZB1_q_b[7]_PORT_B_address_reg, ZB1_q_b[7]_PORT_A_write_enable_reg, ZB1_q_b[7]_PORT_B_write_enable_reg, , , ZB1_q_b[7]_clock_0, ZB1_q_b[7]_clock_1, , , , );
ZB1_q_b[7] = ZB1_q_b[7]_PORT_B_data_out[0];


--BB1L19 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RB8control~37
--operation mode is normal

M1_STATE12_qfbk = M1_STATE12;
BB1L19 = !M1_LDV2CK1 & (BB1_D0 & BB1_RXC9 # !BB1_D0 & M1_STATE12_qfbk);

--M1_STATE12 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|STATE12
--operation mode is normal

M1_STATE12_sload_eqn = M1_SMF;
M1_STATE12 = DFFEA(M1_STATE12_sload_eqn, HC1__clk0, G1_ENA, , M1_LDV2CK1, , );


--ZB1_q_a[5] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
ZB1_q_a[5]_PORT_A_data_in = VCC;
ZB1_q_a[5]_PORT_A_data_in_reg = DFFE(ZB1_q_a[5]_PORT_A_data_in, ZB1_q_a[5]_clock_0, , , );
ZB1_q_a[5]_PORT_B_data_in = AC1_ram_rom_data_reg[5];
ZB1_q_a[5]_PORT_B_data_in_reg = DFFE(ZB1_q_a[5]_PORT_B_data_in, ZB1_q_a[5]_clock_1, , , );
ZB1_q_a[5]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_a[5]_PORT_A_address_reg = DFFE(ZB1_q_a[5]_PORT_A_address, ZB1_q_a[5]_clock_0, , , );
ZB1_q_a[5]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_a[5]_PORT_B_address_reg = DFFE(ZB1_q_a[5]_PORT_B_address, ZB1_q_a[5]_clock_1, , , );
ZB1_q_a[5]_PORT_A_write_enable = GND;
ZB1_q_a[5]_PORT_A_write_enable_reg = DFFE(ZB1_q_a[5]_PORT_A_write_enable, ZB1_q_a[5]_clock_0, , , );
ZB1_q_a[5]_PORT_B_write_enable = AC1L53;
ZB1_q_a[5]_PORT_B_write_enable_reg = DFFE(ZB1_q_a[5]_PORT_B_write_enable, ZB1_q_a[5]_clock_1, , , );
ZB1_q_a[5]_clock_0 = HC1__clk0;
ZB1_q_a[5]_clock_1 = A1L5;
ZB1_q_a[5]_PORT_A_data_out = MEMORY(ZB1_q_a[5]_PORT_A_data_in_reg, ZB1_q_a[5]_PORT_B_data_in_reg, ZB1_q_a[5]_PORT_A_address_reg, ZB1_q_a[5]_PORT_B_address_reg, ZB1_q_a[5]_PORT_A_write_enable_reg, ZB1_q_a[5]_PORT_B_write_enable_reg, , , ZB1_q_a[5]_clock_0, ZB1_q_a[5]_clock_1, , , , );
ZB1_q_a[5] = ZB1_q_a[5]_PORT_A_data_out[0];

--ZB1_q_b[5] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|altsyncram_psa2:altsyncram1|q_b[5]
ZB1_q_b[5]_PORT_A_data_in = VCC;
ZB1_q_b[5]_PORT_A_data_in_reg = DFFE(ZB1_q_b[5]_PORT_A_data_in, ZB1_q_b[5]_clock_0, , , );
ZB1_q_b[5]_PORT_B_data_in = AC1_ram_rom_data_reg[5];
ZB1_q_b[5]_PORT_B_data_in_reg = DFFE(ZB1_q_b[5]_PORT_B_data_in, ZB1_q_b[5]_clock_1, , , );
ZB1_q_b[5]_PORT_A_address = BUS(U1_PROGRAM_ADDR[0], U1_PROGRAM_ADDR[1], U1_PROGRAM_ADDR[2], U1_PROGRAM_ADDR[3], U1_PROGRAM_ADDR[4], U1_PROGRAM_ADDR[5], U1_PROGRAM_ADDR[6], U1_PROGRAM_ADDR[7], U1_PROGRAM_ADDR[8], U1_PROGRAM_ADDR[9], U1_PROGRAM_ADDR[10], U1_PROGRAM_ADDR[11]);
ZB1_q_b[5]_PORT_A_address_reg = DFFE(ZB1_q_b[5]_PORT_A_address, ZB1_q_b[5]_clock_0, , , );
ZB1_q_b[5]_PORT_B_address = BUS(CC1_safe_q[0], CC1_safe_q[1], CC1_safe_q[2], CC1_safe_q[3], CC1_safe_q[4], CC1_safe_q[5], CC1_safe_q[6], CC1_safe_q[7], CC1_safe_q[8], CC1_safe_q[9], CC1_safe_q[10], CC1_safe_q[11]);
ZB1_q_b[5]_PORT_B_address_reg = DFFE(ZB1_q_b[5]_PORT_B_address, ZB1_q_b[5]_clock_1, , , );
ZB1_q_b[5]_PORT_A_write_enable = GND;
ZB1_q_b[5]_PORT_A_write_enable_reg = DFFE(ZB1_q_b[5]_PORT_A_write_enable, ZB1_q_b[5]_clock_0, , , );
ZB1_q_b[5]_PORT_B_write_enable = AC1L53;
ZB1_q_b[5]_PORT_B_write_enable_reg = DFFE(ZB1_q_b[5]_PORT_B_write_enable, ZB1_q_b[5]_clock_1, , , );
ZB1_q_b[5]_clock_0 = HC1__clk0;
ZB1_q_b[5]_clock_1 = A1L5;
ZB1_q_b[5]_PORT_B_data_out = MEMORY(ZB1_q_b[5]_PORT_A_data_in_reg, ZB1_q_b[5]_PORT_B_data_in_reg, ZB1_q_b[5]_PORT_A_address_reg, ZB1_q_b[5]_PORT_B_address_reg, ZB1_q_b[5]_PORT_A_write_enable_reg, ZB1_q_b[5]_PORT_B_write_enable_reg, , , ZB1_q_b[5]_clock_0, ZB1_q_b[5]_clock_1, , , , );
ZB1_q_b[5] = ZB1_q_b[5]_PORT_B_data_out[0];


--P1L94 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|IMMB4~123
--operation mode is normal

P1L94 = AB1_OPC[5] & (AB1_OPC[7] # !AB1_OPC[6] # !AB1_OPC[4]) # !AB1_OPC[5] & (AB1_OPC[6] # !AB1_OPC[7]);


--FB1L1 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46
--operation mode is normal

FB1L1 = AB1_OPC[4] & P1L16 & !AB1_OPC[5] & EB1L73;


--P1L48 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|RMW~327
--operation mode is normal

P1L48 = AB1_OPC[6] & AB1_OPC[5] # !AB1_OPC[6] & (!AB1_OPC[5] # !AB1_OPC[4]) # !AB1_OPC[7];


--TB1_L_SP[5] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]
--operation mode is normal

TB1_L_SP[5]_lut_out = T1_RAMDI[5] & (MB1L42 # TB1_LOCALB[5]) # !T1_RAMDI[5] & !MB1L42 & TB1_LOCALB[5];
TB1_L_SP[5]_sload_eqn = (TB1L16 & TB1_L_SP[5]) # (!TB1L16 & TB1_L_SP[5]_lut_out);
TB1_L_SP[5]_reg_input = TB1_L_SP[5]_sload_eqn & H1_CLEAR;
TB1_L_SP[5] = DFFEA(TB1_L_SP[5]_reg_input, HC1__clk0, VCC, , , , );


--P1L95 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LEITHER_RET~91
--operation mode is normal

P1L95 = !AB1_OPC[7] & AB1_OPC[5] & !AB1_OPC[6] & !EB1L92;


--TB1_L_SP[6] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]
--operation mode is normal

TB1_L_SP[6]_lut_out = T1_RAMDI[6] & (MB1L42 # TB1_LOCALB[6]) # !T1_RAMDI[6] & !MB1L42 & TB1_LOCALB[6];
TB1_L_SP[6]_sload_eqn = (TB1L16 & TB1_L_SP[6]) # (!TB1L16 & TB1_L_SP[6]_lut_out);
TB1_L_SP[6]_reg_input = TB1_L_SP[6]_sload_eqn & H1_CLEAR;
TB1_L_SP[6] = DFFEA(TB1_L_SP[6]_reg_input, HC1__clk0, VCC, , , , );


--T1L58 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556
--operation mode is normal

T1L58 = T1_SEL_STACKPTR & (TB1_L_SP[3] # T1_SEL_REGBANK & Y1_PSWDAT[3]) # !T1_SEL_STACKPTR & T1_SEL_REGBANK & Y1_PSWDAT[3];


--T1L99 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~11
--operation mode is normal

T1L99 = T1_SEL_REGBANK & AB1_OPC[1] & AB1_OPC[3];


--T1L77 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~561
--operation mode is normal

T1_INDIRECT_ADDR[1]_qfbk = T1_INDIRECT_ADDR[1];
T1L77 = T1_SEL_INDADDR & (T1_INDIRECT_ADDR[1]_qfbk # TB1_L_SP[1] & T1_SEL_STACKPTR) # !T1_SEL_INDADDR & TB1_L_SP[1] & T1_SEL_STACKPTR;

--T1_INDIRECT_ADDR[1] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]
--operation mode is normal

T1_INDIRECT_ADDR[1]_sload_eqn = J1L3;
T1_INDIRECT_ADDR[1] = DFFEA(T1_INDIRECT_ADDR[1]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--T1L01 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603
--operation mode is normal

T1L01 = M1_Q4 & (M1_Q5 & H1L44 # !M1_Q5 & H1_IMMDAT[1]) # !M1_Q4 & H1L44;


--T1L08 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~559
--operation mode is normal

T1_INDIRECT_ADDR[2]_qfbk = T1_INDIRECT_ADDR[2];
T1L08 = T1_SEL_STACKPTR & (TB1_L_SP[2] # T1_SEL_INDADDR & T1_INDIRECT_ADDR[2]_qfbk) # !T1_SEL_STACKPTR & T1_SEL_INDADDR & T1_INDIRECT_ADDR[2]_qfbk;

--T1_INDIRECT_ADDR[2] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]
--operation mode is normal

T1_INDIRECT_ADDR[2]_sload_eqn = J1L5;
T1_INDIRECT_ADDR[2] = DFFEA(T1_INDIRECT_ADDR[2]_sload_eqn, HC1__clk0, G1_ENA, , T1L971, , );


--T1L101 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA~19
--operation mode is normal

T1L101 = T1_SEL_REGBANK & AB1_OPC[2] & AB1_OPC[3];


--T1L21 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601
--operation mode is normal

T1L21 = M1_Q4 & (M1_Q5 & H1L64 # !M1_Q5 & H1_IMMDAT[2]) # !M1_Q4 & H1L64;


--T1L47 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~563
--operation mode is normal

T1L47 = TB1_L_SP[0] & (T1_SEL_STACKPTR # T1_SEL_REGBANK & AB1_OPC[0]) # !TB1_L_SP[0] & T1_SEL_REGBANK & AB1_OPC[0];


--KB1L42 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1060
--operation mode is normal

KB1L42 = GB1L33 # KB1L02 # KB1L22 # !T1L621;


--U1L452 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|misc2~0
--operation mode is normal

U1L452 = M1_STATD[1] & !M1_LDV2CK2;


--U1L18 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|JMP_REL~437
--operation mode is normal

U1L18 = P1L91 # JB1L3 # EB1L51 & EB1L73;


--PB1L46 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986
--operation mode is normal

PB1L46 = P1_JMPADPTR & (P1L95 & T1L27 # !P1L95 & H1_IMMDAT[6]) # !P1_JMPADPTR & T1L27;


--AC1_ram_rom_data_reg[6] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--operation mode is normal

AC1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[6], AC1_ram_rom_data_reg[7], ZB1_q_b[6], AC1L11, VCC, AC1L01);


--Q1L661 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|TEMP2_EN~553
--operation mode is normal

Q1L661 = M1L3 & (EB1L13 # !EB1L71 & P1L94);


--P1L13 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~403
--operation mode is normal

P1L13 = G1_ENA & !FB1L08 & (!P1L75 # !EB1L9) # !G1_ENA & (!P1L75 # !EB1L9);


--P1L74 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|IMMB3~387
--operation mode is normal

P1L74 = P1_LCJNE # P1L34 # !P1L54 & !EB1L53;


--P1L93 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|IMMB3~383
--operation mode is normal

P1L93 = !GB1L33 & (EB1L53 # !G1_ENA # !EB1L91);


--QB1L7 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37
--operation mode is normal

QB1L7 = U1_L_PROGRAM_COUNT[12] & U1_L_PROGRAM_COUNT[13];


--FC1_q_a[6] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[6]_PORT_A_data_in = H1L51;
FC1_q_a[6]_PORT_A_data_in_reg = DFFE(FC1_q_a[6]_PORT_A_data_in, FC1_q_a[6]_clock_0, , , );
FC1_q_a[6]_PORT_B_data_in = AC2_ram_rom_data_reg[6];
FC1_q_a[6]_PORT_B_data_in_reg = DFFE(FC1_q_a[6]_PORT_B_data_in, FC1_q_a[6]_clock_1, , , );
FC1_q_a[6]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[6]_PORT_A_address_reg = DFFE(FC1_q_a[6]_PORT_A_address, FC1_q_a[6]_clock_0, , , );
FC1_q_a[6]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[6]_PORT_B_address_reg = DFFE(FC1_q_a[6]_PORT_B_address, FC1_q_a[6]_clock_1, , , );
FC1_q_a[6]_PORT_A_write_enable = T1_FWE;
FC1_q_a[6]_PORT_A_write_enable_reg = DFFE(FC1_q_a[6]_PORT_A_write_enable, FC1_q_a[6]_clock_0, , , );
FC1_q_a[6]_PORT_B_write_enable = AC2L13;
FC1_q_a[6]_PORT_B_write_enable_reg = DFFE(FC1_q_a[6]_PORT_B_write_enable, FC1_q_a[6]_clock_1, , , );
FC1_q_a[6]_clock_0 = HC1__clk0;
FC1_q_a[6]_clock_1 = A1L5;
FC1_q_a[6]_PORT_A_data_out = MEMORY(FC1_q_a[6]_PORT_A_data_in_reg, FC1_q_a[6]_PORT_B_data_in_reg, FC1_q_a[6]_PORT_A_address_reg, FC1_q_a[6]_PORT_B_address_reg, FC1_q_a[6]_PORT_A_write_enable_reg, FC1_q_a[6]_PORT_B_write_enable_reg, , , FC1_q_a[6]_clock_0, FC1_q_a[6]_clock_1, , , , );
FC1_q_a[6] = FC1_q_a[6]_PORT_A_data_out[0];

--FC1_q_b[6] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[6]
FC1_q_b[6]_PORT_A_data_in = H1L51;
FC1_q_b[6]_PORT_A_data_in_reg = DFFE(FC1_q_b[6]_PORT_A_data_in, FC1_q_b[6]_clock_0, , , );
FC1_q_b[6]_PORT_B_data_in = AC2_ram_rom_data_reg[6];
FC1_q_b[6]_PORT_B_data_in_reg = DFFE(FC1_q_b[6]_PORT_B_data_in, FC1_q_b[6]_clock_1, , , );
FC1_q_b[6]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[6]_PORT_A_address_reg = DFFE(FC1_q_b[6]_PORT_A_address, FC1_q_b[6]_clock_0, , , );
FC1_q_b[6]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[6]_PORT_B_address_reg = DFFE(FC1_q_b[6]_PORT_B_address, FC1_q_b[6]_clock_1, , , );
FC1_q_b[6]_PORT_A_write_enable = T1_FWE;
FC1_q_b[6]_PORT_A_write_enable_reg = DFFE(FC1_q_b[6]_PORT_A_write_enable, FC1_q_b[6]_clock_0, , , );
FC1_q_b[6]_PORT_B_write_enable = AC2L13;
FC1_q_b[6]_PORT_B_write_enable_reg = DFFE(FC1_q_b[6]_PORT_B_write_enable, FC1_q_b[6]_clock_1, , , );
FC1_q_b[6]_clock_0 = HC1__clk0;
FC1_q_b[6]_clock_1 = A1L5;
FC1_q_b[6]_PORT_B_data_out = MEMORY(FC1_q_b[6]_PORT_A_data_in_reg, FC1_q_b[6]_PORT_B_data_in_reg, FC1_q_b[6]_PORT_A_address_reg, FC1_q_b[6]_PORT_B_address_reg, FC1_q_b[6]_PORT_A_write_enable_reg, FC1_q_b[6]_PORT_B_write_enable_reg, , , FC1_q_b[6]_clock_0, FC1_q_b[6]_clock_1, , , , );
FC1_q_b[6] = FC1_q_b[6]_PORT_B_data_out[0];


--Z1L111 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~1015
--operation mode is normal

Z1L111 = T1_L_FA[4] & Z1L901 # !T1_L_FA[4] & Q1_L_ACCDAT[6];


--Z1L701 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75
--operation mode is normal

Z1L701 = Z1L501 & (X1_L_IP[6] # !T1_L_FA[3]) # !Z1L501 & T1_L_FA[3] & X1_L_IE[6];


--Z1L79 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70
--operation mode is normal

Z1L79 = T1_L_FA[6] & (T1_L_FA[5] # Y1_PSWDAT[6]) # !T1_L_FA[6] & !T1_L_FA[5] & Z1L301;


--N1L26 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[6]~2
--operation mode is normal

N1L26 = FB1L83 & (FB1L04 # N1L451) # !FB1L83 & !FB1L04 & N1L251;


--NB1L61 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404
--operation mode is normal

NB1L61 = NB1_LBUSA[7] & !U1_L_PROGRAM_COUNT[9] & !U1_L_PROGRAM_COUNT[10] & NB1L41 # !NB1_LBUSA[7] & (!NB1L41 # !U1_L_PROGRAM_COUNT[10] # !U1_L_PROGRAM_COUNT[9]);


--H1L31 is CPU_Core:inst|MCU80512:inst3|FO[5]~66
--operation mode is normal

H1L31 = T1_RAMDI[5];


--AC2_ram_rom_data_reg[5] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--operation mode is normal

AC2_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[5], AC2_ram_rom_data_reg[6], FC1_q_b[5], AC2L11, VCC, AC2L01);


--MB1_SFRW[17] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]
--operation mode is normal

MB1_SFRW[17] = !T1_L_FA[5] & T1_L_FA[6] & !T1_L_FA[3] & MB1L92;


--Z1L39 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~1016
--operation mode is normal

Z1L39 = T1_L_FA[3] & Y1_L_MSIZ[5] # !T1_L_FA[3] & Q1_BREG[5];


--Z1L78 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79
--operation mode is normal

Z1L78 = Z1L58 & (Z1L181 # !T1_L_FA[4]) # !Z1L58 & T1_L_FA[4] & W1L452;


--Z1L19 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81
--operation mode is normal

Z1L19 = Z1L98 & (X1_L_IP[5] # !T1_L_FA[3]) # !Z1L98 & T1_L_FA[3] & X1_L_IE[5];


--AC1_ram_rom_data_reg[4] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--operation mode is normal

AC1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[4], AC1_ram_rom_data_reg[5], ZB1_q_b[4], AC1L11, VCC, AC1L01);


--FC1_q_a[4] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[4]_PORT_A_data_in = H1L11;
FC1_q_a[4]_PORT_A_data_in_reg = DFFE(FC1_q_a[4]_PORT_A_data_in, FC1_q_a[4]_clock_0, , , );
FC1_q_a[4]_PORT_B_data_in = AC2_ram_rom_data_reg[4];
FC1_q_a[4]_PORT_B_data_in_reg = DFFE(FC1_q_a[4]_PORT_B_data_in, FC1_q_a[4]_clock_1, , , );
FC1_q_a[4]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[4]_PORT_A_address_reg = DFFE(FC1_q_a[4]_PORT_A_address, FC1_q_a[4]_clock_0, , , );
FC1_q_a[4]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[4]_PORT_B_address_reg = DFFE(FC1_q_a[4]_PORT_B_address, FC1_q_a[4]_clock_1, , , );
FC1_q_a[4]_PORT_A_write_enable = T1_FWE;
FC1_q_a[4]_PORT_A_write_enable_reg = DFFE(FC1_q_a[4]_PORT_A_write_enable, FC1_q_a[4]_clock_0, , , );
FC1_q_a[4]_PORT_B_write_enable = AC2L13;
FC1_q_a[4]_PORT_B_write_enable_reg = DFFE(FC1_q_a[4]_PORT_B_write_enable, FC1_q_a[4]_clock_1, , , );
FC1_q_a[4]_clock_0 = HC1__clk0;
FC1_q_a[4]_clock_1 = A1L5;
FC1_q_a[4]_PORT_A_data_out = MEMORY(FC1_q_a[4]_PORT_A_data_in_reg, FC1_q_a[4]_PORT_B_data_in_reg, FC1_q_a[4]_PORT_A_address_reg, FC1_q_a[4]_PORT_B_address_reg, FC1_q_a[4]_PORT_A_write_enable_reg, FC1_q_a[4]_PORT_B_write_enable_reg, , , FC1_q_a[4]_clock_0, FC1_q_a[4]_clock_1, , , , );
FC1_q_a[4] = FC1_q_a[4]_PORT_A_data_out[0];

--FC1_q_b[4] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[4]
FC1_q_b[4]_PORT_A_data_in = H1L11;
FC1_q_b[4]_PORT_A_data_in_reg = DFFE(FC1_q_b[4]_PORT_A_data_in, FC1_q_b[4]_clock_0, , , );
FC1_q_b[4]_PORT_B_data_in = AC2_ram_rom_data_reg[4];
FC1_q_b[4]_PORT_B_data_in_reg = DFFE(FC1_q_b[4]_PORT_B_data_in, FC1_q_b[4]_clock_1, , , );
FC1_q_b[4]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[4]_PORT_A_address_reg = DFFE(FC1_q_b[4]_PORT_A_address, FC1_q_b[4]_clock_0, , , );
FC1_q_b[4]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[4]_PORT_B_address_reg = DFFE(FC1_q_b[4]_PORT_B_address, FC1_q_b[4]_clock_1, , , );
FC1_q_b[4]_PORT_A_write_enable = T1_FWE;
FC1_q_b[4]_PORT_A_write_enable_reg = DFFE(FC1_q_b[4]_PORT_A_write_enable, FC1_q_b[4]_clock_0, , , );
FC1_q_b[4]_PORT_B_write_enable = AC2L13;
FC1_q_b[4]_PORT_B_write_enable_reg = DFFE(FC1_q_b[4]_PORT_B_write_enable, FC1_q_b[4]_clock_1, , , );
FC1_q_b[4]_clock_0 = HC1__clk0;
FC1_q_b[4]_clock_1 = A1L5;
FC1_q_b[4]_PORT_B_data_out = MEMORY(FC1_q_b[4]_PORT_A_data_in_reg, FC1_q_b[4]_PORT_B_data_in_reg, FC1_q_b[4]_PORT_A_address_reg, FC1_q_b[4]_PORT_B_address_reg, FC1_q_b[4]_PORT_A_write_enable_reg, FC1_q_b[4]_PORT_B_write_enable_reg, , , FC1_q_b[4]_clock_0, FC1_q_b[4]_clock_1, , , , );
FC1_q_b[4] = FC1_q_b[4]_PORT_B_data_out[0];


--Z1L97 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~1019
--operation mode is normal

Z1L97 = T1_L_FA[4] & Z1L77 # !T1_L_FA[4] & Q1_L_ACCDAT[4];


--Z1L57 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87
--operation mode is normal

Z1L57 = Z1L37 & (X1_L_IP[4] # !T1_L_FA[3]) # !Z1L37 & X1_L_IE[4] & T1_L_FA[3];


--Z1L56 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82
--operation mode is normal

Z1L56 = T1_L_FA[6] & (T1_L_FA[5] # Y1_PSWDAT[4]) # !T1_L_FA[6] & !T1_L_FA[5] & Z1L17;


--N1L041 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2052
--operation mode is normal

N1L041 = N1L801 & (CB1L5 $ N1L071) # !N1L801 & Q1_ACLDAT[0];


--N1L45 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUP[4]~6
--operation mode is normal

N1L45 = FB1L83 & (FB1L04 # N1L051) # !FB1L83 & !FB1L04 & N1L841;


--QB2L01 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429
--operation mode is normal

QB2L01 = U1_L_PROGRAM_COUNT[8] & U1_L_PROGRAM_COUNT[9] & !NB1_LBUSA[7] & !NB1L11 # !U1_L_PROGRAM_COUNT[8] & !U1_L_PROGRAM_COUNT[9] & NB1_LBUSA[7] & NB1L11;


--Q1_ACLDAT[1] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[1]
--operation mode is normal

Q1_ACLDAT[1]_lut_out = Q1_ADD2MOD & !Q1_ADD3MOD & N1L31 # !Q1_ADD2MOD & Q1L021;
Q1_ACLDAT[1] = DFFEA(Q1_ACLDAT[1]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--Q1_ACLDAT[0] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[0]
--operation mode is normal

Q1_ACLDAT[0]_lut_out = Q1L811 & (Q1L56 # !Q1_ADD3MOD) # !Q1L811 & Q1_ADD3MOD & Q1_L_ACCDAT[0];
Q1_ACLDAT[0] = DFFEA(Q1_ACLDAT[0]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--Q1_ACLDAT[4] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[4]
--operation mode is normal

Q1_ACLDAT[4]_lut_out = Q1_ADD2MOD & !Q1_ADD3MOD & N1L22 # !Q1_ADD2MOD & Q1L621;
Q1_ACLDAT[4] = DFFEA(Q1_ACLDAT[4]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--Q1_ACLDAT[6] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[6]
--operation mode is normal

Q1_ACLDAT[6]_lut_out = Q1_ADD2MOD & !Q1_ADD3MOD & N1L03 # !Q1_ADD2MOD & Q1L031;
Q1_ACLDAT[6] = DFFEA(Q1_ACLDAT[6]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--N1L431 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LBBIT~4
--operation mode is normal

N1L431 = N1L331 & (Q1_ACLDAT[3] # !T1_BIT_POSN[1]) # !N1L331 & T1_BIT_POSN[1] & Q1_ACLDAT[2];


--N1L731 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LBBIT~6
--operation mode is normal

N1L731 = N1L631 & (Q1_ACLDAT[7] # !T1_BIT_POSN[0]) # !N1L631 & Q1_ACLDAT[5] & T1_BIT_POSN[0];


--P1L3 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AK~1
--operation mode is normal

P1L3 = AB1_OPC[6] # AB1_OPC[5] # AB1_OPC[7];


--FB1L63 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~1877
--operation mode is normal

FB1L63 = !EB1L33 & (EB1L32 # EB1L71);


--CB8L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8
--operation mode is normal

CB8L3 = CB8L1 & (!FB1L86 # !R1_TMPDAT[7]) # !CB8L1 & R1_TMPDAT[7] & FB1L62;


--Q1_ACLDAT[7] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[7]
--operation mode is normal

Q1_ACLDAT[7]_lut_out = Q1_ADD2MOD & !Q1_ADD3MOD & N1L73 # !Q1_ADD2MOD & Q1L231;
Q1_ACLDAT[7] = DFFEA(Q1_ACLDAT[7]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--DB2L31 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1391
--operation mode is normal

DB2L31 = N1_CBEN & (CB7L3 & DB2L11 # !DB2L5) # !N1_CBEN & CB7L3 & DB2L11;


--N1L801 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CMUX~38
--operation mode is normal

Q1_ACC0_qfbk = Q1_ACC0;
N1L801 = FB1L3 & !N1_CARI & (Q1_ACC0_qfbk # !FB1L7) # !FB1L3 & (Q1_ACC0_qfbk # !FB1L7);

--Q1_ACC0 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC0
--operation mode is normal

Q1_ACC0_sload_eqn = Q1_L_ACCDAT[0];
Q1_ACC0 = DFFEA(Q1_ACC0_sload_eqn, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--N1_DA is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DA
--operation mode is normal

N1_DA = FB1_ALUC[5] & (!N1L201 # !N1L401) # !FB1_ALUC[5] & FB1L23 & (!N1L201 # !N1L401);


--CB5L5 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8
--operation mode is normal

CB5L5 = CB5L3 & (!FB1L86 # !R1_TMPDAT[4]) # !CB5L3 & R1_TMPDAT[4] & FB1L62;


--QB2L1 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104
--operation mode is normal

QB2L1 = NB1_LBUSA[7] & !U1_L_PROGRAM_COUNT[8] & NB1L11 & !U1_L_PROGRAM_COUNT[9] # !NB1_LBUSA[7] & (NB1L11 # !U1_L_PROGRAM_COUNT[9] # !U1_L_PROGRAM_COUNT[8]);


--QB4L1 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196
--operation mode is normal

QB4L1 = QB4L3 & (!U1_L_PROGRAM_COUNT[1] # !U1_JMP_REL # !H1_IMMDAT[1]) # !QB4L3 & !U1_L_PROGRAM_COUNT[1] & (!U1_JMP_REL # !H1_IMMDAT[1]);


--PB1L86 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988
--operation mode is normal

PB1L86 = P1L95 & T1L66 # !P1L95 & (P1_JMPADPTR & H1_IMMDAT[2] # !P1_JMPADPTR & T1L66);


--FB1L44 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~1879
--operation mode is normal

FB1L44 = AB1_OPC[5] & P1L16 & !EB1L13 # !G1_ENA;


--CB2L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8
--operation mode is normal

CB2L3 = CB2L1 & (!FB1L86 # !R1_TMPDAT[1]) # !CB2L1 & R1_TMPDAT[1] & FB1L62;


--DB1L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2
--operation mode is normal

DB1L1 = CB1L1 & (N1_CBEN # N1L071 & CB1L5) # !CB1L1 & N1L071 & CB1L5;


--DB2L9 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1389
--operation mode is normal

DB2L9 = N1_CBEN & (DB2L3 # CB6L5 & DB2L7) # !N1_CBEN & CB6L5 & DB2L7;


--CB7L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8
--operation mode is normal

CB7L3 = CB7L1 & (!FB1L86 # !R1_TMPDAT[6]) # !CB7L1 & R1_TMPDAT[6] & FB1L62;


--NB1L11 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413
--operation mode is normal

NB1L11 = RB1L1 & (NB1L31 # NB1L7 # NB1L9);


--Q1_TEMP2_EN is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|TEMP2_EN
--operation mode is normal

Q1_TEMP2_EN = !M1_LDV2CK2 & (Q1L861 # Q1L071 & !GB1L02);


--N1L28 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1322
--operation mode is normal

N1L28 = !EB1L13 & (EB1L31 # EB1L91) # !G1_ENA;


--N1L48 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1323
--operation mode is normal

N1L48 = !EB1L92 & (EB1L71 # EB1L91 # !EB1L3);


--N1L88 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1325
--operation mode is normal

N1L88 = EB1L92 & EB1L71 & EB1L73 # !EB1L92 & (N1L68 # EB1L71 & EB1L73);


--N1L08 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1321
--operation mode is normal

N1L08 = N1L47 & !P1L36 & (N1L87 # N1L67);


--Q1_ACLDAT[5] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[5]
--operation mode is normal

Q1_ACLDAT[5]_lut_out = Q1_ADD2MOD & !Q1_ADD3MOD & N1L52 # !Q1_ADD2MOD & Q1L821;
Q1_ACLDAT[5] = DFFEA(Q1_ACLDAT[5]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--CB6L5 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8
--operation mode is normal

CB6L5 = CB6L3 & (!FB1L86 # !R1_TMPDAT[5]) # !CB6L3 & R1_TMPDAT[5] & FB1L62;


--DB2L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1385
--operation mode is normal

DB2L1 = DB2L7 # CB5L1 & (FB1L23 # FB1_ALUC[5]);


--Q1_ACLDAT[2] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[2]
--operation mode is normal

Q1_ACLDAT[2]_lut_out = Q1_ADD2MOD & !Q1_ADD3MOD & N1L41 # !Q1_ADD2MOD & Q1L221;
Q1_ACLDAT[2] = DFFEA(Q1_ACLDAT[2]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--CB3L5 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8
--operation mode is normal

CB3L5 = CB3L3 & (!FB1L86 # !R1_TMPDAT[2]) # !CB3L3 & R1_TMPDAT[2] & FB1L62;


--DB1L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~624
--operation mode is normal

DB1L3 = DB1L5 # N1L131 & (FB1_ALUC[5] # FB1L23);


--PB1L71 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1019
--operation mode is normal

PB1L71 = PB1L91 # !EB1L3 & !EB1L13 & N1L21;


--X1L711 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|setlilx~1
--operation mode is normal

X1L711 = !M1_LCYC & X1_INT_EN & M1_LDV2CK1;


--X1L58 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_INTA~231
--operation mode is normal

X1L58 = X1L2 & (X1L52 # !X1L5 # !X1L91);


--U1L12 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA~2269
--operation mode is normal

U1L12 = U1L652 & (U1L91 # !M1_LCYC) # !U1L652 & U1_BA;


--U1L13 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA~2274
--operation mode is normal

U1L13 = M1_Q4 & (U1L52 # U1L92) # !M1_Q4 & JB1L71;


--P1_LCJNE is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LCJNE
--operation mode is normal

P1_LCJNE = EB1L31 & (AB1_OPC[3] # AB1_OPC[2]);


--JB1L91 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1094
--operation mode is normal

JB1L91 = JB1L12 & (EB1L73 # P1L75 & EB1L9);


--FB1L61 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1868
--operation mode is normal

FB1L61 = !AB1_OPC[3] & EB1L53 # !EB1L91 # !G1_ENA;


--N1L651 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LOCALC~271
--operation mode is normal

N1L651 = Q1_ACLDAT[7] & (Q1_L_ACCDAT[7] # !FB1L3) # !Q1_ACLDAT[7] & Q1_L_ACCDAT[7] & FB1L3;


--FB1_ALUC[15] is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]
--operation mode is normal

FB1_ALUC[15] = FB1L7 # !EB1L13 & AB1_OPC[4] & P1L16;


--Y1_L_MSIZ[7] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]
--operation mode is normal

Y1_L_MSIZ[7]_lut_out = H1_CLEAR & (MB1L83 & T1_RAMDI[7] # !MB1L83 & Y1_L_MSIZ[7]);
Y1_L_MSIZ[7] = DFFEA(Y1_L_MSIZ[7]_lut_out, HC1__clk0, VCC, , , , );


--U1L021 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6
--operation mode is arithmetic

U1L021 = CARRY(Y1_L_MSIZ[6] & U1L012 & !U1L711 # !Y1_L_MSIZ[6] & (U1L012 # !U1L711));


--BB1L9 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|COUNT_EN~26
--operation mode is normal

M1_S_EN_qfbk = M1_S_EN;
BB1L9 = !M1_LDV2CK1 & (M1_S_EN_qfbk & V1_LLOV1 # !BB1_L_SCON[6]);

--M1_S_EN is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|S_EN
--operation mode is normal

M1_S_EN_sload_eqn = M1_SME;
M1_S_EN = DFFEA(M1_S_EN_sload_eqn, HC1__clk0, G1_ENA, , , , );


--AB1_L_OPLOAD is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|L_OPLOAD
--operation mode is normal

AB1_L_OPLOAD_lut_out = H1_CLEAR & !M1_LCYC & AB1L2;
AB1_L_OPLOAD = DFFEA(AB1_L_OPLOAD_lut_out, HC1__clk0, VCC, , , , );


--U1L852 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|pc_load_controller~0
--operation mode is normal

U1L852 = !M1_LDV2CK2 & M1_STATD[2];


--U1L161 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|NFBH~469
--operation mode is normal

U1L161 = T1L071 & !M1L3 & !P1_JMPADPTR # !T1L071 & U1_NFBH;


--U1L951 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|NFBH~468
--operation mode is normal

U1L951 = P1_JMPADPTR & U1L612 & (P1L95 # !P1L13);


--U1_SEL_11BIT_ADDR is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR
--operation mode is normal

U1_SEL_11BIT_ADDR_lut_out = U1L812 # U1L612 & EB1L93;
U1_SEL_11BIT_ADDR = DFFEA(U1_SEL_11BIT_ADDR_lut_out, HC1__clk0, VCC, , , , );


--N1L51 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670
--operation mode is normal

N1L51 = N1L84 & (T1_BIT_POSN[2] # !N1L82 # !FB1L07);


--G1L06 is CPU_Core:inst|SCHKT:inst|Mux~4634
--operation mode is normal

G1L06 = NESW $ (G1_Q[3] & G1_Q[4] & !G1_LOK[0] # !G1_Q[3] & !G1_Q[4]);


--G1L66 is CPU_Core:inst|SCHKT:inst|Mux~4638
--operation mode is normal

G1L66 = NESW $ (G1_Q[4] # !G1_Q[3] & !G1_LOK[0]);


--G1L13 is CPU_Core:inst|SCHKT:inst|Mux~109
--operation mode is normal

G1L13 = NESW $ (G1_Q[4] # G1_Q[0]);


--G1L67 is CPU_Core:inst|SCHKT:inst|Mux~4644
--operation mode is normal

G1L67 = G1_Q[1] & G1_Q[2] # !G1_Q[1] & (NESW $ G1L47);


--G1L65 is CPU_Core:inst|SCHKT:inst|Mux~4631
--operation mode is normal

G1L65 = G1_Q[0] # NESW $ (G1_Q[4] & G1_LOK[1]);


--G1L85 is CPU_Core:inst|SCHKT:inst|Mux~4633
--operation mode is normal

G1L85 = G1_Q[2] & !G1_Q[1];


--G1L93 is CPU_Core:inst|SCHKT:inst|Mux~4443
--operation mode is normal

G1L93 = G1_Q[0] & (G1_Q[3] # G1_Q[1]) # !G1_Q[0] & (G1_Q[3] & G1_Q[1] # !G1_Q[3] & G1_LOK[2] & !G1_Q[1]);


--G1L24 is CPU_Core:inst|SCHKT:inst|Mux~4481
--operation mode is normal

G1L24 = G1_Q[3] & (G1_Q[4] $ G1_Q[1]) # !G1_Q[3] & !G1_Q[1] & G1L14;


--BC3L21 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Mux~258
--operation mode is normal

BC3L21 = AMPP_FUNCTION(BC3_word_counter[4], BC3_word_counter[1], BC3_word_counter[2], BC3_word_counter[3]);


--MC1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]
--operation mode is normal

MC1_state[13] = AMPP_FUNCTION(A1L5, MC1_state[12], MC1_state[13], A1L7, VCC);


--BC2L41 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~392
--operation mode is normal

BC2L41 = AMPP_FUNCTION(BC2_word_counter[0], BC2_word_counter[1], BC2_word_counter[2], BC2_word_counter[3]);


--AC2_ram_rom_data_reg[4] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--operation mode is normal

AC2_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[4], AC2_ram_rom_data_reg[5], FC1_q_b[4], AC2L11, VCC, AC2L01);


--FC1_q_a[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 8, Port B Logical Depth: 256, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
FC1_q_a[3]_PORT_A_data_in = H1L9;
FC1_q_a[3]_PORT_A_data_in_reg = DFFE(FC1_q_a[3]_PORT_A_data_in, FC1_q_a[3]_clock_0, , , );
FC1_q_a[3]_PORT_B_data_in = AC2_ram_rom_data_reg[3];
FC1_q_a[3]_PORT_B_data_in_reg = DFFE(FC1_q_a[3]_PORT_B_data_in, FC1_q_a[3]_clock_1, , , );
FC1_q_a[3]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_a[3]_PORT_A_address_reg = DFFE(FC1_q_a[3]_PORT_A_address, FC1_q_a[3]_clock_0, , , );
FC1_q_a[3]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_a[3]_PORT_B_address_reg = DFFE(FC1_q_a[3]_PORT_B_address, FC1_q_a[3]_clock_1, , , );
FC1_q_a[3]_PORT_A_write_enable = T1_FWE;
FC1_q_a[3]_PORT_A_write_enable_reg = DFFE(FC1_q_a[3]_PORT_A_write_enable, FC1_q_a[3]_clock_0, , , );
FC1_q_a[3]_PORT_B_write_enable = AC2L13;
FC1_q_a[3]_PORT_B_write_enable_reg = DFFE(FC1_q_a[3]_PORT_B_write_enable, FC1_q_a[3]_clock_1, , , );
FC1_q_a[3]_clock_0 = HC1__clk0;
FC1_q_a[3]_clock_1 = A1L5;
FC1_q_a[3]_PORT_A_data_out = MEMORY(FC1_q_a[3]_PORT_A_data_in_reg, FC1_q_a[3]_PORT_B_data_in_reg, FC1_q_a[3]_PORT_A_address_reg, FC1_q_a[3]_PORT_B_address_reg, FC1_q_a[3]_PORT_A_write_enable_reg, FC1_q_a[3]_PORT_B_write_enable_reg, , , FC1_q_a[3]_clock_0, FC1_q_a[3]_clock_1, , , , );
FC1_q_a[3] = FC1_q_a[3]_PORT_A_data_out[0];

--FC1_q_b[3] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|altsyncram_bfb2:altsyncram1|q_b[3]
FC1_q_b[3]_PORT_A_data_in = H1L9;
FC1_q_b[3]_PORT_A_data_in_reg = DFFE(FC1_q_b[3]_PORT_A_data_in, FC1_q_b[3]_clock_0, , , );
FC1_q_b[3]_PORT_B_data_in = AC2_ram_rom_data_reg[3];
FC1_q_b[3]_PORT_B_data_in_reg = DFFE(FC1_q_b[3]_PORT_B_data_in, FC1_q_b[3]_clock_1, , , );
FC1_q_b[3]_PORT_A_address = BUS(T1_L_FA[0], T1_L_FA[1], T1_L_FA[2], T1_L_FA[3], T1_L_FA[4], T1_L_FA[5], T1_L_FA[6], T1_L_FA[7]);
FC1_q_b[3]_PORT_A_address_reg = DFFE(FC1_q_b[3]_PORT_A_address, FC1_q_b[3]_clock_0, , , );
FC1_q_b[3]_PORT_B_address = BUS(GC1_safe_q[0], GC1_safe_q[1], GC1_safe_q[2], GC1_safe_q[3], GC1_safe_q[4], GC1_safe_q[5], GC1_safe_q[6], GC1_safe_q[7]);
FC1_q_b[3]_PORT_B_address_reg = DFFE(FC1_q_b[3]_PORT_B_address, FC1_q_b[3]_clock_1, , , );
FC1_q_b[3]_PORT_A_write_enable = T1_FWE;
FC1_q_b[3]_PORT_A_write_enable_reg = DFFE(FC1_q_b[3]_PORT_A_write_enable, FC1_q_b[3]_clock_0, , , );
FC1_q_b[3]_PORT_B_write_enable = AC2L13;
FC1_q_b[3]_PORT_B_write_enable_reg = DFFE(FC1_q_b[3]_PORT_B_write_enable, FC1_q_b[3]_clock_1, , , );
FC1_q_b[3]_clock_0 = HC1__clk0;
FC1_q_b[3]_clock_1 = A1L5;
FC1_q_b[3]_PORT_B_data_out = MEMORY(FC1_q_b[3]_PORT_A_data_in_reg, FC1_q_b[3]_PORT_B_data_in_reg, FC1_q_b[3]_PORT_A_address_reg, FC1_q_b[3]_PORT_B_address_reg, FC1_q_b[3]_PORT_A_write_enable_reg, FC1_q_b[3]_PORT_B_write_enable_reg, , , FC1_q_b[3]_clock_0, FC1_q_b[3]_clock_1, , , , );
FC1_q_b[3] = FC1_q_b[3]_PORT_B_data_out[0];


--H1L7 is CPU_Core:inst|MCU80512:inst3|FO[2]~69
--operation mode is normal

H1L7 = T1_RAMDI[2];


--Y1_L_RESINT is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_RESINT
--operation mode is normal

Y1_L_RESINT_lut_out = Y1_L_RESINT & !AB1_L_OPLOAD # !H1_CLEAR;
Y1_L_RESINT = DFFEA(Y1_L_RESINT_lut_out, HC1__clk0, VCC, , , , );


--S1_C_TRUE is CPU_Core:inst|MCU80512:inst3|m3s007bo:U6|C_TRUE
--operation mode is normal

S1_C_TRUE_lut_out = AB1_OPC[6] & S1L7 # !AB1_OPC[6] & S1L9;
S1_C_TRUE_sload_eqn = (AB1_OPC[7] & S1L5) # (!AB1_OPC[7] & S1_C_TRUE_lut_out);
S1_C_TRUE = DFFEA(S1_C_TRUE_sload_eqn, HC1__clk0, G1_ENA, , S1L31, , );


--TB1_L_SP[4] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]
--operation mode is normal

TB1_L_SP[4]_lut_out = T1_RAMDI[4] & (MB1L42 # TB1_LOCALB[4]) # !T1_RAMDI[4] & !MB1L42 & TB1_LOCALB[4];
TB1_L_SP[4]_sload_eqn = (TB1L16 & TB1_L_SP[4]) # (!TB1L16 & TB1_L_SP[4]_lut_out);
TB1_L_SP[4]_reg_input = TB1_L_SP[4]_sload_eqn & H1_CLEAR;
TB1_L_SP[4] = DFFEA(TB1_L_SP[4]_reg_input, HC1__clk0, VCC, , , , );


--T1_SEL_REGBANK is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_REGBANK
--operation mode is normal

T1_SEL_REGBANK_lut_out = Y1L76 # T1L381 & T1L251 # !T1L381 & T1_SEL_REGBANK;
T1_SEL_REGBANK = DFFEA(T1_SEL_REGBANK_lut_out, HC1__clk0, G1_ENA, , , , );


--Y1_PSWDAT[4] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[4]
--operation mode is normal

Y1_PSWDAT[4]_lut_out = H1_CLEAR & (MB1_SFRW[17] & T1_RAMDI[4] # !MB1_SFRW[17] & Y1_PSWDAT[4]);
Y1_PSWDAT[4] = DFFEA(Y1_PSWDAT[4]_lut_out, HC1__clk0, VCC, , , , );


--BC1L51 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~393
--operation mode is normal

BC1L51 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[1], BC1_word_counter[2], BC1_word_counter[3]);


--BC1L61 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Mux~396
--operation mode is normal

BC1L61 = AMPP_FUNCTION(BC1_word_counter[0], BC1_word_counter[1], BC1_word_counter[2], BC1_word_counter[3]);


--U1L962 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|set_data_pointer~658
--operation mode is normal

U1L962 = GB1_AK & M1_STATD[6] & M1_CYC[2] # !GB1_AK & U1L862;


--U1L662 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|set_data_pointer~656
--operation mode is normal

U1L662 = T1_L_FA[1] & !T1_L_FA[0] & MB1L64 & !T1_L_FA[2];


--EB1L11 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1228
--operation mode is normal

EB1L11 = AB1_OPC[4] & AB1_OPC[5];


--U1L961 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|NFBL~516
--operation mode is normal

U1L961 = P1_JMPADPTR & (M1_Q5 # U1L561 # !M1_Q4) # !P1_JMPADPTR & M1_Q4 & !M1_Q5;


--U1L782 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|update_program_counter~561
--operation mode is normal

U1L782 = S1_C_TRUE # !P1L91 & !JB1L3 # !M1L3;


--M1L62 is CPU_Core:inst|MCU80512:inst3|m3s001bo:U1|SMF~33
--operation mode is normal

M1L62 = M1_SMF # M1_SMB;


--Q1_ACLDAT[3] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACLDAT[3]
--operation mode is normal

Q1_ACLDAT[3]_lut_out = Q1_ADD2MOD & !Q1_ADD3MOD & N1L91 # !Q1_ADD2MOD & Q1L421;
Q1_ACLDAT[3] = DFFEA(Q1_ACLDAT[3]_lut_out, HC1__clk0, G1_ENA, , Q1_TEMP2_EN, , );


--DB1L9 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~627
--operation mode is normal

DB1L9 = DB1L5 & (CB3L5 # N1_CBEN & DB1L7) # !DB1L5 & N1_CBEN & DB1L7;


--CB4L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8
--operation mode is normal

CB4L3 = CB4L1 & (!R1_TMPDAT[3] # !FB1L86) # !CB4L1 & FB1L62 & R1_TMPDAT[3];


--N1L061 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|LOCALD~131
--operation mode is normal

N1L061 = FB1L7 & Q1_ACC0 & !N1_CARI # !FB1L7 & Q1_ACLDAT[9];


--JB1L7 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1091
--operation mode is normal

JB1L7 = AB1_OPC[3] # AB1_OPC[1] & AB1_OPC[2];


--EB1L1 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~0
--operation mode is normal

EB1L1 = AB1_OPC[7] # AB1_OPC[5] # AB1_OPC[6] # AB1_OPC[4];


--P1L12 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~398
--operation mode is normal

P1L12 = P1L95 # !EB1L92 & (!EB1L3 # !EB1L5);


--P1L91 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|DJNZ~59
--operation mode is normal

P1L91 = G1_ENA & EB1L91 & (AB1_OPC[3] # !EB1L53);


--P1L15 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|IMMB4~124
--operation mode is normal

P1L15 = !EB1L13 & (EB1L71 # !P1L94);


--GB1L33 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74
--operation mode is normal

GB1L33 = AB1_OPC[6] & !AB1_OPC[7] & !EB1L13 & !EB1L11;


--P1L72 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~401
--operation mode is normal

P1L72 = EB1L7 & (!Y1L3 # !EB1L11) # !P1L1;


--P1L52 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|GOCYC2~400
--operation mode is normal

P1L52 = EB1L3 & JB1L7 & EB1L71 # !EB1L3 & (JB1L7 & EB1L71 # !EB1L53);


--EB1L31 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1229
--operation mode is normal

EB1L31 = AB1_OPC[7] & !AB1_OPC[6] & AB1_OPC[4] & AB1_OPC[5];


--Q1L3 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC_EN~1987
--operation mode is normal

Q1L3 = EB1L7 & !EB1L14 & GB1L61 # !EB1L7 & (!EB1L14 & GB1L61 # !EB1L93);


--Q1L5 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ACC_EN~1988
--operation mode is normal

Q1L5 = !AB1_OPC[6] & !EB1L13 & (!AB1_OPC[5] # !AB1_OPC[7]);


--X1L92 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILL[1]~160
--operation mode is normal

X1_LAT_ILB[1]_qfbk = X1_LAT_ILB[1];
X1L92 = X1_LAT_ILA[1] & (X1_LAT_ILB[1]_qfbk # !X1_IP1) # !X1_LAT_ILA[1] & X1_LAT_ILB[1]_qfbk & X1_IP1;

--X1_LAT_ILB[1] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]
--operation mode is normal

X1_LAT_ILB[1]_sload_eqn = X1L12;
X1_LAT_ILB[1] = DFFEA(X1_LAT_ILB[1]_sload_eqn, HC1__clk0, VCC, , X1L711, , );


--X1L52 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILB[3]~138
--operation mode is normal

X1L52 = X1_L_IP[3] & X1_L_IE[7] & X1_L_IE[3] & X1_PRD;

--X1_LAT_ILB[3] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]
--operation mode is normal

X1_LAT_ILB[3] = DFFEA(X1L52, HC1__clk0, VCC, , X1L711, , );


--PB1L23 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1020
--operation mode is normal

X1_LAT_ILA[3]_qfbk = X1_LAT_ILA[3];
PB1L23 = !X1L03 & (X1_IP1 & X1_LAT_ILB[3] # !X1_IP1 & X1_LAT_ILA[3]_qfbk);

--X1_LAT_ILA[3] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]
--operation mode is normal

X1_LAT_ILA[3]_sload_eqn = X1L51;
X1_LAT_ILA[3] = DFFEA(X1_LAT_ILA[3]_sload_eqn, HC1__clk0, VCC, , X1L711, , );


--X1L03 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILL[2]~161
--operation mode is normal

X1_LAT_ILB[2]_qfbk = X1_LAT_ILB[2];
X1L03 = X1_LAT_ILA[2] & (X1_LAT_ILB[2]_qfbk # !X1_IP1) # !X1_LAT_ILA[2] & X1_LAT_ILB[2]_qfbk & X1_IP1;

--X1_LAT_ILB[2] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]
--operation mode is normal

X1_LAT_ILB[2]_sload_eqn = X1L32;
X1_LAT_ILB[2] = DFFEA(X1_LAT_ILB[2]_sload_eqn, HC1__clk0, VCC, , X1L711, , );


--X1_LAT_ILA[4] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]
--operation mode is normal

X1_LAT_ILA[4]_lut_out = X1L61;
X1_LAT_ILA[4] = DFFEA(X1_LAT_ILA[4]_lut_out, HC1__clk0, VCC, , X1L711, , );


--X1L62 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILB[4]~139
--operation mode is normal

X1L62 = X1_L_IP[4] & X1_L_IE[4] & X1_L_IE[7] & X1_PRE;


--PB1L34 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1021
--operation mode is normal

PB1L34 = P1_JMPADPTR & (P1L95 & T1L17 # !P1L95 & H1_IMMDAT[5]);


--PB1L73 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1011
--operation mode is normal

PB1L73 = PB1L93 # !EB1L13 & !EB1L3 & N1L22;


--Y1_PSWDAT[3] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[3]
--operation mode is normal

Y1_PSWDAT[3]_lut_out = H1_CLEAR & (MB1_SFRW[17] & T1_RAMDI[3] # !MB1_SFRW[17] & Y1_PSWDAT[3]);
Y1_PSWDAT[3] = DFFEA(Y1_PSWDAT[3]_lut_out, HC1__clk0, VCC, , , , );


--Z1L36 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~1021
--operation mode is normal

Z1L36 = Q1_L_ACCDAT[3] & (Z1L16 # !T1_L_FA[4]) # !Q1_L_ACCDAT[3] & Z1L16 & T1_L_FA[4];


--Z1L94 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88
--operation mode is normal

Z1L94 = T1_L_FA[5] & (T1_L_FA[6] # Z1L95) # !T1_L_FA[5] & !T1_L_FA[6] & Z1L55;


--X1L31 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILA[1]~185
--operation mode is normal

X1_PRB_qfbk = X1_PRB;
X1L31 = X1_L_IE[1] & !X1_L_IP[1] & X1_PRB_qfbk & X1_L_IE[7];

--X1_PRB is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|PRB
--operation mode is normal

X1_PRB_sload_eqn = V1_TCON[5];
X1_PRB = DFFEA(X1_PRB_sload_eqn, HC1__clk0, G1_ENA, , X1L511, , );


--X1_LAT_ILA[0] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]
--operation mode is normal

X1_LAT_ILA[0]_lut_out = X1L01;
X1_LAT_ILA[0] = DFFEA(X1_LAT_ILA[0]_lut_out, HC1__clk0, VCC, , X1L711, , );


--X1L71 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILB[0]~141
--operation mode is normal

X1L71 = X1_L_IE[0] & X1_L_IE[7] & X1_L_IP[0] & X1_PRA;


--PB1L33 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1029
--operation mode is normal

PB1L33 = P1_JMPADPTR & (P1L95 & T1L86 # !P1L95 & H1_IMMDAT[3]);


--Z1L74 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~1023
--operation mode is normal

Z1L74 = Q1_L_ACCDAT[2] & (Z1L54 # !T1_L_FA[4]) # !Q1_L_ACCDAT[2] & T1_L_FA[4] & Z1L54;


--Z1L34 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99
--operation mode is normal

Z1L34 = Z1L14 & (X1_L_IP[2] # !T1_L_FA[3]) # !Z1L14 & X1_L_IE[2] & T1_L_FA[3];


--Z1L33 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94
--operation mode is normal

Z1L33 = T1_L_FA[6] & (T1_L_FA[5] # Y1_PSWDAT[2]) # !T1_L_FA[6] & !T1_L_FA[5] & Z1L93;


--Z1L13 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~1025
--operation mode is normal

Z1L13 = T1_L_FA[4] & Z1L92 # !T1_L_FA[4] & Q1_L_ACCDAT[1];


--Y1_PSWDAT[1] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[1]
--operation mode is normal

Y1_PSWDAT[1]_lut_out = H1_CLEAR & (MB1_SFRW[17] & T1_RAMDI[1] # !MB1_SFRW[17] & Y1_PSWDAT[1]);
Y1_PSWDAT[1] = DFFEA(Y1_PSWDAT[1]_lut_out, HC1__clk0, VCC, , , , );


--Z1L71 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100
--operation mode is normal

Z1L71 = T1_L_FA[5] & (T1_L_FA[6] # Z1L72) # !T1_L_FA[5] & !T1_L_FA[6] & Z1L32;


--X1L43 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|IP0~281
--operation mode is normal

X1L43 = M1_LDV2CK1 & !X1_IP1 & X1_INT_EN;


--X1L63 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|IP0~287
--operation mode is normal

X1L63 = M1_LCYC & (!P1_LRETI # !X1_IP0) # !M1_LCYC & !X1_IP0 & X1_BB;


--X1L24 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|IP1~261
--operation mode is normal

X1L24 = X1_INT_EN & (X1L04 $ (X1_IP1 & !P1_LRETI));


--PB1L52 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1031
--operation mode is normal

PB1L52 = P1_JMPADPTR & (P1L95 & T1L46 # !P1L95 & H1_IMMDAT[1]);


--N1L69 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BD~139
--operation mode is normal

N1L69 = P1L15 # !EB1L14 & (EB1L31 # GB1L41);


--N1L121 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1035
--operation mode is normal

N1L121 = Q1_ACLDAT[7] & (R1_TMPDAT[7] & FB1L23 # !R1_TMPDAT[7] & FB1_ALUC[5]);


--N1L27 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~153
--operation mode is normal

N1L27 = G1_ENA & (N1L07 # EB1L51 & !EB1L33);


--N1L911 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1034
--operation mode is normal

N1L911 = N1L511 & (!N1L201 # !N1L401) # !DB2L5;


--N1_EJ is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|EJ
--operation mode is normal

N1_EJ = N1L421 # FB1_AK & !N1_CARI;


--Z1L51 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~1027
--operation mode is normal

Z1L51 = Q1_L_ACCDAT[0] & (Z1L31 # !T1_L_FA[4]) # !Q1_L_ACCDAT[0] & T1_L_FA[4] & Z1L31;


--Z1L11 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111
--operation mode is normal

Z1L11 = Z1L9 & (X1_L_IP[0] # !T1_L_FA[3]) # !Z1L9 & X1_L_IE[0] & T1_L_FA[3];


--Z1L1 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106
--operation mode is normal

Z1L1 = T1_L_FA[6] & (T1_L_FA[5] # Y1_PSWDAT[0]) # !T1_L_FA[6] & !T1_L_FA[5] & Z1L7;


--T1L231 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472
--operation mode is normal

T1L231 = EB1L92 & (AB1_OPC[4] # !EB1L93) # !EB1L92 & EB1L1 & (AB1_OPC[4] # !EB1L93);


--T1L831 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475
--operation mode is normal

T1L831 = T1L581 & KB1_AG & KB1L82 # !T1L581 & T1L631;


--T1L641 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~505
--operation mode is normal

T1L641 = T1L581 & T1L441 # !T1L581 & KB1_REGADD[6] & KB1_REGADD[5];


--MB1L42 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380
--operation mode is normal

MB1L42 = T1_L_FA[0] & !T1_L_FA[1] & !T1_L_FA[2] & MB1L64;


--TB1_LOCALB[7] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]
--operation mode is normal

TB1_LOCALB[7] = TB1_L_SP[7] $ (TB1_L_SP[6] & TB1L62 # !TB1_L_SP[6] & TB1L42);


--TB1L16 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~703
--operation mode is normal

TB1L16 = M1_LDV2CK2 # !MB1L42 & (!TB1L75 # !TB1L95);


--T1L161 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343
--operation mode is normal

T1L161 = T1L951 # !T1L581 & !KB1_REGADD[5] & KB1_REGADD[6];


--T1L181 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|load_ind_addr~12
--operation mode is normal

T1L181 = M1_STATD[3] & !M1_LDV2CK2;


--Y1L16 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2394
--operation mode is normal

Y1L16 = Y1L58 & (MB1_SFRW[17] # P1L87);


--Y1L36 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2409
--operation mode is normal

Y1L36 = MB1_SFRW[17] & (T1_RAMDI[7] $ N1L111) # !MB1_SFRW[17] & P1L36 & N1L111;


--Q1_BREG[7] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[7]
--operation mode is normal

Q1_BREG[7]_lut_out = FB1L3 & N1L451 # !FB1L3 & N1L73;
Q1_BREG[7]_sload_eqn = (MB1L04 & T1_RAMDI[7]) # (!MB1L04 & Q1_BREG[7]_lut_out);
Q1_BREG[7] = DFFEA(Q1_BREG[7]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--X1_L_IP[7] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[7]
--operation mode is normal

X1_L_IP[7]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[7] # !MB1L22 & X1_L_IP[7]);
X1_L_IP[7] = DFFEA(X1_L_IP[7]_lut_out, HC1__clk0, VCC, , , , );


--W1L272 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[7]~1096
--operation mode is normal

W1_LDI_IN[7]_qfbk = W1_LDI_IN[7];
W1L272 = P1L28 & !W1_PORT3_SFR[7] # !P1L28 & (P1L93 & W1_LDI_IN[7]_qfbk # !P1L93 & !W1_PORT3_SFR[7]);

--W1_LDI_IN[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[7]
--operation mode is normal

W1_LDI_IN[7]_sload_eqn = P3I[7];
W1_LDI_IN[7] = DFFEA(W1_LDI_IN[7]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L121 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68
--operation mode is normal

Z1L121 = T1_L_FA[3] & (X1_L_IE[7] # T1_L_FA[4]) # !T1_L_FA[3] & !T1_L_FA[4] & W1L462;


--Z1L581 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56
--operation mode is normal

Z1L581 = BB1_SBUF[7] & (T1_L_FA[0] # BB1_L_SCON[7]) # !BB1_SBUF[7] & !T1_L_FA[0] & BB1_L_SCON[7];


--W1L652 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[7]~1088
--operation mode is normal

W1_LBI_IN[7]_qfbk = W1_LBI_IN[7];
W1L652 = P1L28 & !W1_PORT1_SFR[7] # !P1L28 & (P1L93 & W1_LBI_IN[7]_qfbk # !P1L93 & !W1_PORT1_SFR[7]);

--W1_LBI_IN[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[7]
--operation mode is normal

W1_LBI_IN[7]_sload_eqn = ~GND;
W1_LBI_IN[7] = DFFEA(W1_LBI_IN[7]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L711 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66
--operation mode is normal

Z1L711 = T1_L_FA[3] & (Z1L942 # T1_L_FA[4]) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L861;


--AC1_ram_rom_data_reg[7] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--operation mode is normal

AC1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[7], altera_internal_jtag, ZB1_q_b[7], AC1L11, VCC, AC1L01);


--BB1_D0 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|D0
--operation mode is normal

BB1_D0 = BB1_L_SCON[6] # BB1_L_SCON[7];


--BB1_RXC9 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RXC9
--operation mode is normal

BB1_RXC9_lut_out = UB7_LQ & !UB8_LQ & BB1L811;
BB1_RXC9 = DFFEA(BB1_RXC9_lut_out, HC1__clk0, VCC, , !M1_LDV2CK1, , );


--AC1_ram_rom_data_reg[5] is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--operation mode is normal

AC1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L5, AC1_ram_rom_data_reg[5], AC1_ram_rom_data_reg[6], ZB1_q_b[5], AC1L11, VCC, AC1L01);


--P1L16 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LEITHER_RET~92
--operation mode is normal

P1L16 = !AB1_OPC[6] & !AB1_OPC[7];


--TB1_LOCALB[5] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]
--operation mode is normal

TB1_LOCALB[5] = TB1_L_SP[5] $ (TB1L9 # TB1L3 & !TB1_L_SP[4]);


--TB1_LOCALB[6] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]
--operation mode is normal

TB1_LOCALB[6] = TB1_L_SP[6] $ (TB1L42 # TB1L62);


--TB1_L_SP[3] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]
--operation mode is normal

TB1_L_SP[3]_lut_out = T1_RAMDI[3] & (MB1L42 # TB1_LOCALB[3]) # !T1_RAMDI[3] & !MB1L42 & TB1_LOCALB[3];
TB1_L_SP[3]_sload_eqn = (TB1L16 & TB1_L_SP[3]) # (!TB1L16 & TB1_L_SP[3]_lut_out);
TB1_L_SP[3]_reg_input = TB1_L_SP[3]_sload_eqn & H1_CLEAR;
TB1_L_SP[3] = DFFEA(TB1_L_SP[3]_reg_input, HC1__clk0, VCC, , , , );


--TB1_L_SP[1] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]
--operation mode is normal

TB1_L_SP[1]_lut_out = TB1L16 & TB1_L_SP[1] # !TB1L16 & TB1L15 # !H1_CLEAR;
TB1_L_SP[1] = DFFEA(TB1_L_SP[1]_lut_out, HC1__clk0, VCC, , , , );


--TB1_L_SP[2] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]
--operation mode is normal

TB1_L_SP[2]_lut_out = TB1L16 & TB1_L_SP[2] # !TB1L16 & TB1L94 # !H1_CLEAR;
TB1_L_SP[2] = DFFEA(TB1_L_SP[2]_lut_out, HC1__clk0, VCC, , , , );


--TB1_L_SP[0] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]
--operation mode is normal

TB1_L_SP[0]_lut_out = TB1L16 & TB1_L_SP[0] # !TB1L16 & TB1L35 # !H1_CLEAR;
TB1_L_SP[0] = DFFEA(TB1_L_SP[0]_lut_out, HC1__clk0, VCC, , , , );


--KB1L02 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1058
--operation mode is normal

KB1L02 = KB1L61 & (!HB1L1 & KB1L81 # !EB1L92) # !KB1L61 & !HB1L1 & KB1L81;


--KB1L22 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1059
--operation mode is normal

KB1L22 = FB1L1 # !AB1_OPC[5] & EB1L73 & Y1L3;


--JB1L3 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~1093
--operation mode is normal

JB1L3 = P1_LCJNE # !AB1_OPC[7] & EB1L73 & EB1L1;


--EB1L9 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~302
--operation mode is normal

EB1L9 = AB1_OPC[4] & !AB1_OPC[5];


--FB1L08 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~56
--operation mode is normal

FB1L08 = !AB1_OPC[4] & !AB1_OPC[5] & P1L16 & !EB1L92;


--P1L54 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|IMMB3~386
--operation mode is normal

P1L54 = AB1_OPC[7] & (AB1_OPC[5] # AB1_OPC[4] # AB1_OPC[6]) # !AB1_OPC[7] & (!AB1_OPC[6] # !AB1_OPC[4] # !AB1_OPC[5]);


--EB1L53 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13
--operation mode is normal

EB1L53 = AB1_OPC[3] # AB1_OPC[1] # !AB1_OPC[0] # !AB1_OPC[2];


--P1L34 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|IMMB3~385
--operation mode is normal

P1L34 = !AB1_OPC[6] & P1L14 & EB1L73;


--H1L51 is CPU_Core:inst|MCU80512:inst3|FO[6]~65
--operation mode is normal

H1L51 = T1_RAMDI[6];


--AC2_ram_rom_data_reg[6] is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--operation mode is normal

AC2_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L5, AC2_ram_rom_data_reg[6], AC2_ram_rom_data_reg[7], FC1_q_b[6], AC2L11, VCC, AC2L01);


--Z1L901 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~1014
--operation mode is normal

Z1L901 = Q1_BREG[6] & (Y1_L_MSIZ[6] # !T1_L_FA[3]) # !Q1_BREG[6] & T1_L_FA[3] & Y1_L_MSIZ[6];


--X1_L_IE[6] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[6]
--operation mode is normal

X1_L_IE[6]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[6] # !MB1L02 & X1_L_IE[6]);
X1_L_IE[6] = DFFEA(X1_L_IE[6]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IP[6] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[6]
--operation mode is normal

X1_L_IP[6]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[6] # !MB1L22 & X1_L_IP[6]);
X1_L_IP[6] = DFFEA(X1_L_IP[6]_lut_out, HC1__clk0, VCC, , , , );


--Z1L501 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74
--operation mode is normal

Z1L501 = T1_L_FA[4] & (T1_L_FA[3] # W1L172) # !T1_L_FA[4] & !T1_L_FA[3] & W1L362;


--Y1_PSWDAT[6] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[6]
--operation mode is normal

Y1_PSWDAT[6]_lut_out = H1_CLEAR & (Y1L96 # Y1L58 & Y1L17);
Y1_PSWDAT[6] = DFFEA(Y1_PSWDAT[6]_lut_out, HC1__clk0, VCC, , , , );


--Z1L301 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73
--operation mode is normal

Z1L301 = Z1L101 & (Z1L381 # !T1_L_FA[4]) # !Z1L101 & T1_L_FA[4] & W1L552;


--NB1L41 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403
--operation mode is normal

NB1L41 = U1_L_PROGRAM_COUNT[8] & U1_L_PROGRAM_COUNT[11] & !NB1L11 & !NB1_LBUSA[7] # !U1_L_PROGRAM_COUNT[8] & !U1_L_PROGRAM_COUNT[11] & NB1L11 & NB1_LBUSA[7];


--Q1_BREG[5] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[5]
--operation mode is normal

Q1_BREG[5]_lut_out = N1L051 & (FB1L3 # N1L52) # !N1L051 & !FB1L3 & N1L52;
Q1_BREG[5]_sload_eqn = (MB1L04 & T1_RAMDI[5]) # (!MB1L04 & Q1_BREG[5]_lut_out);
Q1_BREG[5] = DFFEA(Q1_BREG[5]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--Y1_L_MSIZ[5] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]
--operation mode is normal

Y1_L_MSIZ[5]_lut_out = H1_CLEAR & (MB1L83 & T1_RAMDI[5] # !MB1L83 & Y1_L_MSIZ[5]);
Y1_L_MSIZ[5] = DFFEA(Y1_L_MSIZ[5]_lut_out, HC1__clk0, VCC, , , , );


--Z1L181 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58
--operation mode is normal

Z1L181 = BB1_SBUF[5] & (T1_L_FA[0] # BB1_L_SCON[5]) # !BB1_SBUF[5] & !T1_L_FA[0] & BB1_L_SCON[5];


--W1L452 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[5]~1090
--operation mode is normal

W1_LBI_IN[5]_qfbk = W1_LBI_IN[5];
W1L452 = P1L28 & !W1_PORT1_SFR[5] # !P1L28 & (P1L93 & W1_LBI_IN[5]_qfbk # !P1L93 & !W1_PORT1_SFR[5]);

--W1_LBI_IN[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[5]
--operation mode is normal

W1_LBI_IN[5]_sload_eqn = ~GND;
W1_LBI_IN[5] = DFFEA(W1_LBI_IN[5]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L58 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78
--operation mode is normal

Z1L58 = T1_L_FA[3] & (T1_L_FA[4] # Z1L332) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L851;


--X1_L_IE[5] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[5]
--operation mode is normal

X1_L_IE[5]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[5] # !MB1L02 & X1_L_IE[5]);
X1_L_IE[5] = DFFEA(X1_L_IE[5]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IP[5] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[5]
--operation mode is normal

X1_L_IP[5]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[5] # !MB1L22 & X1_L_IP[5]);
X1_L_IP[5] = DFFEA(X1_L_IP[5]_lut_out, HC1__clk0, VCC, , , , );


--Z1L98 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80
--operation mode is normal

Z1L98 = T1_L_FA[4] & (T1_L_FA[3] # W1L072) # !T1_L_FA[4] & !T1_L_FA[3] & W1L262;


--H1L11 is CPU_Core:inst|MCU80512:inst3|FO[4]~67
--operation mode is normal

H1L11 = T1_RAMDI[4];


--Z1L77 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~1018
--operation mode is normal

Z1L77 = T1_L_FA[3] & Y1_L_MSIZ[4] # !T1_L_FA[3] & Q1_BREG[4];


--X1_L_IP[4] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[4]
--operation mode is normal

X1_L_IP[4]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[4] # !MB1L22 & X1_L_IP[4]);
X1_L_IP[4] = DFFEA(X1_L_IP[4]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IE[4] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[4]
--operation mode is normal

X1_L_IE[4]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[4] # !MB1L02 & X1_L_IE[4]);
X1_L_IE[4] = DFFEA(X1_L_IE[4]_lut_out, HC1__clk0, VCC, , , , );


--Z1L37 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86
--operation mode is normal

Z1L37 = T1_L_FA[4] & (T1_L_FA[3] # W1L962) # !T1_L_FA[4] & !T1_L_FA[3] & W1L162;


--Z1L17 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85
--operation mode is normal

Z1L17 = Z1L96 & (Z1L971 # !T1_L_FA[4]) # !Z1L96 & T1_L_FA[4] & W1L352;


--CB1L5 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8
--operation mode is normal

CB1L5 = CB1L3 & (!FB1L86 # !R1_TMPDAT[0]) # !CB1L3 & R1_TMPDAT[0] & FB1L62;


--N1L071 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|QCI~0
--operation mode is normal

N1L071 = FB1_ALUC[5] & (!N1L7 # !N1L9) # !FB1_ALUC[5] & N1L9 & N1L7 & FB1L23;


--Q1_ADD3MOD is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ADD3MOD
--operation mode is normal

Q1_ADD3MOD = Q1L16 & (Q1L34 # !FB1L3 & GB1L02) # !Q1L16 & !FB1L3 & GB1L02;


--Q1_ADD2MOD is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|ADD2MOD
--operation mode is normal

Q1_ADD2MOD = Q1L16 # Q1L04 # M1_STATD[5] & P1L15;


--Q1L021 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531
--operation mode is normal

Q1L021 = Q1_L_ACCDAT[1] & (Q1_ADD3MOD # T1L46) # !Q1_L_ACCDAT[1] & !Q1_ADD3MOD & T1L46;


--Q1L56 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BIT0MOD~152
--operation mode is normal

Q1L56 = Q1L04 # Q1L36 # Q1_L_ACCDAT[7] & Q1_AE;


--Q1L811 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0
--operation mode is normal

Q1L811 = Q1_ADD2MOD & (Q1_ADD3MOD # N1L21) # !Q1_ADD2MOD & !Q1_ADD3MOD & T1L26;


--Q1L621 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525
--operation mode is normal

Q1L621 = Q1_L_ACCDAT[4] & (Q1_ADD3MOD # T1L07) # !Q1_L_ACCDAT[4] & !Q1_ADD3MOD & T1L07;


--Q1L031 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523
--operation mode is normal

Q1L031 = Q1_L_ACCDAT[6] & (T1L27 # Q1_ADD3MOD) # !Q1_L_ACCDAT[6] & T1L27 & !Q1_ADD3MOD;


--R1_TMPDAT[7] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[7]
--operation mode is normal

R1_TMPDAT[7]_lut_out = HB1L7 & R1L26 # !HB1L7 & HB1L31 & T1L37;
R1_TMPDAT[7] = DFFEA(R1_TMPDAT[7]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--FB1L86 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1873
--operation mode is normal

FB1L86 = FB1L46 # P1L15 # FB1L66 # !G1_ENA;


--FB1L62 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1862
--operation mode is normal

FB1L62 = P1L15 # FB1L02 # FB1L42 # !P1L13;


--CB8L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7
--operation mode is normal

CB8L1 = Q1_ACLDAT[7] & (R1_TMPDAT[7] # !FB1L84) # !Q1_ACLDAT[7] & !R1_TMPDAT[7] & FB1L81;


--Q1L231 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527
--operation mode is normal

Q1L231 = Q1_L_ACCDAT[7] & (Q1_ADD3MOD # T1L37) # !Q1_L_ACCDAT[7] & !Q1_ADD3MOD & T1L37;


--N1_CBEN is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CBEN
--operation mode is normal

N1_CBEN = FB1_ALUC[5] # FB1L23;


--DB2L5 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1387
--operation mode is normal

DB2L5 = CB7L3 & !DB2L3 & (!N1L711 # !Q1_ACLDAT[6]) # !CB7L3 & (!N1L711 # !Q1_ACLDAT[6]);


--DB2L11 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1390
--operation mode is normal

DB2L11 = CB6L5 & DB2L7;


--FB1L7 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~60
--operation mode is normal

FB1L7 = G1_ENA & !EB1L33 & EB1L71;


--FB1_ALUC[5] is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]
--operation mode is normal

FB1_ALUC[5] = FB1L3 # FB1L85 # P1L91 # !G1_ENA;


--N1L401 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~47
--operation mode is normal

N1L401 = !CB3L1 & (!CB3L5 # !N1L131) # !CB4L3;


--N1L201 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|CA~46
--operation mode is normal

N1L201 = !N1L721 & (!DB1L5 # !CB3L5 # !CB4L3);


--FB1L23 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~1876
--operation mode is normal

FB1L23 = P1L15 # FB1L03 # FB1L05 & P1L16;


--R1_TMPDAT[4] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[4]
--operation mode is normal

R1_TMPDAT[4]_lut_out = HB1L7 & R1L45 # !HB1L7 & HB1L31 & T1L07;
R1_TMPDAT[4] = DFFEA(R1_TMPDAT[4]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--CB5L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7
--operation mode is normal

CB5L3 = Q1_ACLDAT[4] & (R1_TMPDAT[4] # !FB1L84) # !Q1_ACLDAT[4] & !R1_TMPDAT[4] & FB1L81;


--R1_TMPDAT[1] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[1]
--operation mode is normal

R1_TMPDAT[1]_lut_out = R1L44 & (R1L43 # !HB1L31) # !R1L44 & HB1L31 & T1L46;
R1_TMPDAT[1] = DFFEA(R1_TMPDAT[1]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--CB2L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7
--operation mode is normal

CB2L1 = Q1_ACLDAT[1] & (R1_TMPDAT[1] # !FB1L84) # !Q1_ACLDAT[1] & FB1L81 & !R1_TMPDAT[1];


--CB1L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~266
--operation mode is normal

CB1L1 = Q1_ACLDAT[0] & (R1_TMPDAT[0] & FB1L23 # !R1_TMPDAT[0] & FB1_ALUC[5]);


--DB2L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1386
--operation mode is normal

DB2L3 = CB6L1 & (Q1_ACLDAT[5] # CB6L5 & CB5L1) # !CB6L1 & CB6L5 & CB5L1;


--DB2L7 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1388
--operation mode is normal

DB2L7 = N1_CBEN & CB5L5 & (!N1L201 # !N1L401);


--R1_TMPDAT[6] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[6]
--operation mode is normal

R1_TMPDAT[6]_lut_out = R1L85 & (R1L04 # !HB1L31) # !R1L85 & HB1L31 & T1L27;
R1_TMPDAT[6] = DFFEA(R1_TMPDAT[6]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--CB7L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7
--operation mode is normal

CB7L1 = Q1_ACLDAT[6] & (R1_TMPDAT[6] # !FB1L84) # !Q1_ACLDAT[6] & !R1_TMPDAT[6] & FB1L81;


--NB1L7 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411
--operation mode is normal

NB1L7 = U1_L_PROGRAM_COUNT[5] & !U1_L_PROGRAM_COUNT[6] & !NB1_LBUSA[6] # !U1_L_PROGRAM_COUNT[5] & (!U1_L_PROGRAM_COUNT[6] & !NB1_LBUSA[6] # !NB1_LBUSA[5]);


--NB1L9 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412
--operation mode is normal

NB1L9 = U1_L_PROGRAM_COUNT[4] & !U1_L_PROGRAM_COUNT[7] & !NB1_LBUSA[7] # !U1_L_PROGRAM_COUNT[4] & (!U1_L_PROGRAM_COUNT[7] & !NB1_LBUSA[7] # !NB1_LBUSA[4]);


--RB1L1 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178
--operation mode is normal

RB1L1 = U1_L_PROGRAM_COUNT[7] & RB1L5 & (!H1_IMMDAT[7] # !U1_JMP_REL) # !U1_L_PROGRAM_COUNT[7] & (RB1L5 # !H1_IMMDAT[7] # !U1_JMP_REL);


--Q1L071 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|TEMP2_EN~555
--operation mode is normal

Q1L071 = M1_STATD[2] & (EB1L33 # !EB1L51 # !G1_ENA);


--GB1L02 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~680
--operation mode is normal

GB1L02 = !FB1L07 & GB1L81 & !FB1_AZ & P1L53;


--Q1L861 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|TEMP2_EN~554
--operation mode is normal

Q1L861 = M1_STATD[2] & (Q1L16 # !Q1L661) # !M1_STATD[2] & M1_STATD[5] & (Q1L16 # !Q1L661);


--N1L68 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1324
--operation mode is normal

N1L68 = AB1_OPC[7] & AB1_OPC[4] & (AB1_OPC[5] $ AB1_OPC[6]);


--N1L47 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1318
--operation mode is normal

N1L47 = EB1L13 # !EB1L32 & !EB1L31;


--N1L87 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1320
--operation mode is normal

N1L87 = !N1L931 & (EB1L92 # !EB1L51 & !EB1L71);


--N1L67 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|BC~1319
--operation mode is normal

N1L67 = N1L931 & (EB1L92 & !EB1L73 # !EB1L31);


--Q1L821 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521
--operation mode is normal

Q1L821 = Q1_L_ACCDAT[5] & (Q1_ADD3MOD # T1L17) # !Q1_L_ACCDAT[5] & !Q1_ADD3MOD & T1L17;


--R1_TMPDAT[5] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[5]
--operation mode is normal

R1_TMPDAT[5]_lut_out = R1L65 & (R1L83 # !HB1L7) # !R1L65 & H1_IMMDAT[5] & HB1L7;
R1_TMPDAT[5] = DFFEA(R1_TMPDAT[5]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--CB6L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7
--operation mode is normal

CB6L3 = Q1_ACLDAT[5] & (R1_TMPDAT[5] # !FB1L84) # !Q1_ACLDAT[5] & !R1_TMPDAT[5] & FB1L81;


--CB5L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~396
--operation mode is normal

CB5L1 = Q1_ACLDAT[4] & (R1_TMPDAT[4] & FB1L23 # !R1_TMPDAT[4] & FB1_ALUC[5]);


--Q1L221 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529
--operation mode is normal

Q1L221 = Q1_L_ACCDAT[2] & (Q1_ADD3MOD # T1L66) # !Q1_L_ACCDAT[2] & !Q1_ADD3MOD & T1L66;


--R1_TMPDAT[2] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[2]
--operation mode is normal

R1_TMPDAT[2]_lut_out = R1L64 & (R1L63 # !HB1L31) # !R1L64 & HB1L31 & T1L66;
R1_TMPDAT[2] = DFFEA(R1_TMPDAT[2]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--CB3L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7
--operation mode is normal

CB3L3 = Q1_ACLDAT[2] & (R1_TMPDAT[2] # !FB1L84) # !Q1_ACLDAT[2] & !R1_TMPDAT[2] & FB1L81;


--DB1L5 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~625
--operation mode is normal

DB1L5 = N1L071 & CB2L3 & CB1L5;


--N1L131 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~606
--operation mode is normal

N1L131 = N1L921 # CB1L1 & CB2L3;


--PB1L91 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1033
--operation mode is normal

PB1L91 = P1_JMPADPTR & (P1L95 & T1L26 # !P1L95 & H1_IMMDAT[0]);


--X1_INT_EN is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|INT_EN
--operation mode is normal

X1_INT_EN_lut_out = M1_LDV2CK1 & M1_SME # !M1_LDV2CK1 & M1_SMB;
X1_INT_EN = DFFEA(X1_INT_EN_lut_out, HC1__clk0, G1_ENA, , M1_LDV2CK1, , );


--X1L91 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILB[0]~143
--operation mode is normal

X1L91 = !X1L12 & !X1L32 & !X1L62 & !X1L71;


--X1L2 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|BA~27
--operation mode is normal

X1L2 = P1_LRETI & !X1_IP1 & (!MB1L45 # !MB1L25);


--X1L5 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|BB~23
--operation mode is normal

X1L5 = X1_IP0 # !X1L51 & X1L11;


--U1L91 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA~2268
--operation mode is normal

U1L91 = !M1L3 & (P1_LCJNE # JB1L91 # !FB1L61);


--U1L652 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|misc2~1
--operation mode is normal

U1L652 = !M1_LDV2CK2 & M1_STATD[4];


--U1L52 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA~2271
--operation mode is normal

U1L52 = AB1_OPC[7] & (U1L32 # JB1L7 & EB1L12);


--U1L92 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA~2273
--operation mode is normal

U1L92 = GB1L33 # U1L72 # !EB1L92 & !EB1L5;


--JB1L71 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1099
--operation mode is normal

JB1L71 = P1L34 # JB1L11 # GB1L33 # JB1L51;


--JB1L12 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152
--operation mode is normal

JB1L12 = AB1_OPC[7] $ (AB1_OPC[5] # AB1_OPC[4] # AB1_OPC[6]);


--MB1L83 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401
--operation mode is normal

MB1L83 = T1_L_FA[1] & T1_L_FA[0] & MB1L63 & MB1L43;


--Y1_L_MSIZ[6] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]
--operation mode is normal

Y1_L_MSIZ[6]_lut_out = H1_CLEAR & (MB1L83 & T1_RAMDI[6] # !MB1L83 & Y1_L_MSIZ[6]);
Y1_L_MSIZ[6] = DFFEA(Y1_L_MSIZ[6]_lut_out, HC1__clk0, VCC, , , , );


--U1L711 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5
--operation mode is arithmetic

U1L711 = CARRY(Y1_L_MSIZ[5] & (!U1L411 # !U1L702) # !Y1_L_MSIZ[5] & !U1L702 & !U1L411);


--BB1_L_SCON[6] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|L_SCON[6]
--operation mode is normal

BB1_L_SCON[6]_lut_out = H1_CLEAR & (MB1L61 & T1_RAMDI[6] # !MB1L61 & BB1_L_SCON[6]);
BB1_L_SCON[6] = DFFEA(BB1_L_SCON[6]_lut_out, HC1__clk0, VCC, , , , );


--V1_LLOV1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LLOV1
--operation mode is normal

V1_LLOV1_lut_out = V1L211 & H1_CLEAR & V1L05 # !V1L211 & V1L25;
V1_LLOV1 = DFFEA(V1_LLOV1_lut_out, HC1__clk0, VCC, , , , );


--AB1L2 is CPU_Core:inst|MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36
--operation mode is normal

AB1L2 = X1_L_INTA # !Y1_L_PCON[0];


--U1L612 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~120
--operation mode is normal

U1L612 = !M1_Q5 & !M1_LDV2CK2 & M1_Q4 & M1_STATD[2];


--U1L812 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~121
--operation mode is normal

U1L812 = U1_SEL_11BIT_ADDR & (M1_LDV2CK2 # !M1_STATD[5] & !M1_STATD[2]);


--G1L47 is CPU_Core:inst|SCHKT:inst|Mux~4643
--operation mode is normal

G1L47 = G1_Q[0] & G1_Q[4] & (!G1_LOK[0] # !G1_Q[2]) # !G1_Q[0] & !G1_Q[2] & !G1_Q[4];


--H1L9 is CPU_Core:inst|MCU80512:inst3|FO[3]~68
--operation mode is normal

H1L9 = T1_RAMDI[3];


--S1L9 is CPU_Core:inst|MCU80512:inst3|m3s007bo:U6|CA~249
--operation mode is normal

S1L9 = AB1_OPC[5] & (N1L931 $ AB1_OPC[4]) # !AB1_OPC[5] & (N1L931 # !AB1_OPC[4]);


--S1L5 is CPU_Core:inst|MCU80512:inst3|m3s007bo:U6|AA~58
--operation mode is normal

S1L5 = N1L73 # N1L03 # S1L3 # S1L1;


--S1L7 is CPU_Core:inst|MCU80512:inst3|m3s007bo:U6|CA~248
--operation mode is normal

S1L7 = AB1_OPC[4] $ (AB1_OPC[5] & !S1L5 # !AB1_OPC[5] & Y1_PSWDAT[7]);


--S1L31 is CPU_Core:inst|MCU80512:inst3|m3s007bo:U6|ctruout~1
--operation mode is normal

S1L31 = M1_STATD[3] & M1_Q4 & !M1_Q5 & !M1_LDV2CK2;


--TB1_LOCALB[4] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]
--operation mode is normal

TB1_LOCALB[4] = TB1_L_SP[4] $ (TB1L3 # TB1L7 & TB1_L_SP[3]);


--T1L251 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219
--operation mode is normal

T1L251 = T1L051 # T1L581 & !KB1L62 & !KB1L82;


--GB1_AK is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK
--operation mode is normal

GB1_AK = EB1L13 # !EB1L71;


--U1L561 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|NFBL~480
--operation mode is normal

U1L561 = P1L13 & !EB1L93 & !P1L95;


--Q1L421 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533
--operation mode is normal

Q1L421 = Q1_L_ACCDAT[3] & (T1L86 # Q1_ADD3MOD) # !Q1_L_ACCDAT[3] & T1L86 & !Q1_ADD3MOD;


--DB1L7 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~626
--operation mode is normal

DB1L7 = CB3L1 # CB3L5 & N1L131;


--R1_TMPDAT[3] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[3]
--operation mode is normal

R1_TMPDAT[3]_lut_out = HB1L7 & R1L05 # !HB1L7 & HB1L31 & T1L86;
R1_TMPDAT[3] = DFFEA(R1_TMPDAT[3]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--CB4L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7
--operation mode is normal

CB4L1 = Q1_ACLDAT[3] & (R1_TMPDAT[3] # !FB1L84) # !Q1_ACLDAT[3] & !R1_TMPDAT[3] & FB1L81;


--GB1L61 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~678
--operation mode is normal

GB1L61 = AB1_OPC[5] & (AB1_OPC[6] & !AB1_OPC[4] # !AB1_OPC[6] & !AB1_OPC[7]) # !AB1_OPC[5] & (AB1_OPC[7] & AB1_OPC[4] & !AB1_OPC[6] # !AB1_OPC[7] & AB1_OPC[6]);


--X1L12 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILB[1]~142
--operation mode is normal

X1L12 = X1_L_IE[1] & X1_L_IE[7] & X1_L_IP[1] & X1_PRB;


--X1_L_IP[3] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[3]
--operation mode is normal

X1_L_IP[3]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[3] # !MB1L22 & X1_L_IP[3]);
X1_L_IP[3] = DFFEA(X1_L_IP[3]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IE[7] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[7]
--operation mode is normal

X1_L_IE[7]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[7] # !MB1L02 & X1_L_IE[7]);
X1_L_IE[7] = DFFEA(X1_L_IE[7]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IE[3] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[3]
--operation mode is normal

X1_L_IE[3]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[3] # !MB1L02 & X1_L_IE[3]);
X1_L_IE[3] = DFFEA(X1_L_IE[3]_lut_out, HC1__clk0, VCC, , , , );


--X1L51 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILA[3]~187
--operation mode is normal

X1_PRD_qfbk = X1_PRD;
X1L51 = !X1_L_IP[3] & X1_L_IE[7] & X1_PRD_qfbk & X1_L_IE[3];

--X1_PRD is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|PRD
--operation mode is normal

X1_PRD_sload_eqn = V1_TCON[7];
X1_PRD = DFFEA(X1_PRD_sload_eqn, HC1__clk0, G1_ENA, , X1L511, , );


--X1_LAT_ILA[2] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]
--operation mode is normal

X1_LAT_ILA[2]_lut_out = X1L41;
X1_LAT_ILA[2] = DFFEA(X1_LAT_ILA[2]_lut_out, HC1__clk0, VCC, , X1L711, , );


--X1L32 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILB[2]~140
--operation mode is normal

X1L32 = X1_L_IP[2] & X1_L_IE[7] & X1_PRC & X1_L_IE[2];


--X1L61 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILA[4]~182
--operation mode is normal

X1_PRE_qfbk = X1_PRE;
X1L61 = !X1_L_IP[4] & X1_L_IE[7] & X1_PRE_qfbk & X1_L_IE[4];

--X1_PRE is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|PRE
--operation mode is normal

X1_PRE_sload_eqn = BB1_LRITI;
X1_PRE = DFFEA(X1_PRE_sload_eqn, HC1__clk0, G1_ENA, , X1L511, , );


--PB1L93 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1027
--operation mode is normal

PB1L93 = P1_JMPADPTR & (P1L95 & T1L07 # !P1L95 & H1_IMMDAT[4]);


--Z1L16 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~1020
--operation mode is normal

Z1L16 = Y1_L_MSIZ[3] & (Q1_BREG[3] # T1_L_FA[3]) # !Y1_L_MSIZ[3] & Q1_BREG[3] & !T1_L_FA[3];


--Z1L95 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93
--operation mode is normal

Z1L95 = Z1L75 & (X1_L_IP[3] # !T1_L_FA[3]) # !Z1L75 & X1_L_IE[3] & T1_L_FA[3];


--Z1L55 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91
--operation mode is normal

Z1L55 = Z1L35 & (Z1L771 # !T1_L_FA[4]) # !Z1L35 & T1_L_FA[4] & W1L252;


--X1_L_IE[1] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[1]
--operation mode is normal

X1_L_IE[1]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[1] # !MB1L02 & X1_L_IE[1]);
X1_L_IE[1] = DFFEA(X1_L_IE[1]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IP[1] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[1]
--operation mode is normal

X1_L_IP[1]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[1] # !MB1L22 & X1_L_IP[1]);
X1_L_IP[1] = DFFEA(X1_L_IP[1]_lut_out, HC1__clk0, VCC, , , , );


--V1_TCON[5] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON[5]
--operation mode is normal

V1_TCON[5]_lut_out = H1_CLEAR & V1L551 & V1L351;
V1_TCON[5] = DFFEA(V1_TCON[5]_lut_out, HC1__clk0, VCC, , , , );


--X1L511 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|priorlevelsel~0
--operation mode is normal

X1L511 = M1_S_EN & !M1_LDV2CK1;


--X1L01 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILA[0]~184
--operation mode is normal

X1_PRA_qfbk = X1_PRA;
X1L01 = !X1_L_IP[0] & X1_L_IE[7] & X1_PRA_qfbk & X1_L_IE[0];

--X1_PRA is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|PRA
--operation mode is normal

X1_PRA_sload_eqn = V1L731;
X1_PRA = DFFEA(X1_PRA_sload_eqn, HC1__clk0, G1_ENA, , X1L511, , );


--X1_L_IE[0] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[0]
--operation mode is normal

X1_L_IE[0]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[0] # !MB1L02 & X1_L_IE[0]);
X1_L_IE[0] = DFFEA(X1_L_IE[0]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IP[0] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[0]
--operation mode is normal

X1_L_IP[0]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[0] # !MB1L22 & X1_L_IP[0]);
X1_L_IP[0] = DFFEA(X1_L_IP[0]_lut_out, HC1__clk0, VCC, , , , );


--Z1L54 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~1022
--operation mode is normal

Z1L54 = Y1_L_MSIZ[2] & (Q1_BREG[2] # T1_L_FA[3]) # !Y1_L_MSIZ[2] & Q1_BREG[2] & !T1_L_FA[3];


--X1_L_IP[2] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IP[2]
--operation mode is normal

X1_L_IP[2]_lut_out = H1_CLEAR & (MB1L22 & T1_RAMDI[2] # !MB1L22 & X1_L_IP[2]);
X1_L_IP[2] = DFFEA(X1_L_IP[2]_lut_out, HC1__clk0, VCC, , , , );


--X1_L_IE[2] is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|L_IE[2]
--operation mode is normal

X1_L_IE[2]_lut_out = H1_CLEAR & (MB1L02 & T1_RAMDI[2] # !MB1L02 & X1_L_IE[2]);
X1_L_IE[2] = DFFEA(X1_L_IE[2]_lut_out, HC1__clk0, VCC, , , , );


--Z1L14 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98
--operation mode is normal

Z1L14 = T1_L_FA[4] & (T1_L_FA[3] # W1L762) # !T1_L_FA[4] & !T1_L_FA[3] & W1L952;


--Y1_PSWDAT[2] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[2]
--operation mode is normal

Y1_PSWDAT[2]_lut_out = Y1L77 # Y1L18 & (N1L461 # N1L861);
Y1_PSWDAT[2] = DFFEA(Y1_PSWDAT[2]_lut_out, HC1__clk0, VCC, , , , );


--Z1L93 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97
--operation mode is normal

Z1L93 = Z1L73 & (Z1L571 # !T1_L_FA[4]) # !Z1L73 & T1_L_FA[4] & W1L152;


--Z1L92 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~1024
--operation mode is normal

Z1L92 = T1_L_FA[3] & Y1_L_MSIZ[1] # !T1_L_FA[3] & Q1_BREG[1];


--Z1L72 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105
--operation mode is normal

Z1L72 = Z1L52 & (X1_L_IP[1] # !T1_L_FA[3]) # !Z1L52 & X1_L_IE[1] & T1_L_FA[3];


--Z1L32 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103
--operation mode is normal

Z1L32 = Z1L12 & (Z1L371 # !T1_L_FA[4]) # !Z1L12 & T1_L_FA[4] & W1L052;


--X1_BB is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|BB
--operation mode is normal

X1_BB = X1L52 # X1L5 # !X1L2 # !X1L91;


--P1_LRETI is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LRETI
--operation mode is normal

P1_LRETI = EB1L92 # !AB1_OPC[5] # !P1L16 # !AB1_OPC[4];


--X1L04 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|IP1~255
--operation mode is normal

X1L04 = !M1_LCYC & X1L2 & (X1L52 # !X1L91);


--GB1L41 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~677
--operation mode is normal

GB1L41 = !AB1_OPC[6] & (AB1_OPC[7] & AB1_OPC[4] & !AB1_OPC[5] # !AB1_OPC[7] & AB1_OPC[5]);


--N1L07 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AV~152
--operation mode is normal

N1L07 = !FB1L3 & !FB1L85 & !P1L91;


--N1L511 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1032
--operation mode is normal

N1L511 = CB5L5 & CB6L5 & CB7L3;


--N1L421 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|EJ~184
--operation mode is normal

N1L421 = FB1L67 & N1L49 # !FB1L67 & (FB1L87 & N1L49 # !FB1L87 & Q1_ACLDAT[9]);


--Z1L31 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~1026
--operation mode is normal

Z1L31 = Q1_BREG[0] & (Y1_L_MSIZ[0] # !T1_L_FA[3]) # !Q1_BREG[0] & Y1_L_MSIZ[0] & T1_L_FA[3];


--Z1L9 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110
--operation mode is normal

Z1L9 = T1_L_FA[4] & (T1_L_FA[3] # W1L562) # !T1_L_FA[4] & !T1_L_FA[3] & W1L752;


--Y1_PSWDAT[0] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT[0]
--operation mode is normal

Y1_PSWDAT[0]_lut_out = H1_CLEAR & (Y1L76 & Q1_PAR # !Y1L76 & Y1_PSWDAT[0]);
Y1_PSWDAT[0] = DFFEA(Y1_PSWDAT[0]_lut_out, HC1__clk0, VCC, , , , );


--Z1L7 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109
--operation mode is normal

Z1L7 = Z1L5 & (Z1L171 # !T1_L_FA[4]) # !Z1L5 & T1_L_FA[4] & W1L942;


--KB1_AG is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG
--operation mode is normal

KB1_AG = !EB1L91 # !EB1L73;


--T1L581 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|set_addr_mode~3
--operation mode is normal

T1L581 = !KB1L01 & T1L821 & !Y1L1 # !M1L3;


--KB1L82 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1063
--operation mode is normal

KB1L82 = P1L72 & (EB1L71 # !KB1L8 & !AB1_OPC[3]);


--T1L631 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474
--operation mode is normal

T1L631 = !EB1L72 & (!AB1_OPC[3] & !KB1L8 # !EB1L71);


--KB1_REGADD[6] is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]
--operation mode is normal

KB1_REGADD[6] = !T1L431 # !T1L231 # !T1L821;


--KB1_REGADD[5] is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]
--operation mode is normal

KB1_REGADD[5] = EB1L71 & (KB1L8 # AB1_OPC[3]) # !T1L231;


--T1L441 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~504
--operation mode is normal

T1L441 = !KB1L82 & KB1L62 # !T1L231;


--TB1L42 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543
--operation mode is normal

TB1L42 = !TB1_L_SP[4] & !TB1_L_SP[5] & TB1L3;


--TB1L62 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544
--operation mode is normal

TB1L62 = TB1_L_SP[5] & TB1_L_SP[4] & TB1_L_SP[3] & TB1L7;


--TB1L95 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702
--operation mode is normal

TB1L95 = !Y1_L_RESINT & !M1_Q5 & (Y1L5 # !T1L821);


--TB1L75 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701
--operation mode is normal

TB1L75 = TB1L55 # M1_STATD[2] & (EB1L72 # !T1L621);


--T1L951 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342
--operation mode is normal

T1L951 = KB1L62 & KB1L82 & T1L231 & T1L581;


--P1L87 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|PSWC[2]~290
--operation mode is normal

P1L87 = P1_LCJNE # P1L47 # P1L67 # !FB1L47;


--MB1L04 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402
--operation mode is normal

MB1L04 = T1_L_FA[5] & T1_L_FA[6] & !T1_L_FA[3] & MB1L92;


--Q1L48 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|B_REG_EN~22
--operation mode is normal

Q1L48 = !M1_LDV2CK2 & (MB1L04 # Q1L16 & Y1L88);


--MB1L22 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395
--operation mode is normal

MB1L22 = T1_L_FA[3] & !T1_L_FA[6] & T1_L_FA[5] & MB1L92;


--W1_PORT3_SFR[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]
--operation mode is normal

W1_PORT3_SFR[7]_lut_out = !T1_RAMDI[7];
W1_PORT3_SFR[7] = DFFEA(W1_PORT3_SFR[7]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--P1L28 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|RMW~326
--operation mode is normal

P1L28 = P1L08 # FB1L1 # KB1L61 & !EB1L92;


--W1L462 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[7]~1088
--operation mode is normal

W1_LCI_IN[7]_qfbk = W1_LCI_IN[7];
W1L462 = P1L28 & !W1_PORT2_SFR[7] # !P1L28 & (P1L93 & W1_LCI_IN[7]_qfbk # !P1L93 & !W1_PORT2_SFR[7]);

--W1_LCI_IN[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[7]
--operation mode is normal

W1_LCI_IN[7]_sload_eqn = ~GND;
W1_LCI_IN[7] = DFFEA(W1_LCI_IN[7]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--BB1_SBUF[7] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[7]
--operation mode is normal

BB1_SBUF[7]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[7] # !BB1L481 & BB1_SBUF[7]);
BB1_SBUF[7] = DFFEA(BB1_SBUF[7]_lut_out, HC1__clk0, VCC, , , , );


--BB1_L_SCON[7] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|L_SCON[7]
--operation mode is normal

BB1_L_SCON[7]_lut_out = H1_CLEAR & (MB1L61 & T1_RAMDI[7] # !MB1L61 & BB1_L_SCON[7]);
BB1_L_SCON[7] = DFFEA(BB1_L_SCON[7]_lut_out, HC1__clk0, VCC, , , , );


--Z1L942 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761
--operation mode is normal

Z1L942 = T1_L_FA[2] & Z1L742 # !T1_L_FA[2] & Z1L542;


--Z1L861 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65
--operation mode is normal

Z1L861 = Z1L661 & (Z1L071 # !T1_L_FA[1]) # !Z1L661 & T1_L_FA[1] & U1_DPL[7];


--UB7_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ
--operation mode is normal

UB7_LQ_lut_out = !BB1_CLEAR16C_RX & (UB7_LQ $ (BB1L9 & UB8_CO));
UB7_LQ = DFFEA(UB7_LQ_lut_out, HC1__clk0, VCC, , , , );


--UB8_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ
--operation mode is normal

UB8_LQ_lut_out = !BB1_CLEAR16C_RX & (UB8_LQ $ (BB1L9 & BB1_TCI[0]));
UB8_LQ = DFFEA(UB8_LQ_lut_out, HC1__clk0, VCC, , , , );


--BB1L811 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RXC9~76
--operation mode is normal

BB1L811 = !UB5_LQ & BB1L011 & UB6_LQ & !BB1_CLEAR16C_RX;


--TB1L3 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[3]~155
--operation mode is normal

TB1L3 = !TB1_L_SP[3] & !TB1_L_SP[2] & TB1L1;


--TB1L9 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~219
--operation mode is normal

TB1L9 = TB1_L_SP[4] & TB1_L_SP[3] & TB1L7;


--TB1_LOCALB[3] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]
--operation mode is normal

TB1_LOCALB[3] = TB1_L_SP[3] $ (TB1L7 # TB1L1 & !TB1_L_SP[2]);


--TB1L15 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864
--operation mode is normal

TB1L15 = MB1L42 & T1_RAMDI[1] # !MB1L42 & (TB1_L_SP[1] $ TB1L03);


--TB1L94 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862
--operation mode is normal

TB1L94 = MB1L42 & T1_RAMDI[2] # !MB1L42 & (TB1_L_SP[2] $ TB1L82);


--TB1L35 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866
--operation mode is normal

TB1L35 = MB1L42 & T1_RAMDI[0] # !MB1L42 & (TB1_L_SP[0] $ TB1L22);


--KB1L61 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1056
--operation mode is normal

KB1L61 = AB1_OPC[6] & (!AB1_OPC[7] & !AB1_OPC[4] # !AB1_OPC[5]) # !AB1_OPC[6] & AB1_OPC[7] & AB1_OPC[4];


--KB1L81 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1057
--operation mode is normal

KB1L81 = AB1_OPC[6] & (AB1_OPC[5] & AB1_OPC[4] # !AB1_OPC[5] & AB1_OPC[7]) # !AB1_OPC[6] & (AB1_OPC[7] & !AB1_OPC[4] # !AB1_OPC[7] & !AB1_OPC[5]);


--P1L14 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|IMMB3~384
--operation mode is normal

P1L14 = AB1_OPC[4] & (!AB1_OPC[5] # !AB1_OPC[7]) # !AB1_OPC[4] & !AB1_OPC[7] & AB1_OPC[5];


--Q1_BREG[6] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[6]
--operation mode is normal

Q1_BREG[6]_lut_out = FB1L3 & N1L251 # !FB1L3 & N1L03;
Q1_BREG[6]_sload_eqn = (MB1L04 & T1_RAMDI[6]) # (!MB1L04 & Q1_BREG[6]_lut_out);
Q1_BREG[6] = DFFEA(Q1_BREG[6]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--MB1L02 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394
--operation mode is normal

MB1L02 = !T1_L_FA[6] & T1_L_FA[3] & W1L912;


--W1L172 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[6]~1097
--operation mode is normal

W1_LDI_IN[6]_qfbk = W1_LDI_IN[6];
W1L172 = P1L28 & !W1_PORT3_SFR[6] # !P1L28 & (P1L93 & W1_LDI_IN[6]_qfbk # !P1L93 & !W1_PORT3_SFR[6]);

--W1_LDI_IN[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[6]
--operation mode is normal

W1_LDI_IN[6]_sload_eqn = P3I[6];
W1_LDI_IN[6] = DFFEA(W1_LDI_IN[6]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--W1L362 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[6]~1089
--operation mode is normal

W1_LCI_IN[6]_qfbk = W1_LCI_IN[6];
W1L362 = P1L28 & !W1_PORT2_SFR[6] # !P1L28 & (P1L93 & W1_LCI_IN[6]_qfbk # !P1L93 & !W1_PORT2_SFR[6]);

--W1_LCI_IN[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[6]
--operation mode is normal

W1_LCI_IN[6]_sload_eqn = ~GND;
W1_LCI_IN[6] = DFFEA(W1_LCI_IN[6]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Y1L96 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2525
--operation mode is normal

Y1L96 = Y1_PSWDAT[6] & (!P1L31 & !MB1_SFRW[17] # !Y1L58);


--Y1L17 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2526
--operation mode is normal

Y1L17 = MB1_SFRW[17] & T1_RAMDI[6] # !MB1_SFRW[17] & P1L31 & !N1_ACO;


--Z1L381 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57
--operation mode is normal

Z1L381 = BB1_SBUF[6] & (T1_L_FA[0] # BB1_L_SCON[6]) # !BB1_SBUF[6] & !T1_L_FA[0] & BB1_L_SCON[6];


--W1L552 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[6]~1089
--operation mode is normal

W1_LBI_IN[6]_qfbk = W1_LBI_IN[6];
W1L552 = P1L28 & !W1_PORT1_SFR[6] # !P1L28 & (P1L93 & W1_LBI_IN[6]_qfbk # !P1L93 & !W1_PORT1_SFR[6]);

--W1_LBI_IN[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[6]
--operation mode is normal

W1_LBI_IN[6]_sload_eqn = ~GND;
W1_LBI_IN[6] = DFFEA(W1_LBI_IN[6]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L101 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72
--operation mode is normal

Z1L101 = T1_L_FA[3] & (T1_L_FA[4] # Z1L142) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L361;


--BB1_SBUF[5] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[5]
--operation mode is normal

BB1_SBUF[5]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[5] # !BB1L481 & BB1_SBUF[5]);
BB1_SBUF[5] = DFFEA(BB1_SBUF[5]_lut_out, HC1__clk0, VCC, , , , );


--BB1_L_SCON[5] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|L_SCON[5]
--operation mode is normal

BB1_L_SCON[5]_lut_out = H1_CLEAR & (MB1L61 & T1_RAMDI[5] # !MB1L61 & BB1_L_SCON[5]);
BB1_L_SCON[5] = DFFEA(BB1_L_SCON[5]_lut_out, HC1__clk0, VCC, , , , );


--Z1L332 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765
--operation mode is normal

Z1L332 = T1_L_FA[2] & Z1L132 # !T1_L_FA[2] & Z1L922;


--Z1L851 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69
--operation mode is normal

Z1L851 = Z1L651 & (Z1L061 # !T1_L_FA[1]) # !Z1L651 & T1_L_FA[1] & U1_DPL[5];


--W1L262 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[5]~1090
--operation mode is normal

W1_LCI_IN[5]_qfbk = W1_LCI_IN[5];
W1L262 = P1L93 & (P1L28 & !W1_PORT2_SFR[5] # !P1L28 & W1_LCI_IN[5]_qfbk) # !P1L93 & !W1_PORT2_SFR[5];

--W1_LCI_IN[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[5]
--operation mode is normal

W1_LCI_IN[5]_sload_eqn = ~GND;
W1_LCI_IN[5] = DFFEA(W1_LCI_IN[5]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--W1L072 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[5]~1098
--operation mode is normal

W1_LDI_IN[5]_qfbk = W1_LDI_IN[5];
W1L072 = P1L93 & (P1L28 & !W1_PORT3_SFR[5] # !P1L28 & W1_LDI_IN[5]_qfbk) # !P1L93 & !W1_PORT3_SFR[5];

--W1_LDI_IN[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[5]
--operation mode is normal

W1_LDI_IN[5]_sload_eqn = P3I[5];
W1_LDI_IN[5] = DFFEA(W1_LDI_IN[5]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Y1_L_MSIZ[4] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]
--operation mode is normal

Y1_L_MSIZ[4]_lut_out = H1_CLEAR & (MB1L83 & T1_RAMDI[4] # !MB1L83 & Y1_L_MSIZ[4]);
Y1_L_MSIZ[4] = DFFEA(Y1_L_MSIZ[4]_lut_out, HC1__clk0, VCC, , , , );


--Q1_BREG[4] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[4]
--operation mode is normal

Q1_BREG[4]_lut_out = FB1L3 & N1L841 # !FB1L3 & N1L22;
Q1_BREG[4]_sload_eqn = (MB1L04 & T1_RAMDI[4]) # (!MB1L04 & Q1_BREG[4]_lut_out);
Q1_BREG[4] = DFFEA(Q1_BREG[4]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--W1L962 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[4]~1099
--operation mode is normal

W1_LDI_IN[4]_qfbk = W1_LDI_IN[4];
W1L962 = P1L93 & (P1L28 & !W1_PORT3_SFR[4] # !P1L28 & W1_LDI_IN[4]_qfbk) # !P1L93 & !W1_PORT3_SFR[4];

--W1_LDI_IN[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[4]
--operation mode is normal

W1_LDI_IN[4]_sload_eqn = P3I[4];
W1_LDI_IN[4] = DFFEA(W1_LDI_IN[4]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--W1L162 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[4]~1091
--operation mode is normal

W1_LCI_IN[4]_qfbk = W1_LCI_IN[4];
W1L162 = P1L93 & (P1L28 & !W1_PORT2_SFR[4] # !P1L28 & W1_LCI_IN[4]_qfbk) # !P1L93 & !W1_PORT2_SFR[4];

--W1_LCI_IN[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[4]
--operation mode is normal

W1_LCI_IN[4]_sload_eqn = ~GND;
W1_LCI_IN[4] = DFFEA(W1_LCI_IN[4]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L971 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59
--operation mode is normal

Z1L971 = BB1_SBUF[4] & (BB1_L_SCON[4] # T1_L_FA[0]) # !BB1_SBUF[4] & BB1_L_SCON[4] & !T1_L_FA[0];


--W1L352 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[4]~1091
--operation mode is normal

W1_LBI_IN[4]_qfbk = W1_LBI_IN[4];
W1L352 = P1L28 & !W1_PORT1_SFR[4] # !P1L28 & (P1L93 & W1_LBI_IN[4]_qfbk # !P1L93 & !W1_PORT1_SFR[4]);

--W1_LBI_IN[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[4]
--operation mode is normal

W1_LBI_IN[4]_sload_eqn = ~GND;
W1_LBI_IN[4] = DFFEA(W1_LBI_IN[4]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L96 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84
--operation mode is normal

Z1L96 = T1_L_FA[3] & (T1_L_FA[4] # Z1L522) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L351;


--R1_TMPDAT[0] is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[0]
--operation mode is normal

R1_TMPDAT[0]_lut_out = R1L24 & (R1L23 # !HB1L7) # !R1L24 & HB1L7 & H1_IMMDAT[0];
R1_TMPDAT[0] = DFFEA(R1_TMPDAT[0]_lut_out, HC1__clk0, G1_ENA, , R1L98, , );


--CB1L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7
--operation mode is normal

CB1L3 = Q1_ACLDAT[0] & (R1_TMPDAT[0] # !FB1L84) # !Q1_ACLDAT[0] & !R1_TMPDAT[0] & FB1L81;


--N1L7 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AAF~68
--operation mode is normal

N1L7 = !AB1_OPC[6] & AB1_OPC[4] & (AB1_OPC[2] # AB1_OPC[3]);


--Q1L04 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|AD~15
--operation mode is normal

Q1L04 = !EB1L13 & EB1L71 & M1_STATD[2];


--Q1_AE is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|AE
--operation mode is normal

Q1_AE = G1_ENA & !EB1L33 & Q1L34 & EB1L51;


--Q1L36 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BIT0MOD~151
--operation mode is normal

Q1L36 = M1_STATD[5] & P1L15 & (Q1_AE # N1L111);


--HB1L7 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~670
--operation mode is normal

HB1L7 = P1L36 # HB1L5 # HB1L3 # !P1L33;


--HB1L31 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~668
--operation mode is normal

HB1L31 = HB1L11 # P1L95 # P1L36 # HB1L9;


--R1L26 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1453
--operation mode is normal

R1L26 = HB1L31 & R1L06 # !HB1L31 & H1_IMMDAT[7];


--R1L98 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|tmpout~195
--operation mode is normal

R1L98 = !M1_LDV2CK2 & R1L78;


--FB1L46 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1871
--operation mode is normal

FB1L46 = !AB1_OPC[7] & (FB1L26 # !EB1L9 & N1L5);


--FB1L66 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1872
--operation mode is normal

FB1L66 = FB1L7 # FB1_AK # !FB1L06;


--FB1L02 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1857
--operation mode is normal

FB1L02 = P1L56 & (AB1_OPC[6] & AB1_OPC[4] # !AB1_OPC[6] & !AB1_OPC[4] & AB1_OPC[5]);


--FB1L42 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1861
--operation mode is normal

FB1L42 = FB1L22 # !AB1_OPC[4] & FB1L25 # !P1_LRETI;


--FB1L81 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1869
--operation mode is normal

FB1L81 = FB1L5 & FB1L01 # !FB1L41 # !FB1L61;


--FB1L84 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~16
--operation mode is normal

FB1L84 = FB1L45 # !FB1L06 # !P1L13 # !N1L07;


--N1L711 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|DB~1033
--operation mode is normal

N1L711 = R1_TMPDAT[6] & FB1L23 # !R1_TMPDAT[6] & FB1_ALUC[5];


--FB1L85 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1865
--operation mode is normal

FB1L85 = AB1_OPC[2] & (FB1L65 # EB1L31) # !AB1_OPC[2] & AB1_OPC[3] & (FB1L65 # EB1L31);


--CB3L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~402
--operation mode is normal

CB3L1 = Q1_ACLDAT[2] & (R1_TMPDAT[2] & FB1L23 # !R1_TMPDAT[2] & FB1_ALUC[5]);


--N1L721 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~604
--operation mode is normal

N1L721 = Q1_ACLDAT[3] & (R1_TMPDAT[3] & FB1L23 # !R1_TMPDAT[3] & FB1_ALUC[5]);


--FB1L05 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1858
--operation mode is normal

FB1L05 = AB1_OPC[2] & (AB1_OPC[5] # !AB1_OPC[4]) # !AB1_OPC[2] & AB1_OPC[3] & (AB1_OPC[5] # !AB1_OPC[4]);


--FB1L03 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~1875
--operation mode is normal

FB1L03 = AB1_OPC[7] & G1_ENA & !EB1L33 & FB1L82;


--R1L45 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1456
--operation mode is normal

R1L45 = H1_IMMDAT[4] & (R1L25 # !HB1L31) # !H1_IMMDAT[4] & HB1L31 & R1L25;


--R1L44 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8
--operation mode is normal

R1L44 = HB1L7 & (HB1L31 # H1_IMMDAT[1]) # !HB1L7 & !HB1L31 & P1L7;


--R1L43 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAB[1]~344
--operation mode is normal

R1L43 = P1L36 & Q1_BREG[1] # !P1L36 & R1L7;


--CB6L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~407
--operation mode is normal

CB6L1 = R1_TMPDAT[5] & FB1L23 # !R1_TMPDAT[5] & FB1_ALUC[5];


--R1L04 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAB[6]~343
--operation mode is normal

R1L04 = Q1_BREG[6] & (P1L36 # R1L72) # !Q1_BREG[6] & !P1L36 & R1L72;


--R1L85 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0
--operation mode is normal

R1L85 = HB1L7 & (H1_IMMDAT[6] # HB1L31) # !HB1L7 & !HB1L31 & P1L11;


--GB1L81 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~679
--operation mode is normal

GB1L81 = !GB1L13 & !GB1L33 & GB1_BE & GB1L92;


--R1L83 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAB[5]~342
--operation mode is normal

R1L83 = Q1_BREG[5] & (P1L36 # R1L32) # !Q1_BREG[5] & !P1L36 & R1L32;


--R1L65 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2
--operation mode is normal

R1L65 = HB1L31 & (HB1L7 # T1L17) # !HB1L31 & P1L11 & !HB1L7;


--R1L64 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4
--operation mode is normal

R1L64 = HB1L7 & (HB1L31 # H1_IMMDAT[2]) # !HB1L7 & !HB1L31 & P1L7;


--R1L63 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAB[2]~346
--operation mode is normal

R1L63 = P1L36 & Q1_BREG[2] # !P1L36 & R1L11;


--N1L921 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|GEN_LO~605
--operation mode is normal

N1L921 = Q1_ACLDAT[1] & (R1_TMPDAT[1] & FB1L23 # !R1_TMPDAT[1] & FB1_ALUC[5]);


--MB1L45 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~23
--operation mode is normal

MB1L45 = !T1_L_FA[6] & T1_L_FA[3] & T1_SFR_LOAD;


--X1L11 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILA[0]~186
--operation mode is normal

X1L11 = !X1L61 & !X1L41 & !X1L31 & !X1L01;


--U1L32 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA~2270
--operation mode is normal

U1L32 = EB1L73 & (AB1_OPC[5] & !AB1_OPC[6] # !AB1_OPC[5] & (AB1_OPC[4] # AB1_OPC[6]));


--U1L72 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|BA~2272
--operation mode is normal

U1L72 = !P1L54 & (!EB1L92 # !EB1L53);


--JB1L11 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1096
--operation mode is normal

JB1L11 = EB1L33 & !JB1L1 & !EB1L92 # !EB1L33 & (JB1L9 # !JB1L1 & !EB1L92);


--JB1L51 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1098
--operation mode is normal

JB1L51 = JB1L31 # !AB1_OPC[3] & !AB1_OPC[1] & AB1_OPC[0];


--MB1L63 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400
--operation mode is normal

MB1L63 = T1_L_FA[3] & T1_L_FA[2] & T1_L_FA[5] & T1_L_FA[6];


--U1L411 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4
--operation mode is arithmetic

U1L411 = CARRY(Y1_L_MSIZ[4] & U1L402 & !U1L111 # !Y1_L_MSIZ[4] & (U1L402 # !U1L111));


--MB1L61 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390
--operation mode is normal

MB1L61 = T1_L_FA[3] & !T1_L_FA[6] & !T1_L_FA[5] & MB1L92;


--V1L25 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LLOV1~541
--operation mode is normal

V1L25 = !M1_STATE12 & V1_LLOV1;


--V1L211 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|OV1_EN~136
--operation mode is normal

V1L211 = V1_LTMOD[0] & (V1_LTMOD[1] & !V1L711 # !V1_LTMOD[1] & !V1L331) # !V1_LTMOD[0] & !V1L331;


--V1L05 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LLOV1~540
--operation mode is normal

V1L05 = V1L321 & SB1_LCT[7] & V1L64 # !V1L321 & V1L84;


--S1L3 is CPU_Core:inst|MCU80512:inst3|m3s007bo:U6|AA~57
--operation mode is normal

S1L3 = N1L31 # N1L52 # N1L21 # N1L22;


--S1L1 is CPU_Core:inst|MCU80512:inst3|m3s007bo:U6|AA~56
--operation mode is normal

S1L1 = N1L91 # N1L51 # N1L71 & N1L62;


--TB1L7 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~218
--operation mode is normal

TB1L7 = TB1_L_SP[1] & TB1_L_SP[2] & TB1L5;


--KB1L62 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1053
--operation mode is normal

KB1L62 = EB1L91 & EB1L73 # !T1L031 # !T1L821;


--T1L051 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218
--operation mode is normal

T1L051 = !T1L581 & KB1_REGADD[5] & !KB1_REGADD[6];


--R1L05 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1459
--operation mode is normal

R1L05 = HB1L31 & R1L84 # !HB1L31 & H1_IMMDAT[3];


--V1_TCON[7] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON[7]
--operation mode is normal

V1_TCON[7]_lut_out = H1_CLEAR & V1L941 & (!X1L8 # !PB1L23);
V1_TCON[7] = DFFEA(V1_TCON[7]_lut_out, HC1__clk0, VCC, , , , );


--X1L41 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|ILA[2]~183
--operation mode is normal

X1_PRC_qfbk = X1_PRC;
X1L41 = !X1_L_IP[2] & X1_L_IE[7] & X1_PRC_qfbk & X1_L_IE[2];

--X1_PRC is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|PRC
--operation mode is normal

X1_PRC_sload_eqn = V1L931;
X1_PRC = DFFEA(X1_PRC_sload_eqn, HC1__clk0, G1_ENA, , X1L511, , );


--BB1_LRITI is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LRITI
--operation mode is normal

BB1_LRITI_lut_out = H1_CLEAR & (BB1L85 # BB1L06 & BB1L65);
BB1_LRITI = DFFEA(BB1_LRITI_lut_out, HC1__clk0, VCC, , , , );


--Y1_L_MSIZ[3] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]
--operation mode is normal

Y1_L_MSIZ[3]_lut_out = MB1L83 & T1_RAMDI[3] # !MB1L83 & Y1_L_MSIZ[3] # !H1_CLEAR;
Y1_L_MSIZ[3] = DFFEA(Y1_L_MSIZ[3]_lut_out, HC1__clk0, VCC, , , , );


--Q1_BREG[3] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[3]
--operation mode is normal

Q1_BREG[3]_lut_out = N1L641 & (FB1L3 # N1L91) # !N1L641 & !FB1L3 & N1L91;
Q1_BREG[3]_sload_eqn = (MB1L04 & T1_RAMDI[3]) # (!MB1L04 & Q1_BREG[3]_lut_out);
Q1_BREG[3] = DFFEA(Q1_BREG[3]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--Z1L75 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92
--operation mode is normal

Z1L75 = T1_L_FA[4] & (T1_L_FA[3] # W1L862) # !T1_L_FA[4] & !T1_L_FA[3] & W1L062;


--Z1L771 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60
--operation mode is normal

Z1L771 = BB1_L_SCON[3] & (BB1_SBUF[3] # !T1_L_FA[0]) # !BB1_L_SCON[3] & T1_L_FA[0] & BB1_SBUF[3];


--W1L252 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[3]~1092
--operation mode is normal

W1_LBI_IN[3]_qfbk = W1_LBI_IN[3];
W1L252 = P1L28 & !W1_PORT1_SFR[3] # !P1L28 & (P1L93 & W1_LBI_IN[3]_qfbk # !P1L93 & !W1_PORT1_SFR[3]);

--W1_LBI_IN[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[3]
--operation mode is normal

W1_LBI_IN[3]_sload_eqn = ~GND;
W1_LBI_IN[3] = DFFEA(W1_LBI_IN[3]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L35 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90
--operation mode is normal

Z1L35 = T1_L_FA[3] & (T1_L_FA[4] # Z1L712) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L841;


--V1L551 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON~1158
--operation mode is normal

V1L551 = X1L82 # !X1_L_INTA # !X1L92 # !X1L1;


--V1L351 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON~1157
--operation mode is normal

V1L351 = M1_LDV2CK1 & V1_TCON[5] # !M1_LDV2CK1 & (V1L151 # V1_TCON[5] & !MB1_SFRW[4]);


--V1L731 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON[1]~1152
--operation mode is normal

V1L731 = V1_LTCON0 & V1_LTCON1 # !V1_LTCON0 & (V1_INT0 # V1_OLD_INT0);


--Y1_L_MSIZ[2] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]
--operation mode is normal

Y1_L_MSIZ[2]_lut_out = MB1L83 & T1_RAMDI[2] # !MB1L83 & Y1_L_MSIZ[2] # !H1_CLEAR;
Y1_L_MSIZ[2] = DFFEA(Y1_L_MSIZ[2]_lut_out, HC1__clk0, VCC, , , , );


--Q1_BREG[2] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[2]
--operation mode is normal

Q1_BREG[2]_lut_out = N1L441 & (FB1L3 # N1L41) # !N1L441 & !FB1L3 & N1L41;
Q1_BREG[2]_sload_eqn = (MB1L04 & T1_RAMDI[2]) # (!MB1L04 & Q1_BREG[2]_lut_out);
Q1_BREG[2] = DFFEA(Q1_BREG[2]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--W1L952 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[2]~1093
--operation mode is normal

W1_LCI_IN[2]_qfbk = W1_LCI_IN[2];
W1L952 = P1L93 & (P1L28 & !W1_PORT2_SFR[2] # !P1L28 & W1_LCI_IN[2]_qfbk) # !P1L93 & !W1_PORT2_SFR[2];

--W1_LCI_IN[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[2]
--operation mode is normal

W1_LCI_IN[2]_sload_eqn = ~GND;
W1_LCI_IN[2] = DFFEA(W1_LCI_IN[2]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--W1L762 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[2]~1101
--operation mode is normal

W1_LDI_IN[2]_qfbk = W1_LDI_IN[2];
W1L762 = P1L93 & (P1L28 & !W1_PORT3_SFR[2] # !P1L28 & W1_LDI_IN[2]_qfbk) # !P1L93 & !W1_PORT3_SFR[2];

--W1_LDI_IN[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[2]
--operation mode is normal

W1_LDI_IN[2]_sload_eqn = P3I[2];
W1_LDI_IN[2] = DFFEA(W1_LDI_IN[2]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Y1L18 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2535
--operation mode is normal

Y1L18 = Y1L97 & !MB1_SFRW[17] & (P1L31 # P1L36);


--N1L461 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|OV~1
--operation mode is normal

N1L461 = N1L661 & (FB1_ALUC[5] $ N1_CARI $ !N1L911);


--Y1L77 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2533
--operation mode is normal

Y1L77 = Y1L37 # Y1L57 & H1_CLEAR & Y1_PSWDAT[2];


--N1L861 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|OV~204
--operation mode is normal

N1L861 = R1L87 # FB1L7 & (N1L1 # N1L3);


--Z1L571 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61
--operation mode is normal

Z1L571 = BB1_SBUF[2] & (BB1_LL_SCON[2] # T1_L_FA[0]) # !BB1_SBUF[2] & BB1_LL_SCON[2] & !T1_L_FA[0];


--W1L152 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[2]~1093
--operation mode is normal

W1_LBI_IN[2]_qfbk = W1_LBI_IN[2];
W1L152 = P1L93 & (P1L28 & !W1_PORT1_SFR[2] # !P1L28 & W1_LBI_IN[2]_qfbk) # !P1L93 & !W1_PORT1_SFR[2];

--W1_LBI_IN[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[2]
--operation mode is normal

W1_LBI_IN[2]_sload_eqn = ~GND;
W1_LBI_IN[2] = DFFEA(W1_LBI_IN[2]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L73 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96
--operation mode is normal

Z1L73 = T1_L_FA[3] & (T1_L_FA[4] # Z1L902) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L341;


--Y1_L_MSIZ[1] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]
--operation mode is normal

Y1_L_MSIZ[1]_lut_out = MB1L83 & T1_RAMDI[1] # !MB1L83 & Y1_L_MSIZ[1] # !H1_CLEAR;
Y1_L_MSIZ[1] = DFFEA(Y1_L_MSIZ[1]_lut_out, HC1__clk0, VCC, , , , );


--Q1_BREG[1] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[1]
--operation mode is normal

Q1_BREG[1]_lut_out = FB1L3 & N1L241 # !FB1L3 & N1L31;
Q1_BREG[1]_sload_eqn = (MB1L04 & T1_RAMDI[1]) # (!MB1L04 & Q1_BREG[1]_lut_out);
Q1_BREG[1] = DFFEA(Q1_BREG[1]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--Z1L52 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104
--operation mode is normal

Z1L52 = T1_L_FA[4] & (T1_L_FA[3] # W1L662) # !T1_L_FA[4] & !T1_L_FA[3] & W1L852;


--Z1L371 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62
--operation mode is normal

Z1L371 = BB1_LL_SCON[1] & (BB1_SBUF[1] # !T1_L_FA[0]) # !BB1_LL_SCON[1] & T1_L_FA[0] & BB1_SBUF[1];


--W1L052 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[1]~1094
--operation mode is normal

W1_LBI_IN[1]_qfbk = W1_LBI_IN[1];
W1L052 = P1L28 & !W1_PORT1_SFR[1] # !P1L28 & (P1L93 & W1_LBI_IN[1]_qfbk # !P1L93 & !W1_PORT1_SFR[1]);

--W1_LBI_IN[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[1]
--operation mode is normal

W1_LBI_IN[1]_sload_eqn = ~GND;
W1_LBI_IN[1] = DFFEA(W1_LBI_IN[1]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L12 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102
--operation mode is normal

Z1L12 = T1_L_FA[3] & (T1_L_FA[4] # Z1L102) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L731;


--FB1L67 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1883
--operation mode is normal

FB1L67 = EB1L91 & !EB1L13 # !FB1L47 # !G1_ENA;


--FB1L87 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1884
--operation mode is normal

FB1L87 = EB1L73 & (EB1L71 # EB1L31);


--Q1_BREG[0] is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|BREG[0]
--operation mode is normal

Q1_BREG[0]_lut_out = N1L041 & (FB1L3 # N1L21) # !N1L041 & !FB1L3 & N1L21;
Q1_BREG[0]_sload_eqn = (MB1L04 & T1_RAMDI[0]) # (!MB1L04 & Q1_BREG[0]_lut_out);
Q1_BREG[0] = DFFEA(Q1_BREG[0]_sload_eqn, HC1__clk0, G1_ENA, , Q1L48, , );


--Y1_L_MSIZ[0] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]
--operation mode is normal

Y1_L_MSIZ[0]_lut_out = MB1L83 & T1_RAMDI[0] # !MB1L83 & Y1_L_MSIZ[0] # !H1_CLEAR;
Y1_L_MSIZ[0] = DFFEA(Y1_L_MSIZ[0]_lut_out, HC1__clk0, VCC, , , , );


--W1L752 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[0]~1095
--operation mode is normal

W1_LCI_IN[0]_qfbk = W1_LCI_IN[0];
W1L752 = P1L28 & !W1_PORT2_SFR[0] # !P1L28 & (P1L93 & W1_LCI_IN[0]_qfbk # !P1L93 & !W1_PORT2_SFR[0]);

--W1_LCI_IN[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[0]
--operation mode is normal

W1_LCI_IN[0]_sload_eqn = ~GND;
W1_LCI_IN[0] = DFFEA(W1_LCI_IN[0]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--W1L562 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[0]~1103
--operation mode is normal

W1_LDI_IN[0]_qfbk = W1_LDI_IN[0];
W1L562 = P1L28 & !W1_PORT3_SFR[0] # !P1L28 & (P1L93 & W1_LDI_IN[0]_qfbk # !P1L93 & !W1_PORT3_SFR[0]);

--W1_LDI_IN[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[0]
--operation mode is normal

W1_LDI_IN[0]_sload_eqn = P3I[0];
W1_LDI_IN[0] = DFFEA(W1_LDI_IN[0]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Q1_PAR is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|PAR
--operation mode is normal

Q1_PAR = Q1_L_ACCDAT[4] $ Q1L451 $ Q1_L_ACCDAT[5] $ Q1L251;


--Z1L171 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63
--operation mode is normal

Z1L171 = BB1_LL_SCON[0] & (BB1_SBUF[0] # !T1_L_FA[0]) # !BB1_LL_SCON[0] & T1_L_FA[0] & BB1_SBUF[0];


--W1L942 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTB[0]~1095
--operation mode is normal

W1_LBI_IN[0]_qfbk = W1_LBI_IN[0];
W1L942 = P1L28 & !W1_PORT1_SFR[0] # !P1L28 & (P1L93 & W1_LBI_IN[0]_qfbk # !P1L93 & !W1_PORT1_SFR[0]);

--W1_LBI_IN[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LBI_IN[0]
--operation mode is normal

W1_LBI_IN[0]_sload_eqn = ~GND;
W1_LBI_IN[0] = DFFEA(W1_LBI_IN[0]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--Z1L5 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108
--operation mode is normal

Z1L5 = T1_L_FA[3] & (T1_L_FA[4] # Z1L391) # !T1_L_FA[3] & !T1_L_FA[4] & Z1L131;


--KB1L8 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1061
--operation mode is normal

KB1L8 = AB1_OPC[2] & AB1_OPC[1];


--EB1L72 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1236
--operation mode is normal

EB1L72 = EB1L32 & EB1L73;


--T1L431 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473
--operation mode is normal

T1L431 = !EB1L72 & (AB1_OPC[3] # !KB1L8 # !EB1L71);


--Y1L5 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|ENAB~212
--operation mode is normal

Y1L5 = Y1L1 & (M1_Q4 $ !AB1_OPC[4]);


--TB1L55 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700
--operation mode is normal

TB1L55 = M1_STATD[5] & (AB1_OPC[5] & P1L75 # !KB1_AG);


--P1L47 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|PSWC[2]~288
--operation mode is normal

P1L47 = !EB1L13 & (EB1L91 # P1L16 & AB1_OPC[4]);


--P1L67 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|PSWC[2]~289
--operation mode is normal

P1L67 = FB1_AK # P1L31 # AB1_OPC[7] & P1L27;


--FB1L47 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1882
--operation mode is normal

FB1L47 = !FB1_AZ & !P1L36 & N1L47 & !FB1L27;


--Y1L88 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|setpsw~116
--operation mode is normal

Y1L88 = M1_STATD[6] & !M1_LCYC;


--W1L832 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19
--operation mode is normal

W1L832 = !M1_LDV2CK2 & T1_L_FA[5] & MB1L44 & MB1L92;


--P1L08 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|RMW~325
--operation mode is normal

P1L08 = AB1_OPC[4] & (EB1L91 # !P1L3) # !AB1_OPC[4] & !EB1L53 & !P1L3;


--BB1L481 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|setsbuf~0
--operation mode is normal

BB1L481 = BB1_END_DATA & M1_LDV2CK1 & (!BB1_BLOCK_SBUF_LD # !BB1_D0);


--WB1_DAT[7] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]
--operation mode is normal

WB1_DAT[7]_lut_out = BB1_D0 & (BB1_BITIN # BB1_LORCV) # !BB1_D0 & BB1_MODE0_IN & !BB1_LORCV;
WB1_DAT[7] = DFFEA(WB1_DAT[7]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--Z1L542 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33
--operation mode is normal

Z1L542 = Z1L342 & (SB4_LCT[7] # !T1_L_FA[1]) # !Z1L342 & T1_L_FA[1] & SB3_LCT[7];


--Z1L742 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760
--operation mode is normal

Z1L742 = SB1_LCT[7] & (SB2_LCT[7] # !T1_L_FA[0]) # !SB1_LCT[7] & T1_L_FA[0] & SB2_LCT[7];


--Z1L071 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~104
--operation mode is normal

Y1_PCON[7]_qfbk = Y1_PCON[7];
Z1L071 = T1_L_FA[2] & Y1_PCON[7]_qfbk # !T1_L_FA[2] & U1_DPH[7];

--Y1_PCON[7] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PCON[7]
--operation mode is normal

Y1_PCON[7]_sload_eqn = T1_RAMDI[7];
Y1_PCON[7] = DFFEA(Y1_PCON[7]_sload_eqn, HC1__clk0, G1_ENA, , MB1L23, , );


--Z1L661 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64
--operation mode is normal

Z1L661 = T1_L_FA[0] & (TB1_L_SP[7] # T1_L_FA[1]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L842;


--UB8_CO is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO
--operation mode is normal

UB8_CO = UB8_LQ & (BB1_DIVTWO # Y1_PCON[7]);


--BB1_CLEAR16C_RX is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX
--operation mode is normal

BB1_CLEAR16C_RX = BB1L701 # !H1_CLEAR;


--BB1_TCI[0] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TCI[0]
--operation mode is normal

BB1_TCI[0] = BB1_DIVTWO # Y1_PCON[7];


--UB5_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ
--operation mode is normal

UB5_LQ_lut_out = !BB1_CLEAR16C_RX & (UB5_LQ $ (BB1L9 & UB6_CO));
UB5_LQ = DFFEA(UB5_LQ_lut_out, HC1__clk0, VCC, , , , );


--BB1L011 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RSTQ1~403
--operation mode is normal

BB1L011 = BB1L9 & (Y1_PCON[7] # BB1_DIVTWO);


--UB6_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ
--operation mode is normal

UB6_LQ_lut_out = !BB1_CLEAR16C_RX & (UB6_LQ $ (BB1L9 & UB7_CO));
UB6_LQ = DFFEA(UB6_LQ_lut_out, HC1__clk0, VCC, , , , );


--TB1L1 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154
--operation mode is normal

TB1L1 = !TB1_L_SP[1] & !TB1_L_SP[0] & (P1L95 # !KB1_AG);


--TB1L03 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546
--operation mode is normal

TB1L03 = TB1L5 # !TB1_L_SP[0] & (P1L95 # !KB1_AG);


--TB1L82 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545
--operation mode is normal

TB1L82 = TB1L1 # TB1_L_SP[1] & TB1L5;


--TB1L22 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0
--operation mode is normal

TB1L22 = P1L95 # EB1L72 # !T1L621 # !KB1_AG;


--W1_PORT3_SFR[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]
--operation mode is normal

W1_PORT3_SFR[6]_lut_out = !T1_RAMDI[6];
W1_PORT3_SFR[6] = DFFEA(W1_PORT3_SFR[6]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--P1L31 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108
--operation mode is normal

P1L31 = N1L5 & (AB1_OPC[7] & AB1_OPC[4] & !AB1_OPC[5] # !AB1_OPC[7] & AB1_OPC[5]);


--N1_ACO is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|ACO
--operation mode is normal

N1_ACO = FB1_ALUC[5] $ (N1L201 & N1L401);


--BB1_SBUF[6] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[6]
--operation mode is normal

BB1_SBUF[6]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[6] # !BB1L481 & BB1_SBUF[6]);
BB1_SBUF[6] = DFFEA(BB1_SBUF[6]_lut_out, HC1__clk0, VCC, , , , );


--Z1L142 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763
--operation mode is normal

Z1L142 = T1_L_FA[2] & Z1L932 # !T1_L_FA[2] & Z1L732;


--Z1L361 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67
--operation mode is normal

Z1L361 = Z1L161 & (Z1L561 # !T1_L_FA[1]) # !Z1L161 & T1_L_FA[1] & U1_DPL[6];


--WB1_DAT[5] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]
--operation mode is normal

WB1_DAT[5]_lut_out = BB1_LORCV # WB1_DAT[6];
WB1_DAT[5] = DFFEA(WB1_DAT[5]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--Z1L922 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37
--operation mode is normal

Z1L922 = Z1L722 & (SB4_LCT[5] # !T1_L_FA[1]) # !Z1L722 & T1_L_FA[1] & SB3_LCT[5];


--Z1L132 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764
--operation mode is normal

Z1L132 = SB2_LCT[5] & (T1_L_FA[0] # SB1_LCT[5]) # !SB2_LCT[5] & !T1_L_FA[0] & SB1_LCT[5];


--Z1L061 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~106
--operation mode is normal

Y1_PCON[5]_qfbk = Y1_PCON[5];
Z1L061 = U1_DPH[5] & (Y1_PCON[5]_qfbk # !T1_L_FA[2]) # !U1_DPH[5] & Y1_PCON[5]_qfbk & T1_L_FA[2];

--Y1_PCON[5] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PCON[5]
--operation mode is normal

Y1_PCON[5]_sload_eqn = T1_RAMDI[5];
Y1_PCON[5] = DFFEA(Y1_PCON[5]_sload_eqn, HC1__clk0, G1_ENA, , MB1L23, , );


--Z1L651 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68
--operation mode is normal

Z1L651 = T1_L_FA[0] & (T1_L_FA[1] # TB1_L_SP[5]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L642;


--W1_PORT3_SFR[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]
--operation mode is normal

W1_PORT3_SFR[5]_lut_out = !T1_RAMDI[5];
W1_PORT3_SFR[5] = DFFEA(W1_PORT3_SFR[5]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--W1_PORT3_SFR[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]
--operation mode is normal

W1_PORT3_SFR[4]_lut_out = !T1_RAMDI[4];
W1_PORT3_SFR[4] = DFFEA(W1_PORT3_SFR[4]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--BB1_SBUF[4] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[4]
--operation mode is normal

BB1_SBUF[4]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[4] # !BB1L481 & BB1_SBUF[4]);
BB1_SBUF[4] = DFFEA(BB1_SBUF[4]_lut_out, HC1__clk0, VCC, , , , );


--BB1_L_SCON[4] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|L_SCON[4]
--operation mode is normal

BB1_L_SCON[4]_lut_out = H1_CLEAR & (MB1L61 & T1_RAMDI[4] # !MB1L61 & BB1_L_SCON[4]);
BB1_L_SCON[4] = DFFEA(BB1_L_SCON[4]_lut_out, HC1__clk0, VCC, , , , );


--Z1L522 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767
--operation mode is normal

Z1L522 = T1_L_FA[2] & Z1L322 # !T1_L_FA[2] & Z1L122;


--Z1L351 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71
--operation mode is normal

Z1L351 = Z1L151 & (Z1L551 # !T1_L_FA[1]) # !Z1L151 & T1_L_FA[1] & U1_DPL[4];


--R1L23 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAB[0]~345
--operation mode is normal

R1L23 = Q1_BREG[0] & (P1L36 # R1L3) # !Q1_BREG[0] & !P1L36 & R1L3;


--R1L24 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6
--operation mode is normal

R1L24 = HB1L31 & (HB1L7 # T1L26) # !HB1L31 & !HB1L7 & P1L71;


--HB1L5 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~669
--operation mode is normal

HB1L5 = !EB1L33 & (GB1L53 # GB1L41);


--HB1L3 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43
--operation mode is normal

HB1L3 = EB1L31 & (AB1_OPC[3] # AB1_OPC[2] & !AB1L7);


--HB1L11 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~667
--operation mode is normal

HB1L11 = P1L15 # GB1L53 & (!HB1L1 # !EB1L92);


--HB1L9 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~666
--operation mode is normal

HB1L9 = !HB1L1 & (GB1L41 # EB1L31 & !EB1L53);


--R1L06 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1452
--operation mode is normal

R1L06 = Q1_BREG[7] & (R1L03 # P1L36) # !Q1_BREG[7] & R1L03 & !P1L36;


--R1L78 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|tmpout~194
--operation mode is normal

R1L78 = M1L3 & M1_STATD[2] & GB1L33 # !M1L3 & (M1_STATD[2] # M1_STATD[5]);


--N1L5 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AAF~67
--operation mode is normal

N1L5 = !AB1_OPC[6] & (AB1_OPC[2] # AB1_OPC[3]);


--FB1L26 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1870
--operation mode is normal

FB1L26 = AB1_OPC[6] & EB1L52 & (AB1_OPC[1] # !EB1L14);


--FB1L06 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1866
--operation mode is normal

FB1L06 = EB1L33 # EB1L7 & (!FB1L5 # !G1_ENA);


--P1L56 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|LMULDIV~76
--operation mode is normal

P1L56 = G1_ENA & AB1_OPC[7] & !EB1L33;


--FB1L25 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1860
--operation mode is normal

FB1L25 = AB1_OPC[6] & !AB1_OPC[7] & (AB1_OPC[1] # !EB1L14);


--FB1L22 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~1859
--operation mode is normal

FB1L22 = P1L16 & (FB1L05 # !EB1L92 & EB1L52);


--FB1L01 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~38
--operation mode is normal

FB1L01 = !EB1L33 & G1_ENA;


--FB1L41 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~1867
--operation mode is normal

FB1L41 = !FB1L3 & (EB1L14 # !EB1L31 & !FB1L65);


--FB1L45 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1863
--operation mode is normal

FB1L45 = AB1_OPC[5] & P1L75 # !AB1_OPC[5] & AB1_OPC[4] & FB1L25;


--FB1L65 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1864
--operation mode is normal

FB1L65 = !AB1_OPC[6] & !AB1_OPC[5] & AB1_OPC[4];


--FB1L82 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~1874
--operation mode is normal

FB1L82 = AB1_OPC[5] & !AB1_OPC[6] & !AB1_OPC[4] # !AB1_OPC[5] & AB1_OPC[6] & AB1_OPC[4];


--R1L25 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1455
--operation mode is normal

R1L25 = Q1_BREG[4] & (R1L91 # P1L36) # !Q1_BREG[4] & R1L91 & !P1L36;


--P1L7 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AM~65
--operation mode is normal

P1L7 = FB1_AK & M1_STATD[2] & (Y1_PSWDAT[6] # P1L5);


--R1L7 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9
--operation mode is normal

R1L7 = R1L5 & (U1_DPH[1] # !GB1_AC) # !R1L5 & U1_DPL[1] & GB1_AC;


--R1L72 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1
--operation mode is normal

R1L72 = R1L52 & (U1_DPH[6] # !GB1_AC) # !R1L52 & GB1_AC & U1_DPL[6];


--P1L11 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AN~65
--operation mode is normal

P1L11 = M1_STATD[5] & FB1_AK & (P1L9 # Y1_PSWDAT[7]);


--GB1L13 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200
--operation mode is normal

GB1L13 = EB1L73 & (AB1_OPC[6] & AB1_OPC[7] & !AB1_OPC[5] # !AB1_OPC[6] & AB1_OPC[5]);


--GB1_BE is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE
--operation mode is normal

GB1_BE = !AB1_OPC[3] & (!AB1_OPC[1] # !AB1_OPC[2]) # !EB1L31;


--GB1L92 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199
--operation mode is normal

GB1L92 = HB1L1 # P1L3 & !EB1L71 & !EB1L51;


--R1L32 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3
--operation mode is normal

R1L32 = R1L12 & (U1_DPH[5] # !GB1_AC) # !R1L12 & GB1_AC & U1_DPL[5];


--R1L11 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5
--operation mode is normal

R1L11 = R1L9 & (U1_DPH[2] # !GB1_AC) # !R1L9 & U1_DPL[2] & GB1_AC;


--T1_SFR_LOAD is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SFR_LOAD
--operation mode is normal

T1_SFR_LOAD_lut_out = !Y1_L_RESINT & T1L651 & KB1L42;
T1_SFR_LOAD = DFFEA(T1_SFR_LOAD_lut_out, HC1__clk0, G1_ENA, , T1L771, , );


--JB1L1 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139
--operation mode is normal

JB1L1 = AB1_OPC[7] & (AB1_OPC[6] $ !AB1_OPC[5]) # !AB1_OPC[7] & AB1_OPC[5] & (AB1_OPC[4] # !AB1_OPC[6]);


--JB1L9 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1095
--operation mode is normal

JB1L9 = AB1_OPC[7] & AB1_OPC[4] & !AB1_OPC[6] # !AB1_OPC[7] & (AB1_OPC[6] # AB1_OPC[5]);


--JB1L31 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1097
--operation mode is normal

JB1L31 = EB1L11 & JB1L7 & (AB1_OPC[7] $ AB1_OPC[6]);


--U1L111 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3
--operation mode is arithmetic

U1L111 = CARRY(Y1_L_MSIZ[3] & (!U1L801 # !U1L102) # !Y1_L_MSIZ[3] & !U1L102 & !U1L801);


--V1_LTMOD[0] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[0]
--operation mode is normal

V1_LTMOD[0]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[0] # !MB1L6 & V1_LTMOD[0]);
V1_LTMOD[0] = DFFEA(V1_LTMOD[0]_lut_out, HC1__clk0, VCC, , , , );


--V1_LTMOD[1] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[1]
--operation mode is normal

V1_LTMOD[1]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[1] # !MB1L6 & V1_LTMOD[1]);
V1_LTMOD[1] = DFFEA(V1_LTMOD[1]_lut_out, HC1__clk0, VCC, , , , );


--V1L331 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T1_EN~139
--operation mode is normal

V1L331 = !V1L131 & (T1_L_FA[1] $ !T1_L_FA[2] # !V1L721);


--V1L711 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T0H_EN~172
--operation mode is normal

V1L711 = !MB1L21 & (M1_LDV2CK1 # !V1L511);


--SB1_LCT[7] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]
--operation mode is normal

SB1_LCT[7]_lut_out = T1_RAMDI[7] & (MB1L21 # SB1L63) # !T1_RAMDI[7] & !MB1L21 & SB1L63;
SB1_LCT[7]_sload_eqn = (V1L711 & SB1_LCT[7]) # (!V1L711 & SB1_LCT[7]_lut_out);
SB1_LCT[7]_reg_input = SB1_LCT[7]_sload_eqn & H1_CLEAR;
SB1_LCT[7] = DFFEA(SB1_LCT[7]_reg_input, HC1__clk0, VCC, , , , );


--V1L321 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T0_MODE3~8
--operation mode is normal

V1L321 = V1_LTMOD[0] & V1_LTMOD[1];


--V1L84 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LLOV1~539
--operation mode is normal

V1L84 = V1L75 # !V1_LTMOD[5] & SB2_LCT[7] & V1L44;


--V1L64 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LLOV1~538
--operation mode is normal

V1L64 = SB1_LCT[6] & SB1_LCT[5] & SB1_LCT[4] & SB1_C4;


--TB1L5 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[0]~217
--operation mode is normal

TB1L5 = TB1_L_SP[0] & (EB1L73 & EB1L32 # !T1L621);


--T1L031 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471
--operation mode is normal

T1L031 = P1L72 & (EB1L71 # AB1_OPC[3] # !KB1L8);


--R1L84 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1458
--operation mode is normal

R1L84 = P1L36 & Q1_BREG[3] # !P1L36 & R1L51;


--X1L8 is CPU_Core:inst|MCU80512:inst3|m3s019bo:U11|IACK~110
--operation mode is normal

X1L8 = !X1L92 & X1L1 & !X1L82 & X1_L_INTA;


--V1L941 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON~1155
--operation mode is normal

V1L941 = M1_LDV2CK1 & V1_TCON[7] # !M1_LDV2CK1 & (V1L741 # V1_TCON[7] & !MB1_SFRW[4]);


--V1L931 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON[3]~1151
--operation mode is normal

V1L931 = V1_LTCON2 & V1_LTCON3 # !V1_LTCON2 & (V1_INT1 # V1_OLD_INT1);


--BB1L06 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LRITI~672
--operation mode is normal

BB1L06 = BB1_LL_SCON[1] # BB1_LL_SCON[0];


--BB1L65 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LRITI~668
--operation mode is normal

BB1L65 = BB1_LRITI # M1_S_EN & M1_LDV2CK1 # !BB1_D0;


--BB1L85 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LRITI~671
--operation mode is normal

BB1L85 = BB1L771 & BB1_D0 & (BB1L941 # BB1L001);


--W1L862 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[3]~1100
--operation mode is normal

W1_LDI_IN[3]_qfbk = W1_LDI_IN[3];
W1L862 = P1L93 & (P1L28 & !W1_PORT3_SFR[3] # !P1L28 & W1_LDI_IN[3]_qfbk) # !P1L93 & !W1_PORT3_SFR[3];

--W1_LDI_IN[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[3]
--operation mode is normal

W1_LDI_IN[3]_sload_eqn = P3I[3];
W1_LDI_IN[3] = DFFEA(W1_LDI_IN[3]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--W1L062 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[3]~1092
--operation mode is normal

W1_LCI_IN[3]_qfbk = W1_LCI_IN[3];
W1L062 = P1L93 & (P1L28 & !W1_PORT2_SFR[3] # !P1L28 & W1_LCI_IN[3]_qfbk) # !P1L93 & !W1_PORT2_SFR[3];

--W1_LCI_IN[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[3]
--operation mode is normal

W1_LCI_IN[3]_sload_eqn = ~GND;
W1_LCI_IN[3] = DFFEA(W1_LCI_IN[3]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--BB1_L_SCON[3] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|L_SCON[3]
--operation mode is normal

BB1_L_SCON[3]_lut_out = H1_CLEAR & (MB1L61 & T1_RAMDI[3] # !MB1L61 & BB1_L_SCON[3]);
BB1_L_SCON[3] = DFFEA(BB1_L_SCON[3]_lut_out, HC1__clk0, VCC, , , , );


--BB1_SBUF[3] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[3]
--operation mode is normal

BB1_SBUF[3]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[3] # !BB1L481 & BB1_SBUF[3]);
BB1_SBUF[3] = DFFEA(BB1_SBUF[3]_lut_out, HC1__clk0, VCC, , , , );


--Z1L712 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769
--operation mode is normal

Z1L712 = T1_L_FA[2] & Z1L512 # !T1_L_FA[2] & Z1L312;


--Z1L841 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73
--operation mode is normal

Z1L841 = Z1L641 & (Z1L051 # !T1_L_FA[1]) # !Z1L641 & T1_L_FA[1] & U1_DPL[3];


--MB1_SFRW[4] is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]
--operation mode is normal

MB1_SFRW[4] = !T1_L_FA[1] & !T1_L_FA[2] & !T1_L_FA[0] & MB1L05;


--V1L151 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON~1156
--operation mode is normal

V1L151 = V1_LOV0 & (V1L541 # T1_RAMDI[5] & MB1_SFRW[4]) # !V1_LOV0 & T1_RAMDI[5] & MB1_SFRW[4];


--V1_INT0 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|INT0
--operation mode is normal

V1_INT0_lut_out = H1_CLEAR & (X1L511 & !P3I[2] # !X1L511 & V1_INT0);
V1_INT0 = DFFEA(V1_INT0_lut_out, HC1__clk0, VCC, , , , );


--V1_OLD_INT0 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|OLD_INT0
--operation mode is normal

V1_OLD_INT0_lut_out = H1_CLEAR & (X1L511 & V1_INT0 # !X1L511 & V1_OLD_INT0);
V1_OLD_INT0 = DFFEA(V1_OLD_INT0_lut_out, HC1__clk0, VCC, , , , );


--V1_LTCON1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON1
--operation mode is normal

V1_LTCON1_lut_out = V1L07 & (V1L27 # !MB1_SFRW[4] & V1_LTCON1);
V1_LTCON1 = DFFEA(V1_LTCON1_lut_out, HC1__clk0, VCC, , , , );


--V1_LTCON0 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON0
--operation mode is normal

V1_LTCON0_lut_out = H1_CLEAR & (MB1_SFRW[4] & T1_RAMDI[0] # !MB1_SFRW[4] & V1_LTCON0);
V1_LTCON0 = DFFEA(V1_LTCON0_lut_out, HC1__clk0, VCC, , , , );


--W1_PORT3_SFR[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]
--operation mode is normal

W1_PORT3_SFR[2]_lut_out = !T1_RAMDI[2];
W1_PORT3_SFR[2] = DFFEA(W1_PORT3_SFR[2]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--Y1L97 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2534
--operation mode is normal

Y1L97 = !M1_LDV2CK2 & !M1_LCYC & M1_STATD[6] & H1_CLEAR;


--N1L661 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|OV~203
--operation mode is normal

N1L661 = EB1L33 # !EB1L51 & !EB1L71 # !G1_ENA;


--Y1L57 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2532
--operation mode is normal

Y1L57 = !MB1_SFRW[17] & !P1L36 & !P1L31 # !Y1L58;


--Y1L37 is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PSWDAT~2531
--operation mode is normal

Y1L37 = H1_CLEAR & T1_RAMDI[2] & Y1L58 & MB1_SFRW[17];


--R1L87 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98
--operation mode is normal

R1L87 = FB1L3 & R1L47 & R1L67;


--N1L1 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AAD~46
--operation mode is normal

N1L1 = N1L06 # N1L65 # N1L86 # N1L46;


--N1L3 is CPU_Core:inst|MCU80512:inst3|m3s003bo:U2|AAD~47
--operation mode is normal

N1L3 = N1L25 # N1L84 # N1L04 # N1L44;


--BB1_SBUF[2] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[2]
--operation mode is normal

BB1_SBUF[2]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[2] # !BB1L481 & BB1_SBUF[2]);
BB1_SBUF[2] = DFFEA(BB1_SBUF[2]_lut_out, HC1__clk0, VCC, , , , );


--BB1_LL_SCON[2] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON[2]
--operation mode is normal

BB1_LL_SCON[2]_lut_out = BB1L54 & (BB1L681 # BB1_LL_SCON[2]) # !BB1L54 & !BB1L681 & BB1_LL_SCON[2];
BB1_LL_SCON[2]_sload_eqn = (MB1L61 & T1_RAMDI[2]) # (!MB1L61 & BB1_LL_SCON[2]_lut_out);
BB1_LL_SCON[2]_reg_input = BB1_LL_SCON[2]_sload_eqn & H1_CLEAR;
BB1_LL_SCON[2] = DFFEA(BB1_LL_SCON[2]_reg_input, HC1__clk0, VCC, , , , );


--Z1L902 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771
--operation mode is normal

Z1L902 = T1_L_FA[2] & Z1L702 # !T1_L_FA[2] & Z1L502;


--Z1L341 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75
--operation mode is normal

Z1L341 = Z1L141 & (Z1L541 # !T1_L_FA[1]) # !Z1L141 & T1_L_FA[1] & U1_DPL[2];


--W1L662 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTD[1]~1102
--operation mode is normal

W1_LDI_IN[1]_qfbk = W1_LDI_IN[1];
W1L662 = P1L28 & !W1_PORT3_SFR[1] # !P1L28 & (P1L93 & W1_LDI_IN[1]_qfbk # !P1L93 & !W1_PORT3_SFR[1]);

--W1_LDI_IN[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LDI_IN[1]
--operation mode is normal

W1_LDI_IN[1]_sload_eqn = P3I[1];
W1_LDI_IN[1] = DFFEA(W1_LDI_IN[1]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--W1L852 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTC[1]~1094
--operation mode is normal

W1_LCI_IN[1]_qfbk = W1_LCI_IN[1];
W1L852 = P1L28 & !W1_PORT2_SFR[1] # !P1L28 & (P1L93 & W1_LCI_IN[1]_qfbk # !P1L93 & !W1_PORT2_SFR[1]);

--W1_LCI_IN[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LCI_IN[1]
--operation mode is normal

W1_LCI_IN[1]_sload_eqn = ~GND;
W1_LCI_IN[1] = DFFEA(W1_LCI_IN[1]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--BB1_LL_SCON[1] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON[1]
--operation mode is normal

BB1_LL_SCON[1]_lut_out = H1_CLEAR & BB1L74;
BB1_LL_SCON[1] = DFFEA(BB1_LL_SCON[1]_lut_out, HC1__clk0, VCC, , , , );


--BB1_SBUF[1] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[1]
--operation mode is normal

BB1_SBUF[1]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[1] # !BB1L481 & BB1_SBUF[1]);
BB1_SBUF[1] = DFFEA(BB1_SBUF[1]_lut_out, HC1__clk0, VCC, , , , );


--Z1L102 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773
--operation mode is normal

Z1L102 = T1_L_FA[2] & Z1L991 # !T1_L_FA[2] & Z1L791;


--Z1L731 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77
--operation mode is normal

Z1L731 = Z1L531 & (Z1L931 # !T1_L_FA[1]) # !Z1L531 & U1_DPL[1] & T1_L_FA[1];


--W1_PORT3_SFR[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]
--operation mode is normal

W1_PORT3_SFR[0]_lut_out = !T1_RAMDI[0];
W1_PORT3_SFR[0] = DFFEA(W1_PORT3_SFR[0]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--Q1L451 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|PAR~47
--operation mode is normal

Q1L451 = Q1_L_ACCDAT[1] $ Q1_L_ACCDAT[3] $ Q1_L_ACCDAT[2] $ Q1_L_ACCDAT[0];


--Q1L251 is CPU_Core:inst|MCU80512:inst3|m3s005bo:U4|PAR~46
--operation mode is normal

Q1L251 = Q1_L_ACCDAT[7] $ Q1_L_ACCDAT[6];


--BB1_LL_SCON[0] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON[0]
--operation mode is normal

BB1_LL_SCON[0]_lut_out = H1_CLEAR & BB1L94;
BB1_LL_SCON[0] = DFFEA(BB1_LL_SCON[0]_lut_out, HC1__clk0, VCC, , , , );


--BB1_SBUF[0] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SBUF[0]
--operation mode is normal

BB1_SBUF[0]_lut_out = H1_CLEAR & (BB1L481 & WB1_DAT[0] # !BB1L481 & BB1_SBUF[0]);
BB1_SBUF[0] = DFFEA(BB1_SBUF[0]_lut_out, HC1__clk0, VCC, , , , );


--Z1L391 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775
--operation mode is normal

Z1L391 = T1_L_FA[2] & Z1L191 # !T1_L_FA[2] & Z1L981;


--Z1L131 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79
--operation mode is normal

Z1L131 = Z1L921 & (Z1L331 # !T1_L_FA[1]) # !Z1L921 & T1_L_FA[1] & U1_DPL[0];


--FB1L27 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~1881
--operation mode is normal

FB1L27 = !EB1L92 & (EB1L51 # !EB1L3);


--BB1_END_DATA is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|END_DATA
--operation mode is normal

BB1_END_DATA_lut_out = BB1_DELRCV & BB1L72 & BB1L92 & BB1L971;
BB1_END_DATA = DFFEA(BB1_END_DATA_lut_out, HC1__clk0, VCC, , , , );


--BB1_BLOCK_SBUF_LD is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD
--operation mode is normal

BB1_BLOCK_SBUF_LD = BB1_LL_SCON[0] # BB1_L_SCON[5] & !BB1L47;


--BB1_BITIN is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|BITIN
--operation mode is normal

BB1_BITIN_lut_out = BB1_LORCV # BB1_MAJQ1 & (BB1_MAJQ2 # BB1_RX_DIN) # !BB1_MAJQ1 & BB1_MAJQ2 & BB1_RX_DIN;
BB1_BITIN = DFFEA(BB1_BITIN_lut_out, HC1__clk0, VCC, , BB1L971, , );


--BB1_MODE0_IN is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|MODE0_IN
--operation mode is normal

BB1_MODE0_IN_sload_eqn = BB1_RX_DIN;
BB1_MODE0_IN = DFFEA(BB1_MODE0_IN_sload_eqn, HC1__clk0, VCC, , X1L511, , );


--BB1_LORCV is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LORCV
--operation mode is normal

BB1_LORCV_lut_out = BB1_CLEAR16C_RX # BB1L25 & !BB1_RCV # !BB1L25 & BB1_LORCV;
BB1_LORCV = DFFEA(BB1_LORCV_lut_out, HC1__clk0, VCC, , , , );


--BB1L401 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106
--operation mode is normal

BB1L401 = BB1L201 # BB1L301 & BB1L19 # !H1_CLEAR;


--SB4_LCT[7] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]
--operation mode is normal

SB4_LCT[7]_lut_out = V1L73 & (V1L95 # SB4L24) # !V1L73 & !V1L95 & SB4L24;
SB4_LCT[7]_sload_eqn = (V1L331 & SB4_LCT[7]) # (!V1L331 & SB4_LCT[7]_lut_out);
SB4_LCT[7]_reg_input = SB4_LCT[7]_sload_eqn & H1_CLEAR;
SB4_LCT[7] = DFFEA(SB4_LCT[7]_reg_input, HC1__clk0, VCC, , , , );


--SB3_LCT[7] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]
--operation mode is normal

SB3_LCT[7]_lut_out = V1L12 & (SB3L24 # V1_LOAD0) # !V1L12 & SB3L24 & !V1_LOAD0;
SB3_LCT[7]_sload_eqn = (V1_T0L_EN & SB3_LCT[7]) # (!V1_T0L_EN & SB3_LCT[7]_lut_out);
SB3_LCT[7]_reg_input = SB3_LCT[7]_sload_eqn & H1_CLEAR;
SB3_LCT[7] = DFFEA(SB3_LCT[7]_reg_input, HC1__clk0, VCC, , , , );


--Z1L342 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32
--operation mode is normal

Z1L342 = T1_L_FA[0] & (V1_LTMOD[7] # T1_L_FA[1]) # !T1_L_FA[0] & V1_TCON[7] & !T1_L_FA[1];


--SB2_LCT[7] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]
--operation mode is normal

SB2_LCT[7]_lut_out = MB1L41 & T1_RAMDI[7] # !MB1L41 & SB2L63;
SB2_LCT[7]_sload_eqn = (V1L331 & SB2_LCT[7]) # (!V1L331 & SB2_LCT[7]_lut_out);
SB2_LCT[7]_reg_input = SB2_LCT[7]_sload_eqn & H1_CLEAR;
SB2_LCT[7] = DFFEA(SB2_LCT[7]_reg_input, HC1__clk0, VCC, , , , );


--W1L842 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[7]~1088
--operation mode is normal

W1_LAI_IN[7]_qfbk = W1_LAI_IN[7];
W1L842 = P1L28 & !W1_PORT0_SFR[7] # !P1L28 & (P1L93 & W1_LAI_IN[7]_qfbk # !P1L93 & !W1_PORT0_SFR[7]);

--W1_LAI_IN[7] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[7]
--operation mode is normal

W1_LAI_IN[7]_sload_eqn = P0I[7];
W1_LAI_IN[7] = DFFEA(W1_LAI_IN[7]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--BB1_DIVTWO is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|DIVTWO
--operation mode is normal

BB1_DIVTWO_lut_out = H1_CLEAR & (BB1_DIVTWO $ BB1L9);
BB1_DIVTWO = DFFEA(BB1_DIVTWO_lut_out, HC1__clk0, VCC, , , , );


--BB1L701 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RST16C~72
--operation mode is normal

BB1L701 = BB1_L_SCON[4] & BB1_D0 & !BB1_RSTQ1 & BB1L601;


--UB6_CO is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO
--operation mode is normal

UB6_CO = UB6_LQ & UB8_LQ & BB1_TCI[0] & UB7_LQ;


--UB7_CO is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO
--operation mode is normal

UB7_CO = UB7_LQ & UB8_LQ & (BB1_DIVTWO # Y1_PCON[7]);


--WB1_DAT[6] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]
--operation mode is normal

WB1_DAT[6]_lut_out = WB1_DAT[7] # BB1_LORCV;
WB1_DAT[6] = DFFEA(WB1_DAT[6]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--Z1L932 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762
--operation mode is normal

Z1L932 = SB2_LCT[6] & (T1_L_FA[0] # SB1_LCT[6]) # !SB2_LCT[6] & !T1_L_FA[0] & SB1_LCT[6];


--Z1L732 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35
--operation mode is normal

Z1L732 = Z1L532 & (SB4_LCT[6] # !T1_L_FA[1]) # !Z1L532 & T1_L_FA[1] & SB3_LCT[6];


--Z1L561 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~105
--operation mode is normal

Y1_PCON[6]_qfbk = Y1_PCON[6];
Z1L561 = T1_L_FA[2] & Y1_PCON[6]_qfbk # !T1_L_FA[2] & U1_DPH[6];

--Y1_PCON[6] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PCON[6]
--operation mode is normal

Y1_PCON[6]_sload_eqn = T1_RAMDI[6];
Y1_PCON[6] = DFFEA(Y1_PCON[6]_sload_eqn, HC1__clk0, G1_ENA, , MB1L23, , );


--Z1L161 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66
--operation mode is normal

Z1L161 = T1_L_FA[0] & (T1_L_FA[1] # TB1_L_SP[6]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L742;


--SB3_LCT[5] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]
--operation mode is normal

SB3_LCT[5]_lut_out = V1L71 & (V1_LOAD0 # SB3L83) # !V1L71 & !V1_LOAD0 & SB3L83;
SB3_LCT[5]_sload_eqn = (V1_T0L_EN & SB3_LCT[5]) # (!V1_T0L_EN & SB3_LCT[5]_lut_out);
SB3_LCT[5]_reg_input = SB3_LCT[5]_sload_eqn & H1_CLEAR;
SB3_LCT[5] = DFFEA(SB3_LCT[5]_reg_input, HC1__clk0, VCC, , , , );


--SB4_LCT[5] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]
--operation mode is normal

SB4_LCT[5]_lut_out = V1L33 & (V1L95 # SB4L83) # !V1L33 & !V1L95 & SB4L83;
SB4_LCT[5]_sload_eqn = (V1L331 & SB4_LCT[5]) # (!V1L331 & SB4_LCT[5]_lut_out);
SB4_LCT[5]_reg_input = SB4_LCT[5]_sload_eqn & H1_CLEAR;
SB4_LCT[5] = DFFEA(SB4_LCT[5]_reg_input, HC1__clk0, VCC, , , , );


--Z1L722 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36
--operation mode is normal

Z1L722 = T1_L_FA[0] & (T1_L_FA[1] # V1_LTMOD[5]) # !T1_L_FA[0] & !T1_L_FA[1] & V1_TCON[5];


--SB2_LCT[5] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]
--operation mode is normal

SB2_LCT[5]_lut_out = MB1L41 & T1_RAMDI[5] # !MB1L41 & SB2L23;
SB2_LCT[5]_sload_eqn = (V1L331 & SB2_LCT[5]) # (!V1L331 & SB2_LCT[5]_lut_out);
SB2_LCT[5]_reg_input = SB2_LCT[5]_sload_eqn & H1_CLEAR;
SB2_LCT[5] = DFFEA(SB2_LCT[5]_reg_input, HC1__clk0, VCC, , , , );


--SB1_LCT[5] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]
--operation mode is normal

SB1_LCT[5]_lut_out = T1_RAMDI[5] & (MB1L21 # SB1L23) # !T1_RAMDI[5] & !MB1L21 & SB1L23;
SB1_LCT[5]_sload_eqn = (V1L711 & SB1_LCT[5]) # (!V1L711 & SB1_LCT[5]_lut_out);
SB1_LCT[5]_reg_input = SB1_LCT[5]_sload_eqn & H1_CLEAR;
SB1_LCT[5] = DFFEA(SB1_LCT[5]_reg_input, HC1__clk0, VCC, , , , );


--W1L642 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[5]~1090
--operation mode is normal

W1_LAI_IN[5]_qfbk = W1_LAI_IN[5];
W1L642 = P1L28 & !W1_PORT0_SFR[5] # !P1L28 & (P1L93 & W1_LAI_IN[5]_qfbk # !P1L93 & !W1_PORT0_SFR[5]);

--W1_LAI_IN[5] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[5]
--operation mode is normal

W1_LAI_IN[5]_sload_eqn = P0I[5];
W1_LAI_IN[5] = DFFEA(W1_LAI_IN[5]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--WB1_DAT[4] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]
--operation mode is normal

WB1_DAT[4]_lut_out = BB1_LORCV # WB1_DAT[5];
WB1_DAT[4] = DFFEA(WB1_DAT[4]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--Z1L322 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766
--operation mode is normal

Z1L322 = SB2_LCT[4] & (T1_L_FA[0] # SB1_LCT[4]) # !SB2_LCT[4] & !T1_L_FA[0] & SB1_LCT[4];


--Z1L122 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39
--operation mode is normal

Z1L122 = Z1L912 & (SB4_LCT[4] # !T1_L_FA[1]) # !Z1L912 & SB3_LCT[4] & T1_L_FA[1];


--Z1L551 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~107
--operation mode is normal

Y1_PCON[4]_qfbk = Y1_PCON[4];
Z1L551 = T1_L_FA[2] & Y1_PCON[4]_qfbk # !T1_L_FA[2] & U1_DPH[4];

--Y1_PCON[4] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PCON[4]
--operation mode is normal

Y1_PCON[4]_sload_eqn = T1_RAMDI[4];
Y1_PCON[4] = DFFEA(Y1_PCON[4]_sload_eqn, HC1__clk0, G1_ENA, , MB1L23, , );


--Z1L151 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70
--operation mode is normal

Z1L151 = T1_L_FA[0] & (TB1_L_SP[4] # T1_L_FA[1]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L542;


--R1L3 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7
--operation mode is normal

R1L3 = R1L1 & (U1_DPH[0] # !GB1_AC) # !R1L1 & GB1_AC & U1_DPL[0];


--P1L71 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|CODAT[0]~36
--operation mode is normal

P1L71 = P1L91 # !P1L3 & (AB1_OPC[2] # AB1_OPC[3]);


--GB1L53 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75
--operation mode is normal

GB1L53 = AB1_OPC[6] & !AB1_OPC[7] & (!AB1_OPC[5] # !AB1_OPC[4]);


--R1L03 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15
--operation mode is normal

R1L03 = R1L92 & (U1_DPH[7] # !GB1_AC) # !R1L92 & U1_DPL[7] & GB1_AC;


--EB1L52 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1235
--operation mode is normal

EB1L52 = !AB1_OPC[4] & AB1_OPC[5];


--R1L91 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13
--operation mode is normal

R1L91 = R1L71 & (U1_DPH[4] # !GB1_AC) # !R1L71 & GB1_AC & U1_DPL[4];


--P1L5 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AM~64
--operation mode is normal

P1L5 = Q1_L_ACCDAT[3] & (Q1_L_ACCDAT[2] # Q1_L_ACCDAT[1]);


--R1L5 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8
--operation mode is normal

R1L5 = M1_STATD[5] & (U1_L_PROGRAM_COUNT[9] # GB1_AC) # !M1_STATD[5] & U1_L_PROGRAM_COUNT[1] & !GB1_AC;


--R1L52 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0
--operation mode is normal

R1L52 = M1_STATD[5] & (U1_L_PROGRAM_COUNT[14] # GB1_AC) # !M1_STATD[5] & U1_L_PROGRAM_COUNT[6] & !GB1_AC;


--P1L9 is CPU_Core:inst|MCU80512:inst3|m3s004bo:U3|AN~64
--operation mode is normal

P1L9 = Q1_L_ACCDAT[7] & (Q1_L_ACCDAT[5] # Q1_L_ACCDAT[6]);


--R1L12 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2
--operation mode is normal

R1L12 = M1_STATD[5] & (U1_L_PROGRAM_COUNT[13] # GB1_AC) # !M1_STATD[5] & U1_L_PROGRAM_COUNT[5] & !GB1_AC;


--R1L9 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4
--operation mode is normal

R1L9 = M1_STATD[5] & (U1_L_PROGRAM_COUNT[10] # GB1_AC) # !M1_STATD[5] & U1_L_PROGRAM_COUNT[2] & !GB1_AC;


--U1L801 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2
--operation mode is arithmetic

U1L801 = CARRY(Y1_L_MSIZ[2] & U1L891 & !U1L501 # !Y1_L_MSIZ[2] & (U1L891 # !U1L501));


--MB1L6 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399
--operation mode is normal

MB1L6 = !T1_L_FA[4] & !T1_L_FA[5] & MB1L62 & MB1L84;


--V1L721 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T1_EN~136
--operation mode is normal

V1L721 = !T1_L_FA[4] & !T1_L_FA[5] & MB1L84 & T1_L_FA[0];


--V1L131 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T1_EN~138
--operation mode is normal

V1L131 = V1L921 & BB1L671 & (!V1_LTMOD[4] # !V1_LTMOD[5]);


--MB1L21 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398
--operation mode is normal

MB1L21 = !T1_L_FA[1] & MB1L05 & !T1_L_FA[0] & T1_L_FA[2];


--V1L511 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T0H_EN~171
--operation mode is normal

V1L511 = V1_LTMOD[0] & (V1_LTMOD[1] & M1_SMB # !V1_LTMOD[1] & V1L021) # !V1_LTMOD[0] & V1L021;


--SB1L63 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10
--operation mode is normal

SB1L63 = SB1_LCT[7] $ V1L64;


--V1_LTMOD[5] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[5]
--operation mode is normal

V1_LTMOD[5]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[5] # !MB1L6 & V1_LTMOD[5]);
V1_LTMOD[5] = DFFEA(V1_LTMOD[5]_lut_out, HC1__clk0, VCC, , , , );


--V1L75 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LOAD1~1
--operation mode is normal

V1L75 = V1_LTMOD[5] & !V1_LTMOD[4] & SB4L9;


--V1L44 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LLOV1~537
--operation mode is normal

V1L44 = SB2_LCT[5] & SB2_LCT[6] & SB2_LCT[4] & SB2_C4;


--SB1_LCT[6] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]
--operation mode is normal

SB1_LCT[6]_lut_out = T1_RAMDI[6] & (MB1L21 # SB1L43) # !T1_RAMDI[6] & !MB1L21 & SB1L43;
SB1_LCT[6]_sload_eqn = (V1L711 & SB1_LCT[6]) # (!V1L711 & SB1_LCT[6]_lut_out);
SB1_LCT[6]_reg_input = SB1_LCT[6]_sload_eqn & H1_CLEAR;
SB1_LCT[6] = DFFEA(SB1_LCT[6]_reg_input, HC1__clk0, VCC, , , , );


--SB1_LCT[4] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]
--operation mode is normal

SB1_LCT[4]_lut_out = T1_RAMDI[4] & (MB1L21 # SB1L03) # !T1_RAMDI[4] & !MB1L21 & SB1L03;
SB1_LCT[4]_sload_eqn = (V1L711 & SB1_LCT[4]) # (!V1L711 & SB1_LCT[4]_lut_out);
SB1_LCT[4]_reg_input = SB1_LCT[4]_sload_eqn & H1_CLEAR;
SB1_LCT[4] = DFFEA(SB1_LCT[4]_reg_input, HC1__clk0, VCC, , , , );


--SB1_C4 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4
--operation mode is normal

SB1_C4 = SB1_LCT[2] & SB1_LCT[1] & SB1_LCT[3] & SB1L3;


--R1L51 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11
--operation mode is normal

R1L51 = R1L31 & (U1_DPH[3] # !GB1_AC) # !R1L31 & GB1_AC & U1_DPL[3];


--V1L741 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON~1154
--operation mode is normal

V1L741 = MB1_SFRW[4] & (T1_RAMDI[7] # V1_LLOV1 & V1L541) # !MB1_SFRW[4] & V1_LLOV1 & V1L541;


--V1_INT1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|INT1
--operation mode is normal

V1_INT1_lut_out = H1_CLEAR & (X1L511 & !P3I[3] # !X1L511 & V1_INT1);
V1_INT1 = DFFEA(V1_INT1_lut_out, HC1__clk0, VCC, , , , );


--V1_OLD_INT1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|OLD_INT1
--operation mode is normal

V1_OLD_INT1_lut_out = H1_CLEAR & (X1L511 & V1_INT1 # !X1L511 & V1_OLD_INT1);
V1_OLD_INT1 = DFFEA(V1_OLD_INT1_lut_out, HC1__clk0, VCC, , , , );


--V1_LTCON3 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON3
--operation mode is normal

V1_LTCON3_lut_out = H1_CLEAR & V1L08 & (!X1L03 # !X1L8);
V1_LTCON3 = DFFEA(V1_LTCON3_lut_out, HC1__clk0, VCC, , , , );


--V1_LTCON2 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON2
--operation mode is normal

V1_LTCON2_lut_out = H1_CLEAR & (MB1_SFRW[4] & T1_RAMDI[2] # !MB1_SFRW[4] & V1_LTCON2);
V1_LTCON2 = DFFEA(V1_LTCON2_lut_out, HC1__clk0, VCC, , , , );


--BB1L941 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TISET~55
--operation mode is normal

BB1L941 = BB1_L_SCON[6] & BB1_TXLASTBIT # !BB1_L_SCON[6] & (BB1_L_SCON[7] & BB1_TXLASTBIT # !BB1_L_SCON[7] & BB1_TXEND);


--BB1L771 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|set_riti~0
--operation mode is normal

BB1L771 = M1_S_EN & M1_LDV2CK1;


--BB1L001 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RISET~94
--operation mode is normal

BB1L001 = BB1_END_DATA & (!BB1_L_SCON[7] & !BB1_L_SCON[6] # !BB1_BLOCK_SBUF_LD);


--W1_PORT3_SFR[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]
--operation mode is normal

W1_PORT3_SFR[3]_lut_out = !T1_RAMDI[3];
W1_PORT3_SFR[3] = DFFEA(W1_PORT3_SFR[3]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--WB1_DAT[3] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]
--operation mode is normal

WB1_DAT[3]_lut_out = BB1_LORCV # WB1_DAT[4];
WB1_DAT[3] = DFFEA(WB1_DAT[3]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--Z1L512 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768
--operation mode is normal

Z1L512 = SB1_LCT[3] & (SB2_LCT[3] # !T1_L_FA[0]) # !SB1_LCT[3] & SB2_LCT[3] & T1_L_FA[0];


--Z1L312 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41
--operation mode is normal

Z1L312 = Z1L112 & (SB4_LCT[3] # !T1_L_FA[1]) # !Z1L112 & T1_L_FA[1] & SB3_LCT[3];


--Z1L051 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~108
--operation mode is normal

Y1_PCON[3]_qfbk = Y1_PCON[3];
Z1L051 = U1_DPH[3] & (Y1_PCON[3]_qfbk # !T1_L_FA[2]) # !U1_DPH[3] & Y1_PCON[3]_qfbk & T1_L_FA[2];

--Y1_PCON[3] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PCON[3]
--operation mode is normal

Y1_PCON[3]_sload_eqn = T1_RAMDI[3];
Y1_PCON[3] = DFFEA(Y1_PCON[3]_sload_eqn, HC1__clk0, G1_ENA, , MB1L23, , );


--Z1L641 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72
--operation mode is normal

Z1L641 = T1_L_FA[0] & (T1_L_FA[1] # TB1_L_SP[3]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L442;


--MB1L05 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397
--operation mode is normal

MB1L05 = !T1_L_FA[4] & MB1L84 & !T1_L_FA[5];


--V1_LOV0 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LOV0
--operation mode is normal

V1_LOV0_lut_out = V1_T0L_EN & V1L46 # !V1_T0L_EN & H1_CLEAR & V1L26;
V1_LOV0 = DFFEA(V1_LOV0_lut_out, HC1__clk0, VCC, , , , );


--V1L541 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|TCON~1153
--operation mode is normal

V1L541 = M1_S_EN # M1_STATD[6] & (P1L28 # !P1L93);


--V1L27 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON1~171
--operation mode is normal

V1L27 = V1_INT0 & (T1_RAMDI[1] & MB1_SFRW[4] # !V1_OLD_INT0) # !V1_INT0 & T1_RAMDI[1] & MB1_SFRW[4];


--V1L07 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON1~170
--operation mode is normal

V1L07 = H1_CLEAR & (!X1_L_INTA # !X1L82 # !X1L1);


--R1L47 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~96
--operation mode is normal

R1L47 = !R1_TMPDAT[7] & !R1_TMPDAT[0] & !R1_TMPDAT[3] & !R1_TMPDAT[1];


--R1L67 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97
--operation mode is normal

R1L67 = !R1_TMPDAT[5] & !R1_TMPDAT[6] & !R1_TMPDAT[4] & !R1_TMPDAT[2];


--WB1_DAT[2] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]
--operation mode is normal

WB1_DAT[2]_lut_out = WB1_DAT[3] # BB1_LORCV;
WB1_DAT[2] = DFFEA(WB1_DAT[2]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--BB1L54 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON~1095
--operation mode is normal

BB1L54 = BB1_DELRCV & BB1L47 # !BB1_DELRCV & (BB1L34 & BB1L47 # !BB1L34 & BB1L14);


--BB1L681 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|setsconlo~0
--operation mode is normal

BB1L681 = BB1_END_DATA & BB1_SELRB8 & (!BB1_BLOCK_SBUF_LD # !BB1_D0);


--Z1L702 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770
--operation mode is normal

Z1L702 = SB2_LCT[2] & (SB1_LCT[2] # T1_L_FA[0]) # !SB2_LCT[2] & SB1_LCT[2] & !T1_L_FA[0];


--Z1L502 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43
--operation mode is normal

Z1L502 = Z1L302 & (SB4_LCT[2] # !T1_L_FA[1]) # !Z1L302 & T1_L_FA[1] & SB3_LCT[2];


--Z1L541 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~109
--operation mode is normal

Y1_PCON[2]_qfbk = Y1_PCON[2];
Z1L541 = U1_DPH[2] & (Y1_PCON[2]_qfbk # !T1_L_FA[2]) # !U1_DPH[2] & Y1_PCON[2]_qfbk & T1_L_FA[2];

--Y1_PCON[2] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|PCON[2]
--operation mode is normal

Y1_PCON[2]_sload_eqn = T1_RAMDI[2];
Y1_PCON[2] = DFFEA(Y1_PCON[2]_sload_eqn, HC1__clk0, G1_ENA, , MB1L23, , );


--Z1L141 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74
--operation mode is normal

Z1L141 = T1_L_FA[0] & (T1_L_FA[1] # TB1_L_SP[2]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L342;


--W1_PORT3_SFR[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]
--operation mode is normal

W1_PORT3_SFR[1]_lut_out = !T1_RAMDI[1];
W1_PORT3_SFR[1] = DFFEA(W1_PORT3_SFR[1]_lut_out, HC1__clk0, G1_ENA, , W1L832, , );


--BB1L74 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON~1103
--operation mode is normal

BB1L74 = BB1L941 # MB1L61 & T1_RAMDI[1] # !MB1L61 & BB1_LL_SCON[1];


--WB1_DAT[1] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]
--operation mode is normal

WB1_DAT[1]_lut_out = WB1_DAT[2] # BB1_LORCV;
WB1_DAT[1] = DFFEA(WB1_DAT[1]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--Z1L991 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772
--operation mode is normal

Z1L991 = SB2_LCT[1] & (T1_L_FA[0] # SB1_LCT[1]) # !SB2_LCT[1] & !T1_L_FA[0] & SB1_LCT[1];


--Z1L791 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45
--operation mode is normal

Z1L791 = Z1L591 & (SB4_LCT[1] # !T1_L_FA[1]) # !Z1L591 & SB3_LCT[1] & T1_L_FA[1];


--Z1L931 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~110
--operation mode is normal

Z1L931 = Y1_L_PCON[1] & (U1_DPH[1] # T1_L_FA[2]) # !Y1_L_PCON[1] & U1_DPH[1] & !T1_L_FA[2];


--Z1L531 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76
--operation mode is normal

Z1L531 = T1_L_FA[0] & (T1_L_FA[1] # TB1_L_SP[1]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L242;


--BB1L94 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON~1105
--operation mode is normal

BB1L94 = BB1L001 # MB1L61 & T1_RAMDI[0] # !MB1L61 & BB1_LL_SCON[0];


--WB1_DAT[0] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]
--operation mode is normal

WB1_DAT[0]_lut_out = WB1_DAT[1] # BB1_LORCV;
WB1_DAT[0] = DFFEA(WB1_DAT[0]_lut_out, HC1__clk0, VCC, , BB1L401, , );


--Z1L981 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47
--operation mode is normal

Z1L981 = Z1L781 & (SB4_LCT[0] # !T1_L_FA[1]) # !Z1L781 & T1_L_FA[1] & SB3_LCT[0];


--Z1L191 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774
--operation mode is normal

Z1L191 = SB1_LCT[0] & (SB2_LCT[0] # !T1_L_FA[0]) # !SB1_LCT[0] & SB2_LCT[0] & T1_L_FA[0];


--Z1L331 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~111
--operation mode is normal

Z1L331 = T1_L_FA[2] & Y1_L_PCON[0] # !T1_L_FA[2] & U1_DPH[0];


--Z1L921 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78
--operation mode is normal

Z1L921 = T1_L_FA[0] & (T1_L_FA[1] # TB1_L_SP[0]) # !T1_L_FA[0] & !T1_L_FA[1] & W1L142;


--BB1L301 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~105
--operation mode is normal

BB1_DELRCV_qfbk = BB1_DELRCV;
BB1L301 = BB1_L_SCON[7] & !BB1_DELCLRRCV & (BB1_DELRCV_qfbk # !BB1_SWREC) # !BB1_L_SCON[7] & (BB1_DELRCV_qfbk # !BB1_SWREC);

--BB1_DELRCV is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|DELRCV
--operation mode is normal

BB1_DELRCV_sload_eqn = BB1_RCV;
BB1_DELRCV = DFFEA(BB1_DELRCV_sload_eqn, HC1__clk0, VCC, , BB1L671, , );


--BB1L72 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|END_DATA~62
--operation mode is normal

BB1L72 = !WB1_DAT[0] & BB1_RCV;


--BB1L92 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|END_DATA~63
--operation mode is normal

BB1L92 = !BB1_END_DATA & H1_CLEAR;


--BB1L971 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|setbitin~52
--operation mode is normal

BB1L971 = !M1_LDV2CK1 & BB1L401;


--BB1L47 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|MAJOUT~75
--operation mode is normal

BB1_MAJQ1_qfbk = BB1_MAJQ1;
BB1L47 = BB1_RX_DIN & (BB1_MAJQ1_qfbk # BB1_MAJQ2) # !BB1_RX_DIN & BB1_MAJQ1_qfbk & BB1_MAJQ2;

--BB1_MAJQ1 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|MAJQ1
--operation mode is normal

BB1_MAJQ1_sload_eqn = BB1_RX_DIN;
BB1_MAJQ1 = DFFEA(BB1_MAJQ1_sload_eqn, HC1__clk0, VCC, , BB1_RXC7, , );


--BB1_MAJQ2 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|MAJQ2
--operation mode is normal

BB1_MAJQ2_sload_eqn = BB1_RX_DIN;
BB1_MAJQ2 = DFFEA(BB1_MAJQ2_sload_eqn, HC1__clk0, VCC, , BB1_RXC8, , );


--BB1L601 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RST16C~71
--operation mode is normal

BB1_RX_DIN_qfbk = BB1_RX_DIN;
BB1L601 = BB1_RCV # !BB1_RX_DIN_qfbk;

--BB1_RX_DIN is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RX_DIN
--operation mode is normal

BB1_RX_DIN_sload_eqn = P3I[0];
BB1_RX_DIN = DFFEA(BB1_RX_DIN_sload_eqn, HC1__clk0, VCC, , , , );


--BB1L25 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LORCV~262
--operation mode is normal

BB1L25 = !M1_LDV2CK1 & (BB1_D0 & !BB1_RXC9 # !BB1_D0 & !M1_STATE12);


--BB1_RCV is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RCV
--operation mode is normal

BB1_RCV_lut_out = BB1_L_SCON[4] & H1_CLEAR & (BB1L701 # BB1L79);
BB1_RCV = DFFEA(BB1_RCV_lut_out, HC1__clk0, VCC, , , , );


--BB1L201 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5
--operation mode is normal

BB1_DELRST16C_qfbk = BB1_DELRST16C;
BB1L201 = BB1_DELRST16C_qfbk & BB1_LORCV;

--BB1_DELRST16C is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|DELRST16C
--operation mode is normal

BB1_DELRST16C_sload_eqn = BB1L701;
BB1_DELRST16C = DFFEA(BB1_DELRST16C_sload_eqn, HC1__clk0, VCC, , BB1L9, , );


--V1L73 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[7]~504
--operation mode is normal

V1L73 = MB1L01 & (V1L721 & T1_RAMDI[7] # !V1L721 & SB2_LCT[7]) # !MB1L01 & SB2_LCT[7];


--V1L95 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LOAD1~42
--operation mode is normal

V1L95 = V1L75 # V1L721 & T1_L_FA[1] & !T1_L_FA[2];


--SB4L24 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10
--operation mode is normal

SB4L24 = SB4_LCT[7] $ (SB4_LCT[6] & SB4L44 & SB4_LCT[5]);


--V1L12 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[7]~504
--operation mode is normal

V1L12 = MB1L8 & T1_RAMDI[7] # !MB1L8 & SB1_LCT[7];


--SB3L24 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10
--operation mode is normal

SB3L24 = SB3_LCT[7] $ (SB3_LCT[5] & SB3_LCT[6] & SB3L44);


--V1_LOAD0 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LOAD0
--operation mode is normal

V1_LOAD0 = MB1L8 # V1_LTMOD[1] & !V1_LTMOD[0] & SB3L9;


--V1_T0L_EN is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T0L_EN
--operation mode is normal

V1_T0L_EN = !MB1L8 & (M1_LDV2CK1 # !V1L021);


--V1_LTMOD[7] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[7]
--operation mode is normal

V1_LTMOD[7]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[7] # !MB1L6 & V1_LTMOD[7]);
V1_LTMOD[7] = DFFEA(V1_LTMOD[7]_lut_out, HC1__clk0, VCC, , , , );


--MB1L41 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396
--operation mode is normal

MB1L41 = T1_L_FA[2] & !T1_L_FA[1] & V1L721;


--SB2L63 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10
--operation mode is normal

SB2L63 = SB2_LCT[7] $ V1L44;


--BB1_RSTQ1 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RSTQ1
--operation mode is normal

BB1_RSTQ1_lut_out = H1_CLEAR & (BB1L011 & BB1L601 # !BB1L011 & BB1_RSTQ1);
BB1_RSTQ1 = DFFEA(BB1_RSTQ1_lut_out, HC1__clk0, VCC, , , , );


--SB2_LCT[6] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]
--operation mode is normal

SB2_LCT[6]_lut_out = MB1L41 & T1_RAMDI[6] # !MB1L41 & SB2L43;
SB2_LCT[6]_sload_eqn = (V1L331 & SB2_LCT[6]) # (!V1L331 & SB2_LCT[6]_lut_out);
SB2_LCT[6]_reg_input = SB2_LCT[6]_sload_eqn & H1_CLEAR;
SB2_LCT[6] = DFFEA(SB2_LCT[6]_reg_input, HC1__clk0, VCC, , , , );


--SB4_LCT[6] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]
--operation mode is normal

SB4_LCT[6]_lut_out = V1L53 & (V1L95 # SB4L04) # !V1L53 & !V1L95 & SB4L04;
SB4_LCT[6]_sload_eqn = (V1L331 & SB4_LCT[6]) # (!V1L331 & SB4_LCT[6]_lut_out);
SB4_LCT[6]_reg_input = SB4_LCT[6]_sload_eqn & H1_CLEAR;
SB4_LCT[6] = DFFEA(SB4_LCT[6]_reg_input, HC1__clk0, VCC, , , , );


--SB3_LCT[6] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]
--operation mode is normal

SB3_LCT[6]_lut_out = V1L91 & (V1_LOAD0 # SB3L04) # !V1L91 & !V1_LOAD0 & SB3L04;
SB3_LCT[6]_sload_eqn = (V1_T0L_EN & SB3_LCT[6]) # (!V1_T0L_EN & SB3_LCT[6]_lut_out);
SB3_LCT[6]_reg_input = SB3_LCT[6]_sload_eqn & H1_CLEAR;
SB3_LCT[6] = DFFEA(SB3_LCT[6]_reg_input, HC1__clk0, VCC, , , , );


--Z1L532 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34
--operation mode is normal

Z1L532 = T1_L_FA[0] & (T1_L_FA[1] # V1_LTMOD[6]) # !T1_L_FA[0] & !T1_L_FA[1] & V1_LTCON6;


--W1L742 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[6]~1089
--operation mode is normal

W1_LAI_IN[6]_qfbk = W1_LAI_IN[6];
W1L742 = P1L28 & !W1_PORT0_SFR[6] # !P1L28 & (P1L93 & W1_LAI_IN[6]_qfbk # !P1L93 & !W1_PORT0_SFR[6]);

--W1_LAI_IN[6] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[6]
--operation mode is normal

W1_LAI_IN[6]_sload_eqn = P0I[6];
W1_LAI_IN[6] = DFFEA(W1_LAI_IN[6]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--V1L71 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[5]~506
--operation mode is normal

V1L71 = MB1L8 & T1_RAMDI[5] # !MB1L8 & SB1_LCT[5];


--SB3L83 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5
--operation mode is normal

SB3L83 = SB3_LCT[5] $ (SB3_LCT[3] & SB3L3 & SB3_LCT[4]);


--V1L33 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[5]~506
--operation mode is normal

V1L33 = V1L721 & (MB1L01 & T1_RAMDI[5] # !MB1L01 & SB2_LCT[5]) # !V1L721 & SB2_LCT[5];


--SB4L83 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5
--operation mode is normal

SB4L83 = SB4_LCT[5] $ (SB4_LCT[4] & SB4_LCT[3] & SB4L3);


--SB2L23 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5
--operation mode is normal

SB2L23 = SB2_LCT[5] $ (SB2_LCT[4] & SB2_C4);


--SB1L23 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5
--operation mode is normal

SB1L23 = SB1_LCT[5] $ (SB1_LCT[4] & SB1_C4);


--SB2_LCT[4] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]
--operation mode is normal

SB2_LCT[4]_lut_out = T1_RAMDI[4] & (MB1L41 # SB2L03) # !T1_RAMDI[4] & !MB1L41 & SB2L03;
SB2_LCT[4]_sload_eqn = (V1L331 & SB2_LCT[4]) # (!V1L331 & SB2_LCT[4]_lut_out);
SB2_LCT[4]_reg_input = SB2_LCT[4]_sload_eqn & H1_CLEAR;
SB2_LCT[4] = DFFEA(SB2_LCT[4]_reg_input, HC1__clk0, VCC, , , , );


--SB4_LCT[4] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]
--operation mode is normal

SB4_LCT[4]_lut_out = V1L13 & (SB4L63 # V1L95) # !V1L13 & SB4L63 & !V1L95;
SB4_LCT[4]_sload_eqn = (V1L331 & SB4_LCT[4]) # (!V1L331 & SB4_LCT[4]_lut_out);
SB4_LCT[4]_reg_input = SB4_LCT[4]_sload_eqn & H1_CLEAR;
SB4_LCT[4] = DFFEA(SB4_LCT[4]_reg_input, HC1__clk0, VCC, , , , );


--SB3_LCT[4] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]
--operation mode is normal

SB3_LCT[4]_lut_out = V1L51 & (V1_LOAD0 # SB3L63) # !V1L51 & !V1_LOAD0 & SB3L63;
SB3_LCT[4]_sload_eqn = (V1_T0L_EN & SB3_LCT[4]) # (!V1_T0L_EN & SB3_LCT[4]_lut_out);
SB3_LCT[4]_reg_input = SB3_LCT[4]_sload_eqn & H1_CLEAR;
SB3_LCT[4] = DFFEA(SB3_LCT[4]_reg_input, HC1__clk0, VCC, , , , );


--Z1L912 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38
--operation mode is normal

Z1L912 = T1_L_FA[0] & (T1_L_FA[1] # V1_LTMOD[4]) # !T1_L_FA[0] & !T1_L_FA[1] & V1_LTCON4;


--W1L542 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[4]~1091
--operation mode is normal

W1_LAI_IN[4]_qfbk = W1_LAI_IN[4];
W1L542 = P1L28 & !W1_PORT0_SFR[4] # !P1L28 & (P1L93 & W1_LAI_IN[4]_qfbk # !P1L93 & !W1_PORT0_SFR[4]);

--W1_LAI_IN[4] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[4]
--operation mode is normal

W1_LAI_IN[4]_sload_eqn = P0I[4];
W1_LAI_IN[4] = DFFEA(W1_LAI_IN[4]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--R1L1 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6
--operation mode is normal

R1L1 = M1_STATD[5] & (GB1_AC # U1_L_PROGRAM_COUNT[8]) # !M1_STATD[5] & !GB1_AC & U1_L_PROGRAM_COUNT[0];


--R1L71 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12
--operation mode is normal

R1L71 = M1_STATD[5] & (U1_L_PROGRAM_COUNT[12] # GB1_AC) # !M1_STATD[5] & U1_L_PROGRAM_COUNT[4] & !GB1_AC;


--U1L501 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1
--operation mode is arithmetic

U1L501 = CARRY(Y1_L_MSIZ[1] & (!U1L201 # !U1L591) # !Y1_L_MSIZ[1] & !U1L591 & !U1L201);


--MB1L62 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392
--operation mode is normal

MB1L62 = T1_L_FA[0] & !T1_L_FA[1] & !T1_L_FA[2];


--MB1L84 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391
--operation mode is normal

MB1L84 = !T1_L_FA[6] & T1_L_FA[3] & T1_SFRWE;


--V1_LTMOD[4] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[4]
--operation mode is normal

V1_LTMOD[4]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[4] # !MB1L6 & V1_LTMOD[4]);
V1_LTMOD[4] = DFFEA(V1_LTMOD[4]_lut_out, HC1__clk0, VCC, , , , );


--V1L921 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T1_EN~137
--operation mode is normal

V1L921 = V1_OLD_T1 & !V1_T1 # !V1_LTMOD[6];


--V1L021 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T0L_EN~55
--operation mode is normal

V1L021 = M1_SMB & (!V1_T0 & V1_OLD_T0 # !V1_LTMOD[2]);


--SB4L9 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~132
--operation mode is normal

SB4L9 = SB4_LCT[3] & SB4_LCT[4] & SB4L3 & SB4L7;


--SB2_C4 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4
--operation mode is normal

SB2_C4 = SB2_LCT[2] & SB2_LCT[3] & SB2_LCT[1] & SB2L3;


--SB1L43 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6
--operation mode is normal

SB1L43 = SB1_LCT[6] $ (SB1_LCT[5] & SB1_LCT[4] & SB1_C4);


--SB1L03 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4
--operation mode is normal

SB1L03 = SB1_LCT[4] $ SB1_C4;


--SB1_LCT[2] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]
--operation mode is normal

SB1_LCT[2]_lut_out = MB1L21 & T1_RAMDI[2] # !MB1L21 & SB1L62;
SB1_LCT[2]_sload_eqn = (V1L711 & SB1_LCT[2]) # (!V1L711 & SB1_LCT[2]_lut_out);
SB1_LCT[2]_reg_input = SB1_LCT[2]_sload_eqn & H1_CLEAR;
SB1_LCT[2] = DFFEA(SB1_LCT[2]_reg_input, HC1__clk0, VCC, , , , );


--SB1_LCT[1] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]
--operation mode is normal

SB1_LCT[1]_lut_out = MB1L21 & T1_RAMDI[1] # !MB1L21 & SB1L42;
SB1_LCT[1]_sload_eqn = (V1L711 & SB1_LCT[1]) # (!V1L711 & SB1_LCT[1]_lut_out);
SB1_LCT[1]_reg_input = SB1_LCT[1]_sload_eqn & H1_CLEAR;
SB1_LCT[1] = DFFEA(SB1_LCT[1]_reg_input, HC1__clk0, VCC, , , , );


--SB1_LCT[3] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]
--operation mode is normal

SB1_LCT[3]_lut_out = MB1L21 & T1_RAMDI[3] # !MB1L21 & SB1L82;
SB1_LCT[3]_sload_eqn = (V1L711 & SB1_LCT[3]) # (!V1L711 & SB1_LCT[3]_lut_out);
SB1_LCT[3]_reg_input = SB1_LCT[3]_sload_eqn & H1_CLEAR;
SB1_LCT[3] = DFFEA(SB1_LCT[3]_reg_input, HC1__clk0, VCC, , , , );


--SB1L3 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0
--operation mode is normal

SB1L3 = !M1_STATD[6] & SB1_LCT[0] & V1L1;


--R1L31 is CPU_Core:inst|MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10
--operation mode is normal

R1L31 = M1_STATD[5] & (GB1_AC # U1_L_PROGRAM_COUNT[11]) # !M1_STATD[5] & !GB1_AC & U1_L_PROGRAM_COUNT[3];


--V1L08 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON3~186
--operation mode is normal

V1L08 = V1L87 # MB1_SFRW[4] & T1_RAMDI[3] # !MB1_SFRW[4] & V1_LTCON3;


--BB1_TXEND is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TXEND
--operation mode is normal

BB1_TXEND_lut_out = BB1L461 & (BB1L281 & BB1_TXLASTBIT # !BB1L281 & BB1_TXEND);
BB1_TXEND = DFFEA(BB1_TXEND_lut_out, HC1__clk0, VCC, , , , );


--BB1_TXLASTBIT is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TXLASTBIT
--operation mode is normal

BB1_TXLASTBIT_lut_out = BB1L461 & (BB1L071 # BB1_TXLASTBIT & !BB1L281);
BB1_TXLASTBIT = DFFEA(BB1_TXLASTBIT_lut_out, HC1__clk0, VCC, , , , );


--SB2_LCT[3] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]
--operation mode is normal

SB2_LCT[3]_lut_out = T1_RAMDI[3] & (MB1L41 # SB2L82) # !T1_RAMDI[3] & !MB1L41 & SB2L82;
SB2_LCT[3]_sload_eqn = (V1L331 & SB2_LCT[3]) # (!V1L331 & SB2_LCT[3]_lut_out);
SB2_LCT[3]_reg_input = SB2_LCT[3]_sload_eqn & H1_CLEAR;
SB2_LCT[3] = DFFEA(SB2_LCT[3]_reg_input, HC1__clk0, VCC, , , , );


--SB4_LCT[3] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]
--operation mode is normal

SB4_LCT[3]_lut_out = V1L92 & (SB4L43 # V1L95) # !V1L92 & SB4L43 & !V1L95;
SB4_LCT[3]_sload_eqn = (V1L331 & SB4_LCT[3]) # (!V1L331 & SB4_LCT[3]_lut_out);
SB4_LCT[3]_reg_input = SB4_LCT[3]_sload_eqn & H1_CLEAR;
SB4_LCT[3] = DFFEA(SB4_LCT[3]_reg_input, HC1__clk0, VCC, , , , );


--SB3_LCT[3] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]
--operation mode is normal

SB3_LCT[3]_lut_out = V1L31 & (V1_LOAD0 # SB3L43) # !V1L31 & !V1_LOAD0 & SB3L43;
SB3_LCT[3]_sload_eqn = (V1_T0L_EN & SB3_LCT[3]) # (!V1_T0L_EN & SB3_LCT[3]_lut_out);
SB3_LCT[3]_reg_input = SB3_LCT[3]_sload_eqn & H1_CLEAR;
SB3_LCT[3] = DFFEA(SB3_LCT[3]_reg_input, HC1__clk0, VCC, , , , );


--Z1L112 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40
--operation mode is normal

Z1L112 = T1_L_FA[0] & (T1_L_FA[1] # V1_LTMOD[3]) # !T1_L_FA[0] & !T1_L_FA[1] & V1L931;


--W1L442 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[3]~1092
--operation mode is normal

W1_LAI_IN[3]_qfbk = W1_LAI_IN[3];
W1L442 = P1L28 & !W1_PORT0_SFR[3] # !P1L28 & (P1L93 & W1_LAI_IN[3]_qfbk # !P1L93 & !W1_PORT0_SFR[3]);

--W1_LAI_IN[3] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[3]
--operation mode is normal

W1_LAI_IN[3]_sload_eqn = P0I[3];
W1_LAI_IN[3] = DFFEA(W1_LAI_IN[3]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--V1L46 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LOV0~252
--operation mode is normal

V1L46 = !M1_STATE12 & V1_LOV0;


--V1L26 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LOV0~251
--operation mode is normal

V1L26 = V1_LTMOD[1] & SB3L9 # !V1_LTMOD[1] & SB1_LCT[7] & V1L64;


--BB1L14 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON~1093
--operation mode is normal

BB1L14 = BB1_BITIN & (BB1_LL_SCON[2] # BB1_L_SCON[7]) # !BB1_BITIN & BB1_LL_SCON[2] & !BB1_L_SCON[7];


--BB1L34 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|LL_SCON~1094
--operation mode is normal

BB1L34 = !BB1_L_SCON[7] & BB1_L_SCON[6] & !BB1_L_SCON[5];


--BB1_SELRB8 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SELRB8
--operation mode is normal

BB1_SELRB8_lut_out = H1_CLEAR & (BB1L141 # !BB1L19 & BB1_SELRB8);
BB1_SELRB8 = DFFEA(BB1_SELRB8_lut_out, HC1__clk0, VCC, , , , );


--SB2_LCT[2] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]
--operation mode is normal

SB2_LCT[2]_lut_out = T1_RAMDI[2] & (MB1L41 # SB2L62) # !T1_RAMDI[2] & !MB1L41 & SB2L62;
SB2_LCT[2]_sload_eqn = (V1L331 & SB2_LCT[2]) # (!V1L331 & SB2_LCT[2]_lut_out);
SB2_LCT[2]_reg_input = SB2_LCT[2]_sload_eqn & H1_CLEAR;
SB2_LCT[2] = DFFEA(SB2_LCT[2]_reg_input, HC1__clk0, VCC, , , , );


--SB4_LCT[2] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]
--operation mode is normal

SB4_LCT[2]_lut_out = V1L72 & (SB4L23 # V1L95) # !V1L72 & SB4L23 & !V1L95;
SB4_LCT[2]_sload_eqn = (V1L331 & SB4_LCT[2]) # (!V1L331 & SB4_LCT[2]_lut_out);
SB4_LCT[2]_reg_input = SB4_LCT[2]_sload_eqn & H1_CLEAR;
SB4_LCT[2] = DFFEA(SB4_LCT[2]_reg_input, HC1__clk0, VCC, , , , );


--SB3_LCT[2] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]
--operation mode is normal

SB3_LCT[2]_lut_out = V1L11 & (V1_LOAD0 # SB3L23) # !V1L11 & !V1_LOAD0 & SB3L23;
SB3_LCT[2]_sload_eqn = (V1_T0L_EN & SB3_LCT[2]) # (!V1_T0L_EN & SB3_LCT[2]_lut_out);
SB3_LCT[2]_reg_input = SB3_LCT[2]_sload_eqn & H1_CLEAR;
SB3_LCT[2] = DFFEA(SB3_LCT[2]_reg_input, HC1__clk0, VCC, , , , );


--Z1L302 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42
--operation mode is normal

Z1L302 = T1_L_FA[0] & (T1_L_FA[1] # V1_LTMOD[2]) # !T1_L_FA[0] & !T1_L_FA[1] & V1_LTCON2;


--W1L342 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[2]~1093
--operation mode is normal

W1_LAI_IN[2]_qfbk = W1_LAI_IN[2];
W1L342 = P1L93 & (P1L28 & !W1_PORT0_SFR[2] # !P1L28 & W1_LAI_IN[2]_qfbk) # !P1L93 & !W1_PORT0_SFR[2];

--W1_LAI_IN[2] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[2]
--operation mode is normal

W1_LAI_IN[2]_sload_eqn = P0I[2];
W1_LAI_IN[2] = DFFEA(W1_LAI_IN[2]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--SB2_LCT[1] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]
--operation mode is normal

SB2_LCT[1]_lut_out = T1_RAMDI[1] & (MB1L41 # SB2L42) # !T1_RAMDI[1] & !MB1L41 & SB2L42;
SB2_LCT[1]_sload_eqn = (V1L331 & SB2_LCT[1]) # (!V1L331 & SB2_LCT[1]_lut_out);
SB2_LCT[1]_reg_input = SB2_LCT[1]_sload_eqn & H1_CLEAR;
SB2_LCT[1] = DFFEA(SB2_LCT[1]_reg_input, HC1__clk0, VCC, , , , );


--SB4_LCT[1] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]
--operation mode is normal

SB4_LCT[1]_lut_out = SB4L03 & (V1L52 # !V1L95) # !SB4L03 & V1L52 & V1L95;
SB4_LCT[1]_sload_eqn = (V1L331 & SB4_LCT[1]) # (!V1L331 & SB4_LCT[1]_lut_out);
SB4_LCT[1]_reg_input = SB4_LCT[1]_sload_eqn & H1_CLEAR;
SB4_LCT[1] = DFFEA(SB4_LCT[1]_reg_input, HC1__clk0, VCC, , , , );


--SB3_LCT[1] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]
--operation mode is normal

SB3_LCT[1]_lut_out = SB3L03 & (V1L9 # !V1_LOAD0) # !SB3L03 & V1_LOAD0 & V1L9;
SB3_LCT[1]_sload_eqn = (V1_T0L_EN & SB3_LCT[1]) # (!V1_T0L_EN & SB3_LCT[1]_lut_out);
SB3_LCT[1]_reg_input = SB3_LCT[1]_sload_eqn & H1_CLEAR;
SB3_LCT[1] = DFFEA(SB3_LCT[1]_reg_input, HC1__clk0, VCC, , , , );


--Z1L591 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44
--operation mode is normal

Z1L591 = T1_L_FA[0] & (T1_L_FA[1] # V1_LTMOD[1]) # !T1_L_FA[0] & !T1_L_FA[1] & V1L731;


--Y1_L_PCON[1] is CPU_Core:inst|MCU80512:inst3|m3s020bo:U12|L_PCON[1]
--operation mode is normal

Y1_L_PCON[1]_lut_out = !Y1L38 & (MB1L23 & T1_RAMDI[1] # !MB1L23 & Y1_L_PCON[1]);
Y1_L_PCON[1] = DFFEA(Y1_L_PCON[1]_lut_out, HC1__clk0, G1_ENA, , , , );


--W1L242 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[1]~1094
--operation mode is normal

W1_LAI_IN[1]_qfbk = W1_LAI_IN[1];
W1L242 = P1L28 & !W1_PORT0_SFR[1] # !P1L28 & (P1L93 & W1_LAI_IN[1]_qfbk # !P1L93 & !W1_PORT0_SFR[1]);

--W1_LAI_IN[1] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[1]
--operation mode is normal

W1_LAI_IN[1]_sload_eqn = P0I[1];
W1_LAI_IN[1] = DFFEA(W1_LAI_IN[1]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--SB3_LCT[0] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]
--operation mode is normal

SB3_LCT[0]_lut_out = SB3L82 & (V1L7 # !V1_LOAD0) # !SB3L82 & V1_LOAD0 & V1L7;
SB3_LCT[0]_sload_eqn = (V1_T0L_EN & SB3_LCT[0]) # (!V1_T0L_EN & SB3_LCT[0]_lut_out);
SB3_LCT[0]_reg_input = SB3_LCT[0]_sload_eqn & H1_CLEAR;
SB3_LCT[0] = DFFEA(SB3_LCT[0]_reg_input, HC1__clk0, VCC, , , , );


--SB4_LCT[0] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]
--operation mode is normal

SB4_LCT[0]_lut_out = SB4L82 & (V1L32 # !V1L95) # !SB4L82 & V1L32 & V1L95;
SB4_LCT[0]_sload_eqn = (V1L331 & SB4_LCT[0]) # (!V1L331 & SB4_LCT[0]_lut_out);
SB4_LCT[0]_reg_input = SB4_LCT[0]_sload_eqn & H1_CLEAR;
SB4_LCT[0] = DFFEA(SB4_LCT[0]_reg_input, HC1__clk0, VCC, , , , );


--Z1L781 is CPU_Core:inst|MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46
--operation mode is normal

Z1L781 = T1_L_FA[0] & (T1_L_FA[1] # V1_LTMOD[0]) # !T1_L_FA[0] & !T1_L_FA[1] & V1_LTCON0;


--SB1_LCT[0] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]
--operation mode is normal

SB1_LCT[0]_lut_out = MB1L21 & T1_RAMDI[0] # !MB1L21 & SB1L22;
SB1_LCT[0]_sload_eqn = (V1L711 & SB1_LCT[0]) # (!V1L711 & SB1_LCT[0]_lut_out);
SB1_LCT[0]_reg_input = SB1_LCT[0]_sload_eqn & H1_CLEAR;
SB1_LCT[0] = DFFEA(SB1_LCT[0]_reg_input, HC1__clk0, VCC, , , , );


--SB2_LCT[0] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]
--operation mode is normal

SB2_LCT[0]_lut_out = T1_RAMDI[0] & (MB1L41 # SB2L22) # !T1_RAMDI[0] & !MB1L41 & SB2L22;
SB2_LCT[0]_sload_eqn = (V1L331 & SB2_LCT[0]) # (!V1L331 & SB2_LCT[0]_lut_out);
SB2_LCT[0]_reg_input = SB2_LCT[0]_sload_eqn & H1_CLEAR;
SB2_LCT[0] = DFFEA(SB2_LCT[0]_reg_input, HC1__clk0, VCC, , , , );


--W1L142 is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|PORTA[0]~1095
--operation mode is normal

W1_LAI_IN[0]_qfbk = W1_LAI_IN[0];
W1L142 = P1L28 & !W1_PORT0_SFR[0] # !P1L28 & (P1L93 & W1_LAI_IN[0]_qfbk # !P1L93 & !W1_PORT0_SFR[0]);

--W1_LAI_IN[0] is CPU_Core:inst|MCU80512:inst3|m3s018bo:U10|LAI_IN[0]
--operation mode is normal

W1_LAI_IN[0]_sload_eqn = P0I[0];
W1_LAI_IN[0] = DFFEA(W1_LAI_IN[0]_sload_eqn, HC1__clk0, VCC, , U1L652, , );


--BB1_DELCLRRCV is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|DELCLRRCV
--operation mode is normal

BB1_DELCLRRCV_lut_out = H1_CLEAR & (BB1L401 & !WB1_DAT[0] # !BB1L401 & BB1_DELCLRRCV);
BB1_DELCLRRCV = DFFEA(BB1_DELCLRRCV_lut_out, HC1__clk0, VCC, , , , );


--BB1_SWREC is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SWREC
--operation mode is normal

BB1_SWREC_lut_out = BB1_D0 # BB1_LL_SCON[0] # BB1_RCV # !BB1_L_SCON[4];
BB1_SWREC = DFFEA(BB1_SWREC_lut_out, HC1__clk0, VCC, , BB1L671, , );


--BB1_RXC7 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RXC7
--operation mode is normal

BB1_RXC7_lut_out = !UB7_LQ & !UB8_LQ & BB1L811;
BB1_RXC7 = DFFEA(BB1_RXC7_lut_out, HC1__clk0, VCC, , !M1_LDV2CK1, , );


--BB1_RXC8 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RXC8
--operation mode is normal

BB1_RXC8_lut_out = !UB7_LQ & UB8_LQ & BB1L811;
BB1_RXC8 = DFFEA(BB1_RXC8_lut_out, HC1__clk0, VCC, , !M1_LDV2CK1, , );


--BB1L79 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RCV~479
--operation mode is normal

BB1L79 = BB1_RCV & (BB1L59 # !BB1L19 # !BB1_SWREC) # !BB1_RCV & !BB1_SWREC & BB1L19;


--MB1L01 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387
--operation mode is normal

MB1L01 = T1_L_FA[1] & !T1_L_FA[2];


--SB4L44 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346
--operation mode is normal

SB4L44 = SB4_LCT[3] & SB4_LCT[4] & SB4L3;


--MB1L8 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382
--operation mode is normal

MB1L8 = T1_L_FA[1] & MB1L05 & !T1_L_FA[0] & !T1_L_FA[2];


--SB3L44 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346
--operation mode is normal

SB3L44 = SB3_LCT[3] & SB3L3 & SB3_LCT[4];


--SB3L9 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~132
--operation mode is normal

SB3L9 = SB3_LCT[3] & SB3L3 & SB3_LCT[4] & SB3L7;


--SB2L43 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6
--operation mode is normal

SB2L43 = SB2_LCT[6] $ (SB2_LCT[4] & SB2_LCT[5] & SB2_C4);


--V1L53 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[6]~505
--operation mode is normal

V1L53 = V1L721 & (MB1L01 & T1_RAMDI[6] # !MB1L01 & SB2_LCT[6]) # !V1L721 & SB2_LCT[6];


--SB4L04 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6
--operation mode is normal

SB4L04 = SB4_LCT[6] $ (SB4_LCT[5] & SB4L44);


--V1L91 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[6]~505
--operation mode is normal

V1L91 = MB1L8 & T1_RAMDI[6] # !MB1L8 & SB1_LCT[6];


--SB3L04 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6
--operation mode is normal

SB3L04 = SB3_LCT[6] $ (SB3_LCT[5] & SB3L44);


--V1_LTCON6 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON6
--operation mode is normal

V1_LTCON6_lut_out = H1_CLEAR & (MB1_SFRW[4] & T1_RAMDI[6] # !MB1_SFRW[4] & V1_LTCON6);
V1_LTCON6 = DFFEA(V1_LTCON6_lut_out, HC1__clk0, VCC, , , , );


--V1_LTMOD[6] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[6]
--operation mode is normal

V1_LTMOD[6]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[6] # !MB1L6 & V1_LTMOD[6]);
V1_LTMOD[6] = DFFEA(V1_LTMOD[6]_lut_out, HC1__clk0, VCC, , , , );


--SB3L3 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~2
--operation mode is normal

SB3L3 = SB3_LCT[2] & SB3_LCT[0] & SB3_LCT[1] & V1L3;


--SB4L3 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~2
--operation mode is normal

SB4L3 = SB4_LCT[2] & SB4_LCT[0] & SB4_LCT[1] & V1L5;


--SB2L03 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4
--operation mode is normal

SB2L03 = SB2_LCT[4] $ SB2_C4;


--V1L13 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[4]~507
--operation mode is normal

V1L13 = MB1L01 & (V1L721 & T1_RAMDI[4] # !V1L721 & SB2_LCT[4]) # !MB1L01 & SB2_LCT[4];


--SB4L63 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4
--operation mode is normal

SB4L63 = SB4_LCT[4] $ (SB4_LCT[3] & SB4_LCT[2] & SB4L1);


--V1L51 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[4]~507
--operation mode is normal

V1L51 = T1_RAMDI[4] & (SB1_LCT[4] # MB1L8) # !T1_RAMDI[4] & SB1_LCT[4] & !MB1L8;


--SB3L63 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4
--operation mode is normal

SB3L63 = SB3_LCT[4] $ (SB3_LCT[3] & SB3_LCT[2] & SB3L1);


--V1_LTCON4 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON4
--operation mode is normal

V1_LTCON4_lut_out = H1_CLEAR & (MB1_SFRW[4] & T1_RAMDI[4] # !MB1_SFRW[4] & V1_LTCON4);
V1_LTCON4 = DFFEA(V1_LTCON4_lut_out, HC1__clk0, VCC, , , , );


--U1L201 is CPU_Core:inst|MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0
--operation mode is arithmetic

U1L201 = CARRY(!Y1_L_MSIZ[0] & U1L291);


--V1_OLD_T1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|OLD_T1
--operation mode is normal

V1_OLD_T1_lut_out = H1_CLEAR & (X1L511 & V1_T1 # !X1L511 & V1_OLD_T1);
V1_OLD_T1 = DFFEA(V1_OLD_T1_lut_out, HC1__clk0, VCC, , , , );


--V1_T1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T1
--operation mode is normal

V1_T1_lut_out = H1_CLEAR & (X1L511 & P3I[5] # !X1L511 & V1_T1);
V1_T1 = DFFEA(V1_T1_lut_out, HC1__clk0, VCC, , , , );


--V1_LTMOD[2] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[2]
--operation mode is normal

V1_LTMOD[2]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[2] # !MB1L6 & V1_LTMOD[2]);
V1_LTMOD[2] = DFFEA(V1_LTMOD[2]_lut_out, HC1__clk0, VCC, , , , );


--V1_T0 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|T0
--operation mode is normal

V1_T0_lut_out = H1_CLEAR & (X1L511 & P3I[4] # !X1L511 & V1_T0);
V1_T0 = DFFEA(V1_T0_lut_out, HC1__clk0, VCC, , , , );


--V1_OLD_T0 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|OLD_T0
--operation mode is normal

V1_OLD_T0_lut_out = H1_CLEAR & (X1L511 & V1_T0 # !X1L511 & V1_OLD_T0);
V1_OLD_T0 = DFFEA(V1_OLD_T0_lut_out, HC1__clk0, VCC, , , , );


--SB4L7 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131
--operation mode is normal

SB4L7 = V1_LTMOD[4] & SB4_LCT[7] & SB4L5 # !V1_LTMOD[4] & (SB4_LCT[7] & SB4L5 # !V1_LTMOD[5]);


--SB2L3 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0
--operation mode is normal

SB2L3 = !V1_LTMOD[5] & !M1_STATD[6] & SB2_LCT[0] & SB4L9;


--SB1L62 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2
--operation mode is normal

SB1L62 = SB1_LCT[2] $ (SB1_LCT[1] & SB1L3);


--SB1L42 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1
--operation mode is normal

SB1L42 = SB1_LCT[1] $ (!M1_STATD[6] & SB1_LCT[0] & V1L1);


--SB1L82 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3
--operation mode is normal

SB1L82 = SB1_LCT[3] $ (SB1_LCT[2] & SB1_LCT[1] & SB1L3);


--V1L1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|CIH0~140
--operation mode is normal

V1L1 = V1_LTMOD[1] & V1_LTCON6 & V1_LTMOD[0] # !V1_LTMOD[1] & SB3L9;


--V1L87 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTCON3~185
--operation mode is normal

V1L87 = !V1_OLD_INT1 & V1_INT1;


--BB1L461 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297
--operation mode is normal

BB1L461 = H1_CLEAR & !BB1_Q6;


--BB1L281 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|setlastbit~109
--operation mode is normal

BB1L281 = M1_LDV2CK1 & BB1L181;


--BB1L071 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300
--operation mode is normal

BB1L071 = BB1L861 & !VB1_DAT[7] & BB1L661 & BB1L281;


--SB2L82 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3
--operation mode is normal

SB2L82 = SB2_LCT[3] $ (SB2_LCT[2] & SB2_LCT[1] & SB2L3);


--V1L92 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[3]~508
--operation mode is normal

V1L92 = V1L721 & (MB1L01 & T1_RAMDI[3] # !MB1L01 & SB2_LCT[3]) # !V1L721 & SB2_LCT[3];


--SB4L43 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3
--operation mode is normal

SB4L43 = SB4_LCT[3] $ (SB4_LCT[2] & SB4L1);


--V1L31 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[3]~508
--operation mode is normal

V1L31 = MB1L8 & T1_RAMDI[3] # !MB1L8 & SB1_LCT[3];


--SB3L43 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3
--operation mode is normal

SB3L43 = SB3_LCT[3] $ (SB3_LCT[2] & SB3L1);


--V1_LTMOD[3] is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|LTMOD[3]
--operation mode is normal

V1_LTMOD[3]_lut_out = H1_CLEAR & (MB1L6 & T1_RAMDI[3] # !MB1L6 & V1_LTMOD[3]);
V1_LTMOD[3] = DFFEA(V1_LTMOD[3]_lut_out, HC1__clk0, VCC, , , , );


--BB1L141 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|SELRB8~287
--operation mode is normal

BB1L141 = BB1_D0 & BB1L19 & BB1L72 & !BB1_BLOCK_SBUF_LD;


--SB2L62 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2
--operation mode is normal

SB2L62 = SB2_LCT[2] $ (SB2_LCT[1] & SB2L3);


--V1L72 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[2]~509
--operation mode is normal

V1L72 = MB1L01 & (V1L721 & T1_RAMDI[2] # !V1L721 & SB2_LCT[2]) # !MB1L01 & SB2_LCT[2];


--SB4L23 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2
--operation mode is normal

SB4L23 = SB4_LCT[2] $ (SB4_LCT[1] & SB4_LCT[0] & V1L5);


--V1L11 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[2]~509
--operation mode is normal

V1L11 = T1_RAMDI[2] & (SB1_LCT[2] # MB1L8) # !T1_RAMDI[2] & SB1_LCT[2] & !MB1L8;


--SB3L23 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2
--operation mode is normal

SB3L23 = SB3_LCT[2] $ (V1L3 & SB3_LCT[1] & SB3_LCT[0]);


--SB2L42 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1
--operation mode is normal

SB2L42 = SB2_LCT[1] $ SB2L3;


--SB4L03 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1
--operation mode is normal

SB4L03 = SB4_LCT[1] $ (V1L5 & SB4_LCT[0]);


--V1L52 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[1]~510
--operation mode is normal

V1L52 = MB1L01 & (V1L721 & T1_RAMDI[1] # !V1L721 & SB2_LCT[1]) # !MB1L01 & SB2_LCT[1];


--SB3L03 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1
--operation mode is normal

SB3L03 = SB3_LCT[1] $ (V1L3 & SB3_LCT[0]);


--V1L9 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[1]~510
--operation mode is normal

V1L9 = T1_RAMDI[1] & (SB1_LCT[1] # MB1L8) # !T1_RAMDI[1] & SB1_LCT[1] & !MB1L8;


--SB3L82 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0
--operation mode is normal

SB3L82 = V1L3 $ SB3_LCT[0];


--V1L7 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINA[0]~511
--operation mode is normal

V1L7 = T1_RAMDI[0] & (MB1L8 # SB1_LCT[0]) # !T1_RAMDI[0] & !MB1L8 & SB1_LCT[0];


--SB4L82 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0
--operation mode is normal

SB4L82 = SB4_LCT[0] $ V1L5;


--V1L32 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|DINB[0]~511
--operation mode is normal

V1L32 = V1L721 & (MB1L01 & T1_RAMDI[0] # !MB1L01 & SB2_LCT[0]) # !V1L721 & SB2_LCT[0];


--SB1L22 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0
--operation mode is normal

SB1L22 = SB1_LCT[0] $ (!M1_STATD[6] & V1L1);


--SB2L22 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0
--operation mode is normal

SB2L22 = SB2_LCT[0] $ (!V1_LTMOD[5] & !M1_STATD[6] & SB4L9);


--BB1L59 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RCV~478
--operation mode is normal

BB1L59 = BB1L39 & (BB1_FSREJ # !BB1L47 # !BB1_D0);


--SB3L7 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131
--operation mode is normal

SB3L7 = V1_LTMOD[1] & SB3_LCT[7] & SB3L5 # !V1_LTMOD[1] & (SB3_LCT[7] & SB3L5 # !V1_LTMOD[0]);


--V1L3 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|CIL0~30
--operation mode is normal

V1L3 = !M1_STATD[6] & V1_LTCON4 & (!V1_INT0 # !V1_LTMOD[3]);


--V1L5 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|CIL1~30
--operation mode is normal

V1L5 = !M1_STATD[6] & V1_LTCON6 & (!V1_INT1 # !V1_LTMOD[7]);


--SB4L1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1
--operation mode is normal

SB4L1 = SB4_LCT[1] & SB4_LCT[0] & V1L5;


--SB3L1 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1
--operation mode is normal

SB3L1 = SB3_LCT[1] & V1L3 & SB3_LCT[0];


--SB4L5 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130
--operation mode is normal

SB4L5 = SB4_LCT[6] & SB4_LCT[5];


--BB1_Q6 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|Q6
--operation mode is normal

BB1_Q6_lut_out = !BB1_Q5;
BB1_Q6 = DFFEA(BB1_Q6_lut_out, HC1__clk0, VCC, , BB1L571, , );


--BB1L181 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|setlastbit~108
--operation mode is normal

BB1_DELCNT_qfbk = BB1_DELCNT;
BB1L181 = BB1_D0 & BB1_DELCNT_qfbk & BB1_Q1 # !BB1_D0 & M1_STATE12;

--BB1_DELCNT is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|DELCNT
--operation mode is normal

BB1_DELCNT_sload_eqn = BB1L9;
BB1_DELCNT = DFFEA(BB1_DELCNT_sload_eqn, HC1__clk0, VCC, , !M1_LDV2CK1, , );


--BB1L861 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299
--operation mode is normal

BB1L861 = !VB1_DAT[4] & !VB1_DAT[5] & !VB1_DAT[6] & !VB1_DAT[3];


--VB1_DAT[7] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]
--operation mode is normal

VB1_DAT[7]_lut_out = BB1_NEWDATA & T1_RAMDI[7] # !BB1_NEWDATA & BB1_TSHIFT_IN;
VB1_DAT[7]_sload_eqn = (BB1_TSHIFT_EN & VB1_DAT[7]) # (!BB1_TSHIFT_EN & VB1_DAT[7]_lut_out);
VB1_DAT[7]_reg_input = VB1_DAT[7]_sload_eqn & H1_CLEAR;
VB1_DAT[7] = DFFEA(VB1_DAT[7]_reg_input, HC1__clk0, VCC, , , , );


--BB1L661 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298
--operation mode is normal

BB1L661 = BB1_TSEND & !BB1_TXSTOPBIT & !BB1_TSHIFT_IN & !VB1_DAT[2];


--BB1_FSREJ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|FSREJ
--operation mode is normal

BB1_FSREJ_lut_out = BB1_RCV & (BB1L19 & BB1_DELRCV # !BB1L19 & BB1_FSREJ);
BB1_FSREJ = DFFEA(BB1_FSREJ_lut_out, HC1__clk0, VCC, , , , );


--BB1L39 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|RCV~477
--operation mode is normal

BB1L39 = BB1_DELCLRRCV & !BB1_L_SCON[7] & WB1_DAT[0] # !BB1_DELCLRRCV & (BB1_L_SCON[7] # WB1_DAT[0]);


--SB3L5 is CPU_Core:inst|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130
--operation mode is normal

SB3L5 = SB3_LCT[5] & SB3_LCT[6];


--BB1_Q5 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|Q5
--operation mode is normal

BB1_Q5_lut_out = !BB1L941 & H1_CLEAR & (BB1_Q5 # MB1L81);
BB1_Q5 = DFFEA(BB1_Q5_lut_out, HC1__clk0, VCC, , , , );


--BB1_Q1 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|Q1
--operation mode is normal

BB1_Q1_lut_out = UB4L1 & UB1_LQ & UB2_LQ & !UB3_LQ;
BB1_Q1 = DFFEA(BB1_Q1_lut_out, HC1__clk0, VCC, , BB1L9, , );


--VB1_DAT[4] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]
--operation mode is normal

VB1_DAT[4]_lut_out = BB1_NEWDATA & T1_RAMDI[4] # !BB1_NEWDATA & VB1_DAT[5];
VB1_DAT[4]_sload_eqn = (BB1_TSHIFT_EN & VB1_DAT[4]) # (!BB1_TSHIFT_EN & VB1_DAT[4]_lut_out);
VB1_DAT[4]_reg_input = VB1_DAT[4]_sload_eqn & H1_CLEAR;
VB1_DAT[4] = DFFEA(VB1_DAT[4]_reg_input, HC1__clk0, VCC, , , , );


--VB1_DAT[5] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]
--operation mode is normal

VB1_DAT[5]_lut_out = BB1_NEWDATA & T1_RAMDI[5] # !BB1_NEWDATA & VB1_DAT[6];
VB1_DAT[5]_sload_eqn = (BB1_TSHIFT_EN & VB1_DAT[5]) # (!BB1_TSHIFT_EN & VB1_DAT[5]_lut_out);
VB1_DAT[5]_reg_input = VB1_DAT[5]_sload_eqn & H1_CLEAR;
VB1_DAT[5] = DFFEA(VB1_DAT[5]_reg_input, HC1__clk0, VCC, , , , );


--VB1_DAT[6] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]
--operation mode is normal

VB1_DAT[6]_lut_out = BB1_NEWDATA & T1_RAMDI[6] # !BB1_NEWDATA & VB1_DAT[7];
VB1_DAT[6]_sload_eqn = (BB1_TSHIFT_EN & VB1_DAT[6]) # (!BB1_TSHIFT_EN & VB1_DAT[6]_lut_out);
VB1_DAT[6]_reg_input = VB1_DAT[6]_sload_eqn & H1_CLEAR;
VB1_DAT[6] = DFFEA(VB1_DAT[6]_reg_input, HC1__clk0, VCC, , , , );


--VB1_DAT[3] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]
--operation mode is normal

VB1_DAT[3]_lut_out = VB1_DAT[4] & (T1_RAMDI[3] # !BB1_NEWDATA) # !VB1_DAT[4] & BB1_NEWDATA & T1_RAMDI[3];
VB1_DAT[3]_sload_eqn = (BB1_TSHIFT_EN & VB1_DAT[3]) # (!BB1_TSHIFT_EN & VB1_DAT[3]_lut_out);
VB1_DAT[3]_reg_input = VB1_DAT[3]_sload_eqn & H1_CLEAR;
VB1_DAT[3] = DFFEA(VB1_DAT[3]_reg_input, HC1__clk0, VCC, , , , );


--BB1_NEWDATA is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|NEWDATA
--operation mode is normal

BB1_NEWDATA_lut_out = !BB1_DATAEN;
BB1_NEWDATA = DFFEA(BB1_NEWDATA_lut_out, HC1__clk0, VCC, , BB1L671, , );


--BB1_TSHIFT_IN is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TSHIFT_IN
--operation mode is normal

BB1_TSHIFT_IN_lut_out = BB1_NEWDATA & BB1L851 # !BB1_NEWDATA & BB1_Q3;
BB1_TSHIFT_IN_sload_eqn = (BB1_TSHIFT_EN & BB1_TSHIFT_IN) # (!BB1_TSHIFT_EN & BB1_TSHIFT_IN_lut_out);
BB1_TSHIFT_IN_reg_input = BB1_TSHIFT_IN_sload_eqn & H1_CLEAR;
BB1_TSHIFT_IN = DFFEA(BB1_TSHIFT_IN_reg_input, HC1__clk0, VCC, , , , );


--BB1_TSHIFT_EN is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TSHIFT_EN
--operation mode is normal

BB1_TSHIFT_EN = !MB1L81 & (M1_LDV2CK1 # !BB1L181 # !BB1_DATAEN);


--BB1_TSEND is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TSEND
--operation mode is normal

BB1_TSEND_lut_out = H1_CLEAR & !BB1L881 & (BB1_TSEND # BB1L451);
BB1_TSEND = DFFEA(BB1_TSEND_lut_out, HC1__clk0, VCC, , , , );


--BB1_TXSTOPBIT is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TXSTOPBIT
--operation mode is normal

BB1_TXSTOPBIT_lut_out = !BB1_Q6 & BB1_L_SCON[7] & !BB1_DATAEN;
BB1_TXSTOPBIT = DFFEA(BB1_TXSTOPBIT_lut_out, HC1__clk0, VCC, , BB1L451, , );


--VB1_DAT[2] is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]
--operation mode is normal

VB1_DAT[2]_lut_out = BB1_NEWDATA & T1_RAMDI[2] # !BB1_NEWDATA & VB1_DAT[3];
VB1_DAT[2]_sload_eqn = (BB1_TSHIFT_EN & VB1_DAT[2]) # (!BB1_TSHIFT_EN & VB1_DAT[2]_lut_out);
VB1_DAT[2]_reg_input = VB1_DAT[2]_sload_eqn & H1_CLEAR;
VB1_DAT[2] = DFFEA(VB1_DAT[2]_reg_input, HC1__clk0, VCC, , , , );


--MB1L81 is CPU_Core:inst|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393
--operation mode is normal

MB1L81 = MB1L62 & MB1L84 & !T1_L_FA[5] & T1_L_FA[4];


--UB4L1 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25
--operation mode is normal

UB4L1 = UB4_LQ & (BB1_DIVTWO # Y1_PCON[7]);


--UB1_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ
--operation mode is normal

UB1_LQ_lut_out = !BB1_CLEAR16C_TX & (UB1_LQ $ (UB2_CO & BB1L9));
UB1_LQ = DFFEA(UB1_LQ_lut_out, HC1__clk0, VCC, , , , );


--UB2_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ
--operation mode is normal

UB2_LQ_lut_out = !BB1_CLEAR16C_TX & (UB2_LQ $ (UB3_CO & BB1L9));
UB2_LQ = DFFEA(UB2_LQ_lut_out, HC1__clk0, VCC, , , , );


--UB3_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ
--operation mode is normal

UB3_LQ_lut_out = !BB1_CLEAR16C_TX & (UB3_LQ $ (UB4L1 & BB1L9));
UB3_LQ = DFFEA(UB3_LQ_lut_out, HC1__clk0, VCC, , , , );


--BB1_DATAEN is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|DATAEN
--operation mode is normal

BB1_DATAEN_lut_out = !BB1L881 & (BB1_DATAEN # BB1L31 & BB1L451);
BB1_DATAEN = DFFEA(BB1_DATAEN_lut_out, HC1__clk0, VCC, , , , );


--BB1_Q3 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|Q3
--operation mode is normal

BB1_Q3_sload_eqn = BB1_TXSTOPBIT;
BB1_Q3 = DFFEA(BB1_Q3_sload_eqn, HC1__clk0, VCC, , BB1L671, , );


--BB1L851 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0
--operation mode is normal

BB1L851 = BB1_L_SCON[3] # !BB1_L_SCON[7];


--BB1L881 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|settsend~2
--operation mode is normal

BB1L881 = BB1_Q6 # !M1_LDV2CK1 & !BB1_Q5 & M1_SMB;


--BB1L451 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165
--operation mode is normal

BB1L451 = !M1_LDV2CK1 & BB1L181;


--UB4_LQ is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ
--operation mode is normal

UB4_LQ_lut_out = !BB1_CLEAR16C_TX & (UB4_LQ $ (BB1_TCI[0] & BB1L9));
UB4_LQ = DFFEA(UB4_LQ_lut_out, HC1__clk0, VCC, , , , );


--UB2_CO is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO
--operation mode is normal

UB2_CO = UB4_LQ & BB1_TCI[0] & UB2_LQ & UB3_LQ;


--BB1_CLEAR16C_TX is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX
--operation mode is normal

BB1_CLEAR16C_TX = BB1_NEWDATA & !BB1_TSHIFT_EN # !H1_CLEAR;


--UB3_CO is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO
--operation mode is normal

UB3_CO = UB4_LQ & UB3_LQ & (BB1_DIVTWO # Y1_PCON[7]);


--BB1L31 is CPU_Core:inst|MCU80512:inst3|m3s028bo:U15|DATAEN~163
--operation mode is normal

BB1L31 = BB1_TSEND # !BB1_L_SCON[7] & !BB1_L_SCON[6];


--F1L61 is sld_hub:sld_hub_inst|HUB_TDO~595
--operation mode is normal

F1L61 = AMPP_FUNCTION(JC1_Q[2], JC1_Q[1], AC2_bypass_reg_out, AC2_ram_rom_data_reg[0]);


--F1L71 is sld_hub:sld_hub_inst|HUB_TDO~597
--operation mode is normal

F1L71 = AMPP_FUNCTION(BC1_WORD_SR[0], JC2_Q[0], F1L02);


--AC2L8 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~27
--operation mode is normal

AC2L8 = AMPP_FUNCTION(MC1_state[3], MC1_state[4], F1L04, F1_jtag_debug_mode_usr1);


--AC1L8 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|name_gen~27
--operation mode is normal

AC1L8 = AMPP_FUNCTION(MC1_state[3], MC1_state[4], F1L14, F1_jtag_debug_mode_usr1);


--BC2L42 is ram256:inst6|altsyncram:altsyncram_component|altsyncram_6p01:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~124
--operation mode is normal

BC2L42 = AMPP_FUNCTION(MC1_state[3], MC1_state[4], F1L04, F1_jtag_debug_mode_usr1);


--BC1L62 is rom4KB:inst5|altsyncram:altsyncram_component|altsyncram_d1t:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~124
--operation mode is normal

BC1L62 = AMPP_FUNCTION(MC1_state[3], MC1_state[4], F1L14, F1_jtag_debug_mode_usr1);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--RST is RST
--operation mode is input

RST = INPUT();





--CLK is CLK
--operation mode is input

CLK = INPUT();



--P0O[7] is P0O[7]
--operation mode is output

P0O[7] = OUTPUT(H1L27);


--P0O[6] is P0O[6]
--operation mode is output

P0O[6] = OUTPUT(H1L07);


--P0O[5] is P0O[5]
--operation mode is output

P0O[5] = OUTPUT(H1L86);


--P0O[4] is P0O[4]
--operation mode is output

P0O[4] = OUTPUT(H1L66);


--P0O[3] is P0O[3]
--operation mode is output

P0O[3] = OUTPUT(H1L46);


--P0O[2] is P0O[2]
--operation mode is output

P0O[2] = OUTPUT(H1L26);


--P0O[1] is P0O[1]
--operation mode is output

P0O[1] = OUTPUT(H1L06);


--P0O[0] is P0O[0]
--operation mode is output

P0O[0] = OUTPUT(H1L85);


--P1O[7] is P1O[7]
--operation mode is output

P1O[7] = OUTPUT(!W1_PORT1_SFR[7]);


--P1O[6] is P1O[6]
--operation mode is output

P1O[6] = OUTPUT(!W1_PORT1_SFR[6]);


--P1O[5] is P1O[5]
--operation mode is output

P1O[5] = OUTPUT(!W1_PORT1_SFR[5]);


--P1O[4] is P1O[4]
--operation mode is output

P1O[4] = OUTPUT(!W1_PORT1_SFR[4]);


--P1O[3] is P1O[3]
--operation mode is output

P1O[3] = OUTPUT(!W1_PORT1_SFR[3]);


--P1O[2] is P1O[2]
--operation mode is output

P1O[2] = OUTPUT(!W1_PORT1_SFR[2]);


--P1O[1] is P1O[1]
--operation mode is output

P1O[1] = OUTPUT(!W1_PORT1_SFR[1]);


--P1O[0] is P1O[0]
--operation mode is output

P1O[0] = OUTPUT(!W1_PORT1_SFR[0]);


--P2O[7] is P2O[7]
--operation mode is output

P2O[7] = OUTPUT(W1L901);


--P2O[6] is P2O[6]
--operation mode is output

P2O[6] = OUTPUT(W1L501);


--P2O[5] is P2O[5]
--operation mode is output

P2O[5] = OUTPUT(W1L101);


--P2O[4] is P2O[4]
--operation mode is output

P2O[4] = OUTPUT(W1L79);


--P2O[3] is P2O[3]
--operation mode is output

P2O[3] = OUTPUT(W1L39);


--P2O[2] is P2O[2]
--operation mode is output

P2O[2] = OUTPUT(W1L98);


--P2O[1] is P2O[1]
--operation mode is output

P2O[1] = OUTPUT(W1L58);


--P2O[0] is P2O[0]
--operation mode is output

P2O[0] = OUTPUT(W1L18);


--POE[7] is POE[7]
--operation mode is output

POE[7] = OUTPUT(GND);


--POE[6] is POE[6]
--operation mode is output

POE[6] = OUTPUT(VCC);


--POE[5] is POE[5]
--operation mode is output

POE[5] = OUTPUT(G1_ENA);


--POE[4] is POE[4]
--operation mode is output

POE[4] = OUTPUT(RST);


--POE[3] is POE[3]
--operation mode is output

POE[3] = OUTPUT(HC1__clk0);


--POE[2] is POE[2]
--operation mode is output

POE[2] = OUTPUT(G1L22);


--POE[1] is POE[1]
--operation mode is output

POE[1] = OUTPUT(G1L02);


--POE[0] is POE[0]
--operation mode is output

POE[0] = OUTPUT(G1L81);


--NESW is NESW
--operation mode is input

NESW = INPUT();


--P0I[6] is P0I[6]
--operation mode is input

P0I[6] = INPUT();


--P0I[4] is P0I[4]
--operation mode is input

P0I[4] = INPUT();


--P0I[3] is P0I[3]
--operation mode is input

P0I[3] = INPUT();


--P0I[2] is P0I[2]
--operation mode is input

P0I[2] = INPUT();


--P0I[1] is P0I[1]
--operation mode is input

P0I[1] = INPUT();


--P0I[0] is P0I[0]
--operation mode is input

P0I[0] = INPUT();


--P0I[7] is P0I[7]
--operation mode is input

P0I[7] = INPUT();


--P0I[5] is P0I[5]
--operation mode is input

P0I[5] = INPUT();


--P3I[7] is P3I[7]
--operation mode is input

P3I[7] = INPUT();


--P3I[6] is P3I[6]
--operation mode is input

P3I[6] = INPUT();


--P3I[5] is P3I[5]
--operation mode is input

P3I[5] = INPUT();


--P3I[4] is P3I[4]
--operation mode is input

P3I[4] = INPUT();


--P3I[2] is P3I[2]
--operation mode is input

P3I[2] = INPUT();


--P3I[0] is P3I[0]
--operation mode is input

P3I[0] = INPUT();


--P3I[3] is P3I[3]
--operation mode is input

P3I[3] = INPUT();


--P3I[1] is P3I[1]
--operation mode is input

P3I[1] = INPUT();


