multiline_comment|/*****************************************************************************/
multiline_comment|/*&n; *&t;sm_fsk9600.c  --  soundcard radio modem driver, &n; *                        9600 baud G3RUH compatible FSK modem&n; *&n; *&t;Copyright (C) 1996  Thomas Sailer (sailer@ife.ee.ethz.ch)&n; *&n; *&t;This program is free software; you can redistribute it and/or modify&n; *&t;it under the terms of the GNU General Public License as published by&n; *&t;the Free Software Foundation; either version 2 of the License, or&n; *&t;(at your option) any later version.&n; *&n; *&t;This program is distributed in the hope that it will be useful,&n; *&t;but WITHOUT ANY WARRANTY; without even the implied warranty of&n; *&t;MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; *&t;GNU General Public License for more details.&n; *&n; *&t;You should have received a copy of the GNU General Public License&n; *&t;along with this program; if not, write to the Free Software&n; *&t;Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.&n; *&n; *  Please note that the GPL allows you to use the driver, NOT the radio.&n; *  In order to use the radio, you need a license from the communications&n; *  authority of your country.&n; *&n; */
macro_line|#include &quot;sm.h&quot;
macro_line|#include &quot;sm_tbl_fsk9600.h&quot;
multiline_comment|/* --------------------------------------------------------------------- */
DECL|struct|demod_state_fsk96
r_struct
id|demod_state_fsk96
(brace
DECL|member|shreg
r_int
r_int
id|shreg
suffix:semicolon
DECL|member|descram
r_int
r_int
id|descram
suffix:semicolon
DECL|member|bit_pll
r_int
r_int
id|bit_pll
suffix:semicolon
DECL|member|last_sample
r_int
r_char
id|last_sample
suffix:semicolon
DECL|member|dcd_shreg
r_int
r_int
id|dcd_shreg
suffix:semicolon
DECL|member|dcd_sum0
DECL|member|dcd_sum1
DECL|member|dcd_sum2
r_int
id|dcd_sum0
comma
id|dcd_sum1
comma
id|dcd_sum2
suffix:semicolon
DECL|member|dcd_time
r_int
r_int
id|dcd_time
suffix:semicolon
)brace
suffix:semicolon
DECL|struct|mod_state_fsk96
r_struct
id|mod_state_fsk96
(brace
DECL|member|shreg
r_int
r_int
id|shreg
suffix:semicolon
DECL|member|scram
r_int
r_int
id|scram
suffix:semicolon
DECL|member|tx_bit
r_int
r_char
id|tx_bit
suffix:semicolon
DECL|member|txtbl
r_int
r_char
op_star
id|txtbl
suffix:semicolon
DECL|member|txphase
r_int
r_int
id|txphase
suffix:semicolon
)brace
suffix:semicolon
multiline_comment|/* --------------------------------------------------------------------- */
DECL|macro|DESCRAM_TAP1
mdefine_line|#define DESCRAM_TAP1 0x20000
DECL|macro|DESCRAM_TAP2
mdefine_line|#define DESCRAM_TAP2 0x01000
DECL|macro|DESCRAM_TAP3
mdefine_line|#define DESCRAM_TAP3 0x00001
DECL|macro|DESCRAM_TAPSH1
mdefine_line|#define DESCRAM_TAPSH1 17
DECL|macro|DESCRAM_TAPSH2
mdefine_line|#define DESCRAM_TAPSH2 12
DECL|macro|DESCRAM_TAPSH3
mdefine_line|#define DESCRAM_TAPSH3 0
DECL|macro|SCRAM_TAP1
mdefine_line|#define SCRAM_TAP1 0x20000 /* X^17 */
DECL|macro|SCRAM_TAPN
mdefine_line|#define SCRAM_TAPN 0x00021 /* X^0+X^5 */
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|modulator_9600_4_u8
r_static
r_void
id|modulator_9600_4_u8
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_int
r_char
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|mod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|mod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;m
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|st-&gt;txphase
op_increment
)paren
(brace
r_if
c_cond
(paren
id|st-&gt;shreg
op_le
l_int|1
)paren
id|st-&gt;shreg
op_assign
id|hdlcdrv_getbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
)paren
op_or
l_int|0x10000
suffix:semicolon
id|st-&gt;scram
op_assign
(paren
id|st-&gt;scram
op_lshift
l_int|1
)paren
op_or
(paren
id|st-&gt;scram
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;scram
op_xor_assign
op_logical_neg
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|1
)paren
)paren
id|st-&gt;scram
op_xor_assign
id|SCRAM_TAPN
op_lshift
l_int|1
suffix:semicolon
id|st-&gt;tx_bit
op_assign
(paren
id|st-&gt;tx_bit
op_lshift
l_int|1
)paren
op_or
(paren
op_logical_neg
op_logical_neg
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|2
)paren
)paren
)paren
suffix:semicolon
id|st-&gt;txtbl
op_assign
id|fsk96_txfilt_4
op_plus
(paren
id|st-&gt;tx_bit
op_amp
l_int|0xff
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;txphase
op_ge
l_int|4
)paren
id|st-&gt;txphase
op_assign
l_int|0
suffix:semicolon
op_star
id|buf
op_increment
op_assign
op_star
id|st-&gt;txtbl
suffix:semicolon
id|st-&gt;txtbl
op_add_assign
l_int|0x100
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|modulator_9600_4_s16
r_static
r_void
id|modulator_9600_4_s16
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_int
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|mod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|mod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;m
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|st-&gt;txphase
op_increment
)paren
(brace
r_if
c_cond
(paren
id|st-&gt;shreg
op_le
l_int|1
)paren
id|st-&gt;shreg
op_assign
id|hdlcdrv_getbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
)paren
op_or
l_int|0x10000
suffix:semicolon
id|st-&gt;scram
op_assign
(paren
id|st-&gt;scram
op_lshift
l_int|1
)paren
op_or
(paren
id|st-&gt;scram
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;scram
op_xor_assign
op_logical_neg
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|1
)paren
)paren
id|st-&gt;scram
op_xor_assign
id|SCRAM_TAPN
op_lshift
l_int|1
suffix:semicolon
id|st-&gt;tx_bit
op_assign
(paren
id|st-&gt;tx_bit
op_lshift
l_int|1
)paren
op_or
(paren
op_logical_neg
op_logical_neg
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|2
)paren
)paren
)paren
suffix:semicolon
id|st-&gt;txtbl
op_assign
id|fsk96_txfilt_4
op_plus
(paren
id|st-&gt;tx_bit
op_amp
l_int|0xff
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;txphase
op_ge
l_int|4
)paren
id|st-&gt;txphase
op_assign
l_int|0
suffix:semicolon
op_star
id|buf
op_increment
op_assign
(paren
(paren
op_star
id|st-&gt;txtbl
)paren
op_minus
l_int|0x80
)paren
op_lshift
l_int|8
suffix:semicolon
id|st-&gt;txtbl
op_add_assign
l_int|0x100
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|demodulator_9600_4_u8
r_static
r_void
id|demodulator_9600_4_u8
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_const
r_int
r_char
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|demod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|demod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;d
)paren
suffix:semicolon
r_static
r_const
r_int
id|pll_corr
(braket
l_int|2
)braket
op_assign
(brace
op_minus
l_int|0x1000
comma
l_int|0x1000
)brace
suffix:semicolon
r_int
r_char
id|curbit
suffix:semicolon
r_int
r_int
id|descx
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
comma
id|buf
op_increment
)paren
(brace
id|st-&gt;dcd_shreg
op_lshift_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
l_int|0x4000
suffix:semicolon
id|curbit
op_assign
(paren
op_star
id|buf
op_ge
l_int|0x80
)paren
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;last_sample
op_xor
id|curbit
)paren
(brace
id|st-&gt;dcd_shreg
op_or_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
id|pll_corr
(braket
id|st-&gt;bit_pll
OL
l_int|0xa000
)braket
suffix:semicolon
id|st-&gt;dcd_sum0
op_add_assign
l_int|8
op_star
id|hweight8
c_func
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x0c
)paren
op_minus
op_logical_neg
op_logical_neg
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x10
)paren
suffix:semicolon
)brace
id|st-&gt;last_sample
op_assign
id|curbit
suffix:semicolon
id|hdlcdrv_channelbit
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;last_sample
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
op_decrement
id|st-&gt;dcd_time
)paren
op_le
l_int|0
)paren
(brace
id|hdlcdrv_setdcd
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
(paren
id|st-&gt;dcd_sum0
op_plus
id|st-&gt;dcd_sum1
op_plus
id|st-&gt;dcd_sum2
)paren
OL
l_int|0
)paren
suffix:semicolon
id|st-&gt;dcd_sum2
op_assign
id|st-&gt;dcd_sum1
suffix:semicolon
id|st-&gt;dcd_sum1
op_assign
id|st-&gt;dcd_sum0
suffix:semicolon
id|st-&gt;dcd_sum0
op_assign
l_int|2
suffix:semicolon
multiline_comment|/* slight bias */
id|st-&gt;dcd_time
op_assign
l_int|240
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;bit_pll
op_ge
l_int|0x10000
)paren
(brace
id|st-&gt;bit_pll
op_and_assign
l_int|0xffff
suffix:semicolon
id|st-&gt;descram
op_assign
(paren
id|st-&gt;descram
op_lshift
l_int|1
)paren
op_or
id|curbit
suffix:semicolon
id|descx
op_assign
id|st-&gt;descram
op_xor
(paren
id|st-&gt;descram
op_rshift
l_int|1
)paren
suffix:semicolon
id|descx
op_xor_assign
(paren
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH1
)paren
op_xor
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH2
)paren
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
id|st-&gt;shreg
op_or_assign
(paren
op_logical_neg
(paren
id|descx
op_amp
l_int|1
)paren
)paren
op_lshift
l_int|16
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
(brace
id|hdlcdrv_putbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;shreg
op_rshift
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_assign
l_int|0x10000
suffix:semicolon
)brace
id|diag_trigger
c_func
(paren
id|sm
)paren
suffix:semicolon
)brace
id|diag_add_one
c_func
(paren
id|sm
comma
(paren
(paren
r_int
)paren
(paren
op_star
id|buf
op_minus
l_int|0x80
)paren
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|demodulator_9600_4_s16
r_static
r_void
id|demodulator_9600_4_s16
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_const
r_int
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|demod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|demod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;d
)paren
suffix:semicolon
r_static
r_const
r_int
id|pll_corr
(braket
l_int|2
)braket
op_assign
(brace
op_minus
l_int|0x1000
comma
l_int|0x1000
)brace
suffix:semicolon
r_int
r_char
id|curbit
suffix:semicolon
r_int
r_int
id|descx
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
comma
id|buf
op_increment
)paren
(brace
id|st-&gt;dcd_shreg
op_lshift_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
l_int|0x4000
suffix:semicolon
id|curbit
op_assign
(paren
op_star
id|buf
op_ge
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;last_sample
op_xor
id|curbit
)paren
(brace
id|st-&gt;dcd_shreg
op_or_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
id|pll_corr
(braket
id|st-&gt;bit_pll
OL
l_int|0xa000
)braket
suffix:semicolon
id|st-&gt;dcd_sum0
op_add_assign
l_int|8
op_star
id|hweight8
c_func
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x0c
)paren
op_minus
op_logical_neg
op_logical_neg
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x10
)paren
suffix:semicolon
)brace
id|st-&gt;last_sample
op_assign
id|curbit
suffix:semicolon
id|hdlcdrv_channelbit
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;last_sample
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
op_decrement
id|st-&gt;dcd_time
)paren
op_le
l_int|0
)paren
(brace
id|hdlcdrv_setdcd
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
(paren
id|st-&gt;dcd_sum0
op_plus
id|st-&gt;dcd_sum1
op_plus
id|st-&gt;dcd_sum2
)paren
OL
l_int|0
)paren
suffix:semicolon
id|st-&gt;dcd_sum2
op_assign
id|st-&gt;dcd_sum1
suffix:semicolon
id|st-&gt;dcd_sum1
op_assign
id|st-&gt;dcd_sum0
suffix:semicolon
id|st-&gt;dcd_sum0
op_assign
l_int|2
suffix:semicolon
multiline_comment|/* slight bias */
id|st-&gt;dcd_time
op_assign
l_int|240
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;bit_pll
op_ge
l_int|0x10000
)paren
(brace
id|st-&gt;bit_pll
op_and_assign
l_int|0xffff
suffix:semicolon
id|st-&gt;descram
op_assign
(paren
id|st-&gt;descram
op_lshift
l_int|1
)paren
op_or
id|curbit
suffix:semicolon
id|descx
op_assign
id|st-&gt;descram
op_xor
(paren
id|st-&gt;descram
op_rshift
l_int|1
)paren
suffix:semicolon
id|descx
op_xor_assign
(paren
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH1
)paren
op_xor
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH2
)paren
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
id|st-&gt;shreg
op_or_assign
(paren
op_logical_neg
(paren
id|descx
op_amp
l_int|1
)paren
)paren
op_lshift
l_int|16
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
(brace
id|hdlcdrv_putbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;shreg
op_rshift
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_assign
l_int|0x10000
suffix:semicolon
)brace
id|diag_trigger
c_func
(paren
id|sm
)paren
suffix:semicolon
)brace
id|diag_add_one
c_func
(paren
id|sm
comma
op_star
id|buf
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|modulator_9600_5_u8
r_static
r_void
id|modulator_9600_5_u8
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_int
r_char
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|mod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|mod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;m
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|st-&gt;txphase
op_increment
)paren
(brace
r_if
c_cond
(paren
id|st-&gt;shreg
op_le
l_int|1
)paren
id|st-&gt;shreg
op_assign
id|hdlcdrv_getbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
)paren
op_or
l_int|0x10000
suffix:semicolon
id|st-&gt;scram
op_assign
(paren
id|st-&gt;scram
op_lshift
l_int|1
)paren
op_or
(paren
id|st-&gt;scram
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;scram
op_xor_assign
op_logical_neg
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|1
)paren
)paren
id|st-&gt;scram
op_xor_assign
id|SCRAM_TAPN
op_lshift
l_int|1
suffix:semicolon
id|st-&gt;tx_bit
op_assign
(paren
id|st-&gt;tx_bit
op_lshift
l_int|1
)paren
op_or
(paren
op_logical_neg
op_logical_neg
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|2
)paren
)paren
)paren
suffix:semicolon
id|st-&gt;txtbl
op_assign
id|fsk96_txfilt_5
op_plus
(paren
id|st-&gt;tx_bit
op_amp
l_int|0xff
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;txphase
op_ge
l_int|5
)paren
id|st-&gt;txphase
op_assign
l_int|0
suffix:semicolon
op_star
id|buf
op_increment
op_assign
op_star
id|st-&gt;txtbl
suffix:semicolon
id|st-&gt;txtbl
op_add_assign
l_int|0x100
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|modulator_9600_5_s16
r_static
r_void
id|modulator_9600_5_s16
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_int
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|mod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|mod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;m
)paren
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|st-&gt;txphase
op_increment
)paren
(brace
r_if
c_cond
(paren
id|st-&gt;shreg
op_le
l_int|1
)paren
id|st-&gt;shreg
op_assign
id|hdlcdrv_getbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
)paren
op_or
l_int|0x10000
suffix:semicolon
id|st-&gt;scram
op_assign
(paren
id|st-&gt;scram
op_lshift
l_int|1
)paren
op_or
(paren
id|st-&gt;scram
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;scram
op_xor_assign
op_logical_neg
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|1
)paren
)paren
id|st-&gt;scram
op_xor_assign
id|SCRAM_TAPN
op_lshift
l_int|1
suffix:semicolon
id|st-&gt;tx_bit
op_assign
(paren
id|st-&gt;tx_bit
op_lshift
l_int|1
)paren
op_or
(paren
op_logical_neg
op_logical_neg
(paren
id|st-&gt;scram
op_amp
(paren
id|SCRAM_TAP1
op_lshift
l_int|2
)paren
)paren
)paren
suffix:semicolon
id|st-&gt;txtbl
op_assign
id|fsk96_txfilt_5
op_plus
(paren
id|st-&gt;tx_bit
op_amp
l_int|0xff
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;txphase
op_ge
l_int|5
)paren
id|st-&gt;txphase
op_assign
l_int|0
suffix:semicolon
op_star
id|buf
op_increment
op_assign
(paren
(paren
op_star
id|st-&gt;txtbl
)paren
op_minus
l_int|0x80
)paren
op_lshift
l_int|8
suffix:semicolon
id|st-&gt;txtbl
op_add_assign
l_int|0x100
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|demodulator_9600_5_u8
r_static
r_void
id|demodulator_9600_5_u8
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_const
r_int
r_char
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|demod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|demod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;d
)paren
suffix:semicolon
r_static
r_const
r_int
id|pll_corr
(braket
l_int|2
)braket
op_assign
(brace
op_minus
l_int|0x1000
comma
l_int|0x1000
)brace
suffix:semicolon
r_int
r_char
id|curbit
suffix:semicolon
r_int
r_int
id|descx
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
comma
id|buf
op_increment
)paren
(brace
id|st-&gt;dcd_shreg
op_lshift_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
l_int|0x3333
suffix:semicolon
id|curbit
op_assign
(paren
op_star
id|buf
op_ge
l_int|0x80
)paren
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;last_sample
op_xor
id|curbit
)paren
(brace
id|st-&gt;dcd_shreg
op_or_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
id|pll_corr
(braket
id|st-&gt;bit_pll
OL
l_int|0x9999
)braket
suffix:semicolon
id|st-&gt;dcd_sum0
op_add_assign
l_int|16
op_star
id|hweight8
c_func
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x0c
)paren
op_minus
id|hweight8
c_func
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x70
)paren
suffix:semicolon
)brace
id|st-&gt;last_sample
op_assign
id|curbit
suffix:semicolon
id|hdlcdrv_channelbit
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;last_sample
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
op_decrement
id|st-&gt;dcd_time
)paren
op_le
l_int|0
)paren
(brace
id|hdlcdrv_setdcd
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
(paren
id|st-&gt;dcd_sum0
op_plus
id|st-&gt;dcd_sum1
op_plus
id|st-&gt;dcd_sum2
)paren
OL
l_int|0
)paren
suffix:semicolon
id|st-&gt;dcd_sum2
op_assign
id|st-&gt;dcd_sum1
suffix:semicolon
id|st-&gt;dcd_sum1
op_assign
id|st-&gt;dcd_sum0
suffix:semicolon
id|st-&gt;dcd_sum0
op_assign
l_int|2
suffix:semicolon
multiline_comment|/* slight bias */
id|st-&gt;dcd_time
op_assign
l_int|240
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;bit_pll
op_ge
l_int|0x10000
)paren
(brace
id|st-&gt;bit_pll
op_and_assign
l_int|0xffff
suffix:semicolon
id|st-&gt;descram
op_assign
(paren
id|st-&gt;descram
op_lshift
l_int|1
)paren
op_or
id|curbit
suffix:semicolon
id|descx
op_assign
id|st-&gt;descram
op_xor
(paren
id|st-&gt;descram
op_rshift
l_int|1
)paren
suffix:semicolon
id|descx
op_xor_assign
(paren
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH1
)paren
op_xor
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH2
)paren
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
id|st-&gt;shreg
op_or_assign
(paren
op_logical_neg
(paren
id|descx
op_amp
l_int|1
)paren
)paren
op_lshift
l_int|16
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
(brace
id|hdlcdrv_putbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;shreg
op_rshift
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_assign
l_int|0x10000
suffix:semicolon
)brace
id|diag_trigger
c_func
(paren
id|sm
)paren
suffix:semicolon
)brace
id|diag_add_one
c_func
(paren
id|sm
comma
(paren
(paren
r_int
)paren
(paren
op_star
id|buf
op_minus
l_int|0x80
)paren
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|demodulator_9600_5_s16
r_static
r_void
id|demodulator_9600_5_s16
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
comma
r_const
r_int
op_star
id|buf
comma
r_int
r_int
id|buflen
)paren
(brace
r_struct
id|demod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|demod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;d
)paren
suffix:semicolon
r_static
r_const
r_int
id|pll_corr
(braket
l_int|2
)braket
op_assign
(brace
op_minus
l_int|0x1000
comma
l_int|0x1000
)brace
suffix:semicolon
r_int
r_char
id|curbit
suffix:semicolon
r_int
r_int
id|descx
suffix:semicolon
r_for
c_loop
(paren
suffix:semicolon
id|buflen
OG
l_int|0
suffix:semicolon
id|buflen
op_decrement
comma
id|buf
op_increment
)paren
(brace
id|st-&gt;dcd_shreg
op_lshift_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
l_int|0x3333
suffix:semicolon
id|curbit
op_assign
(paren
op_star
id|buf
op_ge
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;last_sample
op_xor
id|curbit
)paren
(brace
id|st-&gt;dcd_shreg
op_or_assign
l_int|1
suffix:semicolon
id|st-&gt;bit_pll
op_add_assign
id|pll_corr
(braket
id|st-&gt;bit_pll
OL
l_int|0x9999
)braket
suffix:semicolon
id|st-&gt;dcd_sum0
op_add_assign
l_int|16
op_star
id|hweight8
c_func
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x0c
)paren
op_minus
id|hweight8
c_func
(paren
id|st-&gt;dcd_shreg
op_amp
l_int|0x70
)paren
suffix:semicolon
)brace
id|st-&gt;last_sample
op_assign
id|curbit
suffix:semicolon
id|hdlcdrv_channelbit
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;last_sample
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
op_decrement
id|st-&gt;dcd_time
)paren
op_le
l_int|0
)paren
(brace
id|hdlcdrv_setdcd
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
(paren
id|st-&gt;dcd_sum0
op_plus
id|st-&gt;dcd_sum1
op_plus
id|st-&gt;dcd_sum2
)paren
OL
l_int|0
)paren
suffix:semicolon
id|st-&gt;dcd_sum2
op_assign
id|st-&gt;dcd_sum1
suffix:semicolon
id|st-&gt;dcd_sum1
op_assign
id|st-&gt;dcd_sum0
suffix:semicolon
id|st-&gt;dcd_sum0
op_assign
l_int|2
suffix:semicolon
multiline_comment|/* slight bias */
id|st-&gt;dcd_time
op_assign
l_int|240
suffix:semicolon
)brace
r_if
c_cond
(paren
id|st-&gt;bit_pll
op_ge
l_int|0x10000
)paren
(brace
id|st-&gt;bit_pll
op_and_assign
l_int|0xffff
suffix:semicolon
id|st-&gt;descram
op_assign
(paren
id|st-&gt;descram
op_lshift
l_int|1
)paren
op_or
id|curbit
suffix:semicolon
id|descx
op_assign
id|st-&gt;descram
op_xor
(paren
id|st-&gt;descram
op_rshift
l_int|1
)paren
suffix:semicolon
id|descx
op_xor_assign
(paren
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH1
)paren
op_xor
(paren
id|descx
op_rshift
id|DESCRAM_TAPSH2
)paren
)paren
suffix:semicolon
id|st-&gt;shreg
op_rshift_assign
l_int|1
suffix:semicolon
id|st-&gt;shreg
op_or_assign
(paren
op_logical_neg
(paren
id|descx
op_amp
l_int|1
)paren
)paren
op_lshift
l_int|16
suffix:semicolon
r_if
c_cond
(paren
id|st-&gt;shreg
op_amp
l_int|1
)paren
(brace
id|hdlcdrv_putbits
c_func
(paren
op_amp
id|sm-&gt;hdrv
comma
id|st-&gt;shreg
op_rshift
l_int|1
)paren
suffix:semicolon
id|st-&gt;shreg
op_assign
l_int|0x10000
suffix:semicolon
)brace
id|diag_trigger
c_func
(paren
id|sm
)paren
suffix:semicolon
)brace
id|diag_add_one
c_func
(paren
id|sm
comma
op_star
id|buf
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|function|demod_init_9600
r_static
r_void
id|demod_init_9600
c_func
(paren
r_struct
id|sm_state
op_star
id|sm
)paren
(brace
r_struct
id|demod_state_fsk96
op_star
id|st
op_assign
(paren
r_struct
id|demod_state_fsk96
op_star
)paren
(paren
op_amp
id|sm-&gt;d
)paren
suffix:semicolon
id|st-&gt;dcd_time
op_assign
l_int|240
suffix:semicolon
id|st-&gt;dcd_sum0
op_assign
l_int|2
suffix:semicolon
)brace
multiline_comment|/* --------------------------------------------------------------------- */
DECL|variable|sm_fsk9600_4_tx
r_const
r_struct
id|modem_tx_info
id|sm_fsk9600_4_tx
op_assign
(brace
l_string|&quot;fsk9600&quot;
comma
r_sizeof
(paren
r_struct
id|mod_state_fsk96
)paren
comma
l_int|38400
comma
l_int|9600
comma
id|modulator_9600_4_u8
comma
id|modulator_9600_4_s16
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|sm_fsk9600_4_rx
r_const
r_struct
id|modem_rx_info
id|sm_fsk9600_4_rx
op_assign
(brace
l_string|&quot;fsk9600&quot;
comma
r_sizeof
(paren
r_struct
id|demod_state_fsk96
)paren
comma
l_int|38400
comma
l_int|9600
comma
l_int|1
comma
l_int|4
comma
id|demodulator_9600_4_u8
comma
id|demodulator_9600_4_s16
comma
id|demod_init_9600
)brace
suffix:semicolon
multiline_comment|/* --------------------------------------------------------------------- */
DECL|variable|sm_fsk9600_5_tx
r_const
r_struct
id|modem_tx_info
id|sm_fsk9600_5_tx
op_assign
(brace
l_string|&quot;fsk9600&quot;
comma
r_sizeof
(paren
r_struct
id|mod_state_fsk96
)paren
comma
l_int|48000
comma
l_int|9600
comma
id|modulator_9600_5_u8
comma
id|modulator_9600_5_s16
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|sm_fsk9600_5_rx
r_const
r_struct
id|modem_rx_info
id|sm_fsk9600_5_rx
op_assign
(brace
l_string|&quot;fsk9600&quot;
comma
r_sizeof
(paren
r_struct
id|demod_state_fsk96
)paren
comma
l_int|48000
comma
l_int|9600
comma
l_int|1
comma
l_int|5
comma
id|demodulator_9600_5_u8
comma
id|demodulator_9600_5_s16
comma
id|demod_init_9600
)brace
suffix:semicolon
multiline_comment|/* --------------------------------------------------------------------- */
eof
