#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu May 30 10:54:55 2019
# Process ID: 10208
# Log file: E:/ISE/Term_PC/CPU_R_I/planAhead_run_2/planAhead.log
# Journal file: E:/ISE/Term_PC/CPU_R_I/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/ISE/Term_PC/CPU_R_I/pa.fromNetlist.tcl
# create_project -name CPU_R_I -dir "E:/ISE/Term_PC/CPU_R_I/planAhead_run_2" -part xc7a100tfgg484-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/ISE/Term_PC/CPU_R_I/CPU_R_I.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/ISE/Term_PC/CPU_R_I} {ipcore_dir} }
# add_files [list {ipcore_dir/RAM_A.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RAM_B.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "CPU_R_I.ucf" [current_fileset -constrset]
Adding file 'E:/ISE/Term_PC/CPU_R_I/CPU_R_I.ucf' to fileset 'constrs_1'
# add_files [list {CPU_R_I.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tfgg484-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CPU_R_I.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU_R_I.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CPU_R_I.edif ...
ngc2edif: Total memory usage is 87340 kilobytes

Parsing EDIF File [./planAhead_run_2/CPU_R_I.data/cache/CPU_R_I_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/CPU_R_I.data/cache/CPU_R_I_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_A.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_A.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_A.edif ...
ngc2edif: Total memory usage is 83820 kilobytes

Reading core file 'E:/ISE/Term_PC/CPU_R_I/ipcore_dir/RAM_A.ngc' for (cell view 'RAM_A', library 'CPU_R_I_lib', file 'CPU_R_I.ngc')
Parsing EDIF File [./planAhead_run_2/CPU_R_I.data/cache/RAM_A_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/CPU_R_I.data/cache/RAM_A_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_B.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_B.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_B.edif ...
ngc2edif: Total memory usage is 83820 kilobytes

Reading core file 'E:/ISE/Term_PC/CPU_R_I/ipcore_dir/RAM_B.ngc' for (cell view 'RAM_B', library 'CPU_R_I_lib', file 'CPU_R_I.ngc')
Parsing EDIF File [./planAhead_run_2/CPU_R_I.data/cache/RAM_B_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/CPU_R_I.data/cache/RAM_B_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'CPU_R_I' is not ideal for floorplanning, since the cellview 'CPU_R_I' defined in file 'CPU_R_I.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/ISE/Term_PC/CPU_R_I/ipcore_dir/RAM_A.ncf]
Finished Parsing UCF File [E:/ISE/Term_PC/CPU_R_I/ipcore_dir/RAM_A.ncf]
Parsing UCF File [E:/ISE/Term_PC/CPU_R_I/ipcore_dir/RAM_B.ncf]
Finished Parsing UCF File [E:/ISE/Term_PC/CPU_R_I/ipcore_dir/RAM_B.ncf]
Parsing UCF File [E:/ISE/Term_PC/CPU_R_I/CPU_R_I.ucf]
Finished Parsing UCF File [E:/ISE/Term_PC/CPU_R_I/CPU_R_I.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 32 instances
  FDP => FDPE: 32 instances
  FDR => FDRE: 6 instances
  LD => LDCE: 5 instances
  LDC => LDCE: 34 instances
  LDP => LDPE: 2 instances

Phase 0 | Netlist Checksum: f82133e9
link_design: Time (s): elapsed = 00:00:39 . Memory (MB): peak = 742.371 ; gain = 324.492
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/ISE/Term_PC/CPU_R_I\planAhead_pid10208.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu May 30 10:56:20 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
