sim	param_estimate	lower	upper
extant_misspec_numloc_sim2	0.003811837	0.002710386	0.004964058
extant_misspec_numloc_sim11	0.003874563	0.003226804	0.004545056
extant_misspec_numloc_sim13	0.003483172	0.002430673	0.004512652
extant_misspec_numloc_sim18	0.003022782	0.002274779	0.003845264
extant_misspec_numloc_sim19	0.0003212709	0.0001001108	0.0006424485
extant_misspec_numloc_sim23	0.003765269	0.002401839	0.004998883
extant_misspec_numloc_sim24	0.003234641	0.002627725	0.004096959
extant_misspec_numloc_sim26	0.0002386769	0.0001116032	0.0003710143
extant_misspec_numloc_sim34	0.002424361	0.002001795	0.002921878
extant_misspec_numloc_sim35	0.0006510539	0.0001163492	0.001282076
extant_misspec_numloc_sim36	0.003629615	0.002779977	0.004605714
extant_misspec_numloc_sim37	0.00227429	0.0008243334	0.004541492
extant_misspec_numloc_sim38	0.002153107	0.001782656	0.002525137
extant_misspec_numloc_sim41	0.003684553	0.003036798	0.004504758
extant_misspec_numloc_sim44	0.003501385	0.002272154	0.00481133
extant_misspec_numloc_sim46	0.0006422879	0.0001189783	0.001342635
extant_misspec_numloc_sim56	0.002374743	0.001834793	0.002961096
extant_misspec_numloc_sim58	0.001147138	0.0003370871	0.002257442
extant_misspec_numloc_sim59	0.002518105	0.00185422	0.003178727
extant_misspec_numloc_sim61	0.002672917	0.001120867	0.004423267
extant_misspec_numloc_sim62	0.001899015	0.001039461	0.002906154
extant_misspec_numloc_sim65	0.0004403132	0.0001009419	0.00115286
extant_misspec_numloc_sim69	0.002973018	0.001778612	0.0043015
extant_misspec_numloc_sim72	0.004119402	0.003040837	0.004999697
extant_misspec_numloc_sim73	0.0004922933	0.0003296907	0.0006529073
extant_misspec_numloc_sim76	0.001166777	0.0006929148	0.001634327
extant_misspec_numloc_sim79	0.002912075	0.001693645	0.004014645
extant_misspec_numloc_sim80	0.001820698	0.000432696	0.003573416
extant_misspec_numloc_sim83	0.001327846	0.0003589097	0.002226057
extant_misspec_numloc_sim86	0.001261542	0.0006844501	0.001802963
extant_misspec_numloc_sim87	0.0007372732	0.0005122017	0.001006081
extant_misspec_numloc_sim94	0.001520356	0.0009481495	0.002043294
extant_misspec_numloc_sim96	0.001838255	0.0007003688	0.00293475
extant_misspec_numloc_sim100	0.002448363	0.001443868	0.003610885
extant_misspec_numloc_sim106	0.0007730552	0.0001006572	0.001613671
extant_misspec_numloc_sim114	0.003153144	0.002069746	0.004521674
extant_misspec_numloc_sim118	0.001231581	0.000921016	0.001537576
extant_misspec_numloc_sim119	0.001387077	0.000926714	0.001869852
extant_misspec_numloc_sim122	0.003524849	0.002097964	0.004998584
extant_misspec_numloc_sim123	0.001643109	0.0007410893	0.002495601
extant_misspec_numloc_sim124	0.002590977	0.002124375	0.003034957
extant_misspec_numloc_sim127	0.0007780515	0.0001267148	0.001558183
extant_misspec_numloc_sim129	0.003198767	0.001894321	0.00470489
extant_misspec_numloc_sim130	0.001767335	0.0007027656	0.003017972
extant_misspec_numloc_sim135	0.0002836341	0.000100838	0.000549455
extant_misspec_numloc_sim144	0.0003239987	0.0001918268	0.000481479
extant_misspec_numloc_sim146	0.002078933	0.001129063	0.003036788
extant_misspec_numloc_sim148	0.003467542	0.002808894	0.004007095
extant_misspec_numloc_sim157	0.003612623	0.002722099	0.004686797
extant_misspec_numloc_sim161	0.001328146	0.0002060119	0.002809705
extant_misspec_numloc_sim162	0.002283854	0.001341901	0.003625579
extant_misspec_numloc_sim164	0.001719968	0.001100544	0.002343022
extant_misspec_numloc_sim168	0.002064756	0.00149223	0.00257458
extant_misspec_numloc_sim172	0.001982211	0.00159472	0.002390275
extant_misspec_numloc_sim176	0.002650958	0.002124759	0.003244475
extant_misspec_numloc_sim178	0.003493057	0.002206235	0.004591229
extant_misspec_numloc_sim184	0.00243846	0.002072387	0.002852537
extant_misspec_numloc_sim185	0.002572649	0.001616696	0.003557832
extant_misspec_numloc_sim186	0.001565654	0.0004889772	0.002643551
extant_misspec_numloc_sim193	0.003053602	0.001912927	0.004468749
extant_misspec_numloc_sim196	0.001925521	0.001310543	0.002584417
extant_misspec_numloc_sim201	0.004433464	0.003689567	0.004997423
extant_misspec_numloc_sim203	0.004152553	0.0029502	0.004995467
extant_misspec_numloc_sim205	0.003865841	0.003258883	0.004613185
extant_misspec_numloc_sim209	0.003935578	0.003322428	0.004547831
extant_misspec_numloc_sim210	0.001925391	0.001223408	0.002735831
extant_misspec_numloc_sim213	0.001286727	0.001020899	0.00156971
extant_misspec_numloc_sim214	0.0008277792	0.0005811577	0.001098424
extant_misspec_numloc_sim216	0.001547252	0.001252031	0.001885768
extant_misspec_numloc_sim223	0.0005648889	0.0001728526	0.001054986
extant_misspec_numloc_sim225	0.002469577	0.00165595	0.003115827
extant_misspec_numloc_sim226	0.000878958	0.0006487714	0.001107657
extant_misspec_numloc_sim227	0.0003457467	0.0001001827	0.0008339125
extant_misspec_numloc_sim231	0.004173767	0.003561254	0.004836636
extant_misspec_numloc_sim240	0.001430895	0.0002393476	0.002834014
extant_misspec_numloc_sim242	0.0004819826	0.0001002829	0.001118859
extant_misspec_numloc_sim245	0.003287055	0.002641009	0.003976129
extant_misspec_numloc_sim252	0.0008599495	0.0001919977	0.001721765
extant_misspec_numloc_sim253	0.002967639	0.001868152	0.004299296
extant_misspec_numloc_sim258	0.003947236	0.003384857	0.004594429
extant_misspec_numloc_sim260	0.003635699	0.00227175	0.004971729
extant_misspec_numloc_sim261	0.002121376	0.001649512	0.002488111
extant_misspec_numloc_sim271	0.001074061	0.0002769622	0.001996784
extant_misspec_numloc_sim272	0.003996923	0.003018927	0.004978161
extant_misspec_numloc_sim279	0.003286113	0.00270109	0.003821599
extant_misspec_numloc_sim282	0.00407939	0.002915142	0.00499844
extant_misspec_numloc_sim286	0.003534583	0.003055711	0.004116691
extant_misspec_numloc_sim287	0.001627857	0.001024265	0.002478157
extant_misspec_numloc_sim289	0.001234484	0.0007807987	0.001669018
extant_misspec_numloc_sim290	0.002520305	0.001093973	0.004113357
extant_misspec_numloc_sim291	0.001179974	0.0001001553	0.002613177
extant_misspec_numloc_sim293	0.003300883	0.002503942	0.004077087
extant_misspec_numloc_sim300	0.0008886791	0.0004754831	0.001354783
extant_misspec_numloc_sim310	0.0006326569	0.0003659281	0.0009243097
extant_misspec_numloc_sim311	0.00220978	0.001198682	0.003300866
extant_misspec_numloc_sim318	0.003089216	0.002212322	0.003968087
extant_misspec_numloc_sim319	0.003146077	0.002590404	0.003672745
extant_misspec_numloc_sim320	0.001369879	0.0001395021	0.002784624
extant_misspec_numloc_sim321	0.004337878	0.003571691	0.004999613
extant_misspec_numloc_sim328	0.002652183	0.002175684	0.003128401
extant_misspec_numloc_sim333	0.0006253978	0.0001980354	0.001047036
extant_misspec_numloc_sim335	0.002755545	0.001459492	0.00412799
extant_misspec_numloc_sim340	0.0005175331	0.0002913546	0.0007371124
extant_misspec_numloc_sim341	0.002549913	0.002058181	0.002968252
extant_misspec_numloc_sim343	0.001575467	0.0006921807	0.002438857
extant_misspec_numloc_sim348	0.002636631	0.001363653	0.004186564
extant_misspec_numloc_sim353	0.001694229	0.001314388	0.002049868
extant_misspec_numloc_sim357	0.003998647	0.003105385	0.004987464
extant_misspec_numloc_sim358	0.001883641	0.00087408	0.00311593
extant_misspec_numloc_sim365	0.003587822	0.002731753	0.004257339
extant_misspec_numloc_sim366	0.00166658	0.0009529946	0.002455183
extant_misspec_numloc_sim368	0.00410593	0.00319438	0.004992203
extant_misspec_numloc_sim375	0.0006820267	0.0002448833	0.001219387
extant_misspec_numloc_sim376	0.002720876	0.001678989	0.003746302
extant_misspec_numloc_sim380	0.00352803	0.002625486	0.004671806
extant_misspec_numloc_sim381	0.003365737	0.002108481	0.004980663
extant_misspec_numloc_sim383	0.001146319	0.00079562	0.001514539
extant_misspec_numloc_sim387	0.001373974	0.0006304105	0.002286417
extant_misspec_numloc_sim390	0.001838948	0.00154002	0.002166429
