

================================================================
== Vivado HLS Report for 'MotorCtrl_pwmThread'
================================================================
* Date:           Thu May 21 19:42:25 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        MotorControl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      3.91|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    1|    1|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_4 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !82

ST_1: stg_5 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !86

ST_1: stg_6 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmR), !map !90

ST_1: stg_7 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmL), !map !94

ST_1: stg_8 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Direction), !map !98

ST_1: stg_9 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN1), !map !102

ST_1: stg_10 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN2), !map !106

ST_1: stg_11 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR1), !map !110

ST_1: stg_12 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR2), !map !114

ST_1: stg_13 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %MotorCtrl_pwmCount_V), !map !118

ST_1: stg_14 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %MotorCtrl_dividerCount_V), !map !122

ST_1: stg_15 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %MotorCtrl_DIR), !map !126

ST_1: stg_16 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %MotorCtrl_pwmClock_V), !map !130

ST_1: stg_17 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_18 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_19 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [14 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i10* %pwmR) nounwind

ST_1: stg_20 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [14 x i8]* @p_str4, [5 x i8]* @p_str6, i32 0, i32 0, i10* %pwmL) nounwind

ST_1: stg_21 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str7, i32 0, i32 0, i1* %Direction) nounwind

ST_1: stg_22 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str8, i32 0, i32 0, i1* %EN1) nounwind

ST_1: stg_23 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str9, i32 0, i32 0, i1* %EN2) nounwind

ST_1: stg_24 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str10, i32 0, i32 0, i1* %DIR1) nounwind

ST_1: stg_25 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:21  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str11, i32 0, i32 0, i1* %DIR2) nounwind

ST_1: stg_26 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:22  call void (...)* @_ssdm_op_SpecProcessDef([10 x i8]* @p_str, i32 2, [10 x i8]* @p_str12) nounwind

ST_1: tmp_1 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:23  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str13)

ST_1: stg_28 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:24  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str14) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:25  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: stg_30 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmR, [1 x i8]* @p_str14, [10 x i8]* @p_str20, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str21)

ST_1: stg_31 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:27  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmL, [1 x i8]* @p_str14, [10 x i8]* @p_str20, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str21)

ST_1: stg_32 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:28  call void (...)* @_ssdm_op_SpecIFCore(i1* %Direction, [1 x i8]* @p_str14, [10 x i8]* @p_str20, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str21)

ST_1: empty [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:29  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:30  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str13, i32 %tmp_1)


 <State 2>: 0.00ns
ST_2: stg_35 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:31  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: stg_36 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:32  br label %0


 <State 3>: 3.91ns
ST_3: MotorCtrl_pwmClock_V_read [1/1] 0.00ns
:0  %MotorCtrl_pwmClock_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %MotorCtrl_pwmClock_V)

ST_3: stg_38 [1/1] 0.00ns
:1  br i1 %MotorCtrl_pwmClock_V_read, label %1, label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_3: MotorCtrl_pwmCount_V_read [1/1] 0.00ns
:0  %MotorCtrl_pwmCount_V_read = call i10 @_ssdm_op_Read.ap_auto.i10P(i10* %MotorCtrl_pwmCount_V)

ST_3: MotorCtrl_pwmCount_V_assign [1/1] 1.84ns
:1  %MotorCtrl_pwmCount_V_assign = add i10 %MotorCtrl_pwmCount_V_read, 1

ST_3: stg_41 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i10P(i10* %MotorCtrl_pwmCount_V, i10 %MotorCtrl_pwmCount_V_assign)

ST_3: tmp [1/1] 0.00ns
:3  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %Direction)

ST_3: stg_43 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_auto.i1P(i1* %MotorCtrl_DIR, i1 %tmp)

ST_3: stg_44 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %DIR1, i1 %tmp)

ST_3: stg_45 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %DIR2, i1 %tmp)

ST_3: val_V [1/1] 0.00ns
:7  %val_V = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %pwmR)

ST_3: tmp_2 [1/1] 2.07ns
:8  %tmp_2 = icmp ult i10 %MotorCtrl_pwmCount_V_assign, %val_V

ST_3: stg_48 [1/1] 0.00ns
:9  br i1 %tmp_2, label %2, label %3

ST_3: stg_49 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN1, i1 false)

ST_3: stg_50 [1/1] 0.00ns
:1  br label %4

ST_3: stg_51 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN1, i1 true)

ST_3: stg_52 [1/1] 0.00ns
:1  br label %4

ST_3: val_V_1 [1/1] 0.00ns
:0  %val_V_1 = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %pwmL)

ST_3: tmp_3 [1/1] 2.07ns
:1  %tmp_3 = icmp ult i10 %MotorCtrl_pwmCount_V_assign, %val_V_1

ST_3: stg_55 [1/1] 0.00ns
:2  br i1 %tmp_3, label %5, label %6

ST_3: stg_56 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN2, i1 false)

ST_3: stg_57 [1/1] 0.00ns
:1  br label %7

ST_3: stg_58 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN2, i1 true)

ST_3: stg_59 [1/1] 0.00ns
:1  br label %7

ST_3: stg_60 [1/1] 0.00ns
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_3: stg_61 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_62 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x9cb14a3dd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x9cb14a3830; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwmR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9cb14a3d40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwmL]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9cb14a4910; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Direction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9cb14a4250; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x9cb14a3e60; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ EN2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x9cb14a39e0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DIR1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x9cb14a47f0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DIR2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x9cb14a3a70; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ MotorCtrl_pwmCount_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x9cb14a4880; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ MotorCtrl_dividerCount_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x9cb14a40a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MotorCtrl_DIR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x9cb14a4a30; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ MotorCtrl_pwmClock_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x9cb2a80710; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4                       (specbitsmap    ) [ 0000]
stg_5                       (specbitsmap    ) [ 0000]
stg_6                       (specbitsmap    ) [ 0000]
stg_7                       (specbitsmap    ) [ 0000]
stg_8                       (specbitsmap    ) [ 0000]
stg_9                       (specbitsmap    ) [ 0000]
stg_10                      (specbitsmap    ) [ 0000]
stg_11                      (specbitsmap    ) [ 0000]
stg_12                      (specbitsmap    ) [ 0000]
stg_13                      (specbitsmap    ) [ 0000]
stg_14                      (specbitsmap    ) [ 0000]
stg_15                      (specbitsmap    ) [ 0000]
stg_16                      (specbitsmap    ) [ 0000]
stg_17                      (specport       ) [ 0000]
stg_18                      (specport       ) [ 0000]
stg_19                      (specport       ) [ 0000]
stg_20                      (specport       ) [ 0000]
stg_21                      (specport       ) [ 0000]
stg_22                      (specport       ) [ 0000]
stg_23                      (specport       ) [ 0000]
stg_24                      (specport       ) [ 0000]
stg_25                      (specport       ) [ 0000]
stg_26                      (specprocessdef ) [ 0000]
tmp_1                       (specregionbegin) [ 0000]
stg_28                      (specprotocol   ) [ 0000]
p_ssdm_reset_v              (specstatebegin ) [ 0000]
stg_30                      (specifcore     ) [ 0000]
stg_31                      (specifcore     ) [ 0000]
stg_32                      (specifcore     ) [ 0000]
empty                       (specstateend   ) [ 0000]
empty_2                     (specregionend  ) [ 0000]
stg_35                      (wait           ) [ 0000]
stg_36                      (br             ) [ 0000]
MotorCtrl_pwmClock_V_read   (read           ) [ 0001]
stg_38                      (br             ) [ 0000]
MotorCtrl_pwmCount_V_read   (read           ) [ 0000]
MotorCtrl_pwmCount_V_assign (add            ) [ 0000]
stg_41                      (write          ) [ 0000]
tmp                         (read           ) [ 0000]
stg_43                      (write          ) [ 0000]
stg_44                      (write          ) [ 0000]
stg_45                      (write          ) [ 0000]
val_V                       (read           ) [ 0000]
tmp_2                       (icmp           ) [ 0001]
stg_48                      (br             ) [ 0000]
stg_49                      (write          ) [ 0000]
stg_50                      (br             ) [ 0000]
stg_51                      (write          ) [ 0000]
stg_52                      (br             ) [ 0000]
val_V_1                     (read           ) [ 0000]
tmp_3                       (icmp           ) [ 0001]
stg_55                      (br             ) [ 0000]
stg_56                      (write          ) [ 0000]
stg_57                      (br             ) [ 0000]
stg_58                      (write          ) [ 0000]
stg_59                      (br             ) [ 0000]
stg_60                      (br             ) [ 0000]
stg_61                      (wait           ) [ 0000]
stg_62                      (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pwmR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwmR"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pwmL">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwmL"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Direction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Direction"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="EN2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DIR1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIR1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DIR2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIR2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MotorCtrl_pwmCount_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_pwmCount_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MotorCtrl_dividerCount_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_dividerCount_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MotorCtrl_DIR">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_DIR"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MotorCtrl_pwmClock_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_pwmClock_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="MotorCtrl_pwmClock_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MotorCtrl_pwmClock_V_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="MotorCtrl_pwmCount_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MotorCtrl_pwmCount_V_read/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="stg_41_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_41/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="stg_43_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_43/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="stg_44_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_44/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_45_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_45/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="val_V_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_49/3 stg_51/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="val_V_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/3 stg_58/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="MotorCtrl_pwmCount_V_assign_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="MotorCtrl_pwmCount_V_assign/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="88" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="90" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="94" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="96" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="98" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="127" pin="2"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="100" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="127" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="100" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="127" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="102" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="100" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="104" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="106" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="104" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="106" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="192"><net_src comp="114" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="92" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="157" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="188" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="172" pin="2"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: EN1 | {3 }
	Port: EN2 | {3 }
	Port: DIR1 | {3 }
	Port: DIR2 | {3 }
	Port: MotorCtrl_pwmCount_V | {3 }
	Port: MotorCtrl_DIR | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_2 : 1
	State 2
	State 3
		stg_41 : 1
		tmp_2 : 1
		stg_48 : 2
		tmp_3 : 1
		stg_55 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   icmp   |              tmp_2_fu_195             |    0    |    11   |
|          |              tmp_3_fu_201             |    0    |    11   |
|----------|---------------------------------------|---------|---------|
|    add   |   MotorCtrl_pwmCount_V_assign_fu_188  |    0    |    10   |
|----------|---------------------------------------|---------|---------|
|          | MotorCtrl_pwmClock_V_read_read_fu_108 |    0    |    0    |
|          | MotorCtrl_pwmCount_V_read_read_fu_114 |    0    |    0    |
|   read   |            tmp_read_fu_127            |    0    |    0    |
|          |           val_V_read_fu_157           |    0    |    0    |
|          |          val_V_1_read_fu_172          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |          stg_41_write_fu_120          |    0    |    0    |
|          |          stg_43_write_fu_133          |    0    |    0    |
|   write  |          stg_44_write_fu_141          |    0    |    0    |
|          |          stg_45_write_fu_149          |    0    |    0    |
|          |            grp_write_fu_163           |    0    |    0    |
|          |            grp_write_fu_178           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    32   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_163 |  p2  |   2  |   1  |    2   |
| grp_write_fu_178 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    4   ||  3.142  |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |    0   |   32   |
+-----------+--------+--------+--------+
