
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 5.20

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.49 source latency credit_count[4]$_DFFE_PN1P_/CLK ^
  -0.48 target latency mem[0][7]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.13    0.92    1.12 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.13    0.00    1.12 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.17    0.32    0.27    1.39 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    1.39 ^ credit_count[4]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.13    0.08    0.18    0.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00    0.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.49   clock reconvergence pessimism
                          0.06    0.55   library removal time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: data_in[2] (input port clocked by core_clock)
Endpoint: mem[8][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.04    0.00    0.00    0.20 v data_in[2] (in)
                                         data_in[2] (net)
                  0.00    0.00    0.20 v input4/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.32    0.19    0.20    0.40 v input4/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net5 (net)
                  0.19    0.00    0.40 v _868_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    0.63 v _868_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _132_ (net)
                  0.07    0.00    0.63 v mem[8][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.31 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.10    0.07    0.18    0.49 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.49 ^ mem[8][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.49   clock reconvergence pessimism
                          0.08    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_ptr[2]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.13    0.92    1.12 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.13    0.00    1.12 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.17    0.32    0.27    1.39 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    1.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.24    0.24    0.24    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    1.63 ^ write_ptr[2]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01   10.31 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.11    0.07    0.18   10.49 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.49 ^ write_ptr[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.49   clock reconvergence pessimism
                          0.10   10.59   library recovery time
                                 10.59   data required time
-----------------------------------------------------------------------------
                                 10.59   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.18    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.49 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.08    0.30    0.58    1.07 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.30    0.00    1.07 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.22    0.17    1.24 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.22    0.00    1.24 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    1.48 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.00    1.49 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.26    0.46    1.95 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.26    0.00    1.95 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.17    0.35    2.29 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.17    0.00    2.29 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.23    0.19    2.48 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.23    0.00    2.48 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.29    0.31    2.80 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.29    0.00    2.80 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.12    0.13    0.21    3.01 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.13    0.00    3.01 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.07    0.30    0.37    3.38 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.30    0.00    3.38 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.08    0.31    0.36    3.74 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.31    0.00    3.74 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.15    0.38    4.12 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.15    0.00    4.12 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.17    4.29 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.23    0.00    4.29 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    4.39 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.14    0.00    4.39 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.22    4.62 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.09    0.00    4.62 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.08    0.20    4.82 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.08    0.00    4.82 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.31    5.13 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.07    0.00    5.13 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  5.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01   10.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.13    0.08    0.18   10.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.16   10.33   library setup time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  5.20   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: write_ptr[2]$_DFFE_PN0N_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.13    0.92    1.12 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.13    0.00    1.12 ^ input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.17    0.32    0.27    1.39 ^ input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.32    0.00    1.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    15    0.24    0.24    0.24    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.00    1.63 ^ write_ptr[2]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01   10.31 ^ clkbuf_4_8_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.11    0.07    0.18   10.49 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.49 ^ write_ptr[2]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.49   clock reconvergence pessimism
                          0.10   10.59   library recovery time
                                 10.59   data required time
-----------------------------------------------------------------------------
                                 10.59   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01    0.30 ^ clkbuf_4_12_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.18    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.49 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.08    0.30    0.58    1.07 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         read_ptr[2] (net)
                  0.30    0.00    1.07 ^ _495_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     9    0.16    0.22    0.17    1.24 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _176_ (net)
                  0.22    0.00    1.24 v _496_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.24    1.48 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _431_ (net)
                  0.18    0.00    1.49 v _908_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.26    0.46    1.95 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _433_ (net)
                  0.26    0.00    1.95 ^ _476_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.06    0.17    0.35    2.29 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         net30 (net)
                  0.17    0.00    2.29 v _477_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.23    0.19    2.48 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _163_ (net)
                  0.23    0.00    2.48 ^ _482_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.07    0.29    0.31    2.80 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _167_ (net)
                  0.29    0.00    2.80 ^ _487_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.12    0.13    0.21    3.01 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _171_ (net)
                  0.13    0.00    3.01 ^ _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.07    0.30    0.37    3.38 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _436_ (net)
                  0.30    0.00    3.38 ^ _909_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.08    0.31    0.36    3.74 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _429_ (net)
                  0.31    0.00    3.74 ^ _922_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.15    0.38    4.12 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _463_ (net)
                  0.15    0.00    4.12 v _517_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.17    4.29 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _187_ (net)
                  0.23    0.00    4.29 ^ _519_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    4.39 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _189_ (net)
                  0.14    0.00    4.39 v _520_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.22    4.62 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _190_ (net)
                  0.09    0.00    4.62 v _521_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.08    0.20    4.82 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _191_ (net)
                  0.08    0.00    4.82 v _522_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.31    5.13 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _009_ (net)
                  0.07    0.00    5.13 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  5.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.38    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.99    0.37    0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.37    0.01   10.30 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.13    0.08    0.18   10.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00   10.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.49   clock reconvergence pessimism
                         -0.16   10.33   library setup time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  5.20   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.272246837615967

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8115

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2701253294944763

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9254

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: read_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.49 ^ clkbuf_4_12_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.49 ^ read_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    1.07 ^ read_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.17    1.24 v _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
   0.25    1.48 v _496_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.46    1.95 ^ _908_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.35    2.29 v _476_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.19    2.48 ^ _477_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.31    2.80 ^ _482_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    3.01 ^ _487_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.37    3.38 ^ _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.36    3.74 ^ _909_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.38    4.12 v _922_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.17    4.29 ^ _517_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.10    4.39 v _519_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.22    4.62 v _520_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.20    4.82 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.31    5.13 ^ _522_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    5.13 ^ credit_count[4]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           5.13   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.30   10.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   10.49 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.49 ^ credit_count[4]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00   10.49   clock reconvergence pessimism
  -0.16   10.33   library setup time
          10.33   data required time
---------------------------------------------------------
          10.33   data required time
          -5.13   data arrival time
---------------------------------------------------------
           5.20   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[0][7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.48 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ mem[0][7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    0.88 v mem[0][7]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.13    1.01 ^ _689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.06    1.07 v _706_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    1.07 v data_out[7]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.48 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ data_out[7]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.00    0.48   clock reconvergence pessimism
   0.09    0.57   library hold time
           0.57   data required time
---------------------------------------------------------
           0.57   data required time
          -1.07   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4885

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4900

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.1312

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
5.1966

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
101.274556

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.73e-02   9.18e-03   9.03e-08   3.65e-02  28.1%
Combinational          4.25e-02   2.40e-02   1.29e-07   6.65e-02  51.2%
Clock                  1.87e-02   8.12e-03   4.10e-07   2.68e-02  20.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.85e-02   4.13e-02   6.30e-07   1.30e-01 100.0%
                          68.2%      31.8%       0.0%
