{"Source Block": ["oh/elink/dv/elink_e16_model.v@1581:1591@HdlStmAssign", "   //# But the uncertainty mentioned above forces us to start from empty fifo\n   //# every time after wait indication is raised in order to ensure that \n   //# the number of available entries won't be reduced.            \n   //###############################################################################\n\n   assign stop_fifo_read = c0_fifo_full | c1_fifo_full | c2_fifo_full | c3_fifo_full;\n\n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       rxi_wait <= 1'b0;\n     else if(stop_fifo_read)\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1583:1599", "   //# the number of available entries won't be reduced.            \n   //###############################################################################\n\n   assign stop_fifo_read = c0_fifo_full | c1_fifo_full | c2_fifo_full | c3_fifo_full;\n\n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       rxi_wait <= 1'b0;\n     else if(stop_fifo_read)\n       rxi_wait <= 1'b1;\n     else if(fifo_empty)\n       rxi_wait <= 1'b0;\n\n   //##################################\n   //#   Input FIFO of the receiver\n   //##################################\n\n"]], "Diff Content": {"Delete": [[1586, "   assign stop_fifo_read = c0_fifo_full | c1_fifo_full | c2_fifo_full | c3_fifo_full;\n"]], "Add": []}}