DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "25.1"
appVersion "2013.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 183,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
uid 127,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 20,0
)
)
uid 147,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
suid 118,0
)
)
uid 5072,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 145,0
)
)
uid 5537,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
suid 147,0
)
)
uid 5666,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "noise_i"
t "std_logic"
o 5
suid 154,0
)
)
uid 6083,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 13
suid 155,0
)
)
uid 6228,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 12
suid 156,0
)
)
uid 6230,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 15
suid 158,0
)
)
uid 6342,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
suid 159,0
)
)
uid 6344,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 163,0
)
)
uid 6609,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "coml0_i"
t "std_logic"
o 2
suid 164,0
)
)
uid 6986,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 11
suid 167,0
)
)
uid 7030,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 14
suid 168,0
)
)
uid 7290,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
suid 170,0
)
)
uid 7488,0
)
*29 (LogPort
port (LogicalPort
m 2
decl (Decl
n "vm_pio"
t "std_logic_vector"
b "(20 DOWNTO 1)"
o 17
suid 182,0
)
)
uid 8677,0
)
*30 (LogPort
port (LogicalPort
m 2
decl (Decl
n "vm_nio"
t "std_logic_vector"
b "(20 DOWNTO 1)"
o 16
suid 183,0
)
)
uid 8679,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*31 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *32 (MRCItem
litem &1
pos 17
dimension 20
)
uid 68,0
optionalChildren [
*33 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*34 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*35 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*36 (MRCItem
litem &14
pos 0
dimension 20
uid 126,0
)
*37 (MRCItem
litem &15
pos 1
dimension 20
uid 146,0
)
*38 (MRCItem
litem &16
pos 2
dimension 20
uid 5071,0
)
*39 (MRCItem
litem &17
pos 3
dimension 20
uid 5536,0
)
*40 (MRCItem
litem &18
pos 4
dimension 20
uid 5665,0
)
*41 (MRCItem
litem &19
pos 7
dimension 20
uid 6082,0
)
*42 (MRCItem
litem &20
pos 8
dimension 20
uid 6227,0
)
*43 (MRCItem
litem &21
pos 9
dimension 20
uid 6229,0
)
*44 (MRCItem
litem &22
pos 10
dimension 20
uid 6341,0
)
*45 (MRCItem
litem &23
pos 11
dimension 20
uid 6343,0
)
*46 (MRCItem
litem &24
pos 13
dimension 20
uid 6608,0
)
*47 (MRCItem
litem &25
pos 14
dimension 20
uid 6985,0
)
*48 (MRCItem
litem &26
pos 15
dimension 20
uid 7029,0
)
*49 (MRCItem
litem &27
pos 12
dimension 20
uid 7289,0
)
*50 (MRCItem
litem &28
pos 16
dimension 20
uid 7487,0
)
*51 (MRCItem
litem &29
pos 5
dimension 20
uid 8676,0
)
*52 (MRCItem
litem &30
pos 6
dimension 20
uid 8678,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*53 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*54 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*55 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*56 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*57 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*58 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*59 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*60 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *61 (LEmptyRow
)
uid 82,0
optionalChildren [
*62 (RefLabelRowHdr
)
*63 (TitleRowHdr
)
*64 (FilterRowHdr
)
*65 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*66 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*67 (GroupColHdr
tm "GroupColHdrMgr"
)
*68 (NameColHdr
tm "GenericNameColHdrMgr"
)
*69 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*70 (InitColHdr
tm "GenericValueColHdrMgr"
)
*71 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*72 (EolColHdr
tm "GenericEolColHdrMgr"
)
*73 (LogGeneric
generic (GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
uid 6583,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*74 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *75 (MRCItem
litem &61
pos 1
dimension 20
)
uid 96,0
optionalChildren [
*76 (MRCItem
litem &62
pos 0
dimension 20
uid 97,0
)
*77 (MRCItem
litem &63
pos 1
dimension 23
uid 98,0
)
*78 (MRCItem
litem &64
pos 2
hidden 1
dimension 20
uid 99,0
)
*79 (MRCItem
litem &73
pos 0
dimension 20
uid 6584,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*80 (MRCItem
litem &65
pos 0
dimension 20
uid 101,0
)
*81 (MRCItem
litem &67
pos 1
dimension 50
uid 102,0
)
*82 (MRCItem
litem &68
pos 2
dimension 100
uid 103,0
)
*83 (MRCItem
litem &69
pos 3
dimension 100
uid 104,0
)
*84 (MRCItem
litem &70
pos 4
dimension 50
uid 105,0
)
*85 (MRCItem
litem &71
pos 5
dimension 50
uid 106,0
)
*86 (MRCItem
litem &72
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/dio_adaq_drv/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/dio_adaq_drv/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/dio_adaq_drv"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/dio_adaq_drv"
)
(vvPair
variable "date"
value "07/28/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "dio_adaq_drv"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/23/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "12:33:34"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "atlys"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../atlys/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../atlys/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../atlys/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../atlys/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "dio_adaq_drv"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/dio_adaq_drv/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/dio_adaq_drv/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:05:00"
)
(vvPair
variable "unit"
value "dio_adaq_drv"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*87 (SymbolBody
uid 8,0
optionalChildren [
*88 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,15625,16000,16375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "17000,15500,18000,16500"
st "clk"
blo "17000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 203,0
va (VaSet
)
xt "44000,2000,54100,3000"
st "clk            : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*89 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,16625,16000,17375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "17000,16500,18000,17500"
st "rst"
blo "17000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 253,0
va (VaSet
)
xt "44000,13000,54100,14000"
st "rst            : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 20,0
)
)
)
*90 (CptPort
uid 5073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,17625,16000,18375"
)
tg (CPTG
uid 5075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5076,0
va (VaSet
)
xt "17000,17500,21600,18500"
st "strobe40_i"
blo "17000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5077,0
va (VaSet
)
xt "44000,15000,55800,16000"
st "strobe40_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
suid 118,0
)
)
)
*91 (CptPort
uid 5538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,22625,16000,23375"
)
tg (CPTG
uid 5540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5541,0
va (VaSet
)
xt "17000,22500,23900,23500"
st "rawsigs_i : (15:0)"
blo "17000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5542,0
va (VaSet
)
xt "44000,10000,63700,11000"
st "rawsigs_i      : in     std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 145,0
)
)
)
*92 (CptPort
uid 5671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,25625,16000,26375"
)
tg (CPTG
uid 5673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5674,0
va (VaSet
)
xt "17000,25500,19200,26500"
st "l1r3_i"
blo "17000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5675,0
va (VaSet
)
xt "44000,8000,54700,9000"
st "l1r3_i         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
suid 147,0
)
)
)
*93 (CptPort
uid 6084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,26625,16000,27375"
)
tg (CPTG
uid 6086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6087,0
va (VaSet
)
xt "17000,26500,19700,27500"
st "noise_i"
blo "17000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6088,0
va (VaSet
)
xt "44000,9000,55000,10000"
st "noise_i        : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "noise_i"
t "std_logic"
o 5
suid 154,0
)
)
)
*94 (CptPort
uid 6233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,31625,37750,32375"
)
tg (CPTG
uid 6235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6236,0
va (VaSet
)
xt "30500,31500,36000,32500"
st "dbg_spare_o"
ju 2
blo "36000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6237,0
va (VaSet
)
xt "44000,20000,56800,22000"
st "--dbg_sig_o  : out    std_logic;
dbg_spare_o    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 13
suid 155,0
)
)
)
*95 (CptPort
uid 6238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,27625,37750,28375"
)
tg (CPTG
uid 6240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6241,0
va (VaSet
)
xt "31000,27500,36000,28500"
st "dbg_l1r3_o"
ju 2
blo "36000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6242,0
va (VaSet
)
xt "44000,18000,56500,20000"
st "--dbg_sig_o  : out    std_logic;
dbg_l1r3_o     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 12
suid 156,0
)
)
)
*96 (CptPort
uid 6347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6348,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,32625,16000,33375"
)
tg (CPTG
uid 6349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6350,0
va (VaSet
)
xt "17000,32500,24300,33500"
st "rx_strm_o : (47:0)"
blo "17000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6351,0
va (VaSet
)
xt "44000,23000,64400,24000"
st "rx_strm_o      : out    std_logic_vector (47 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 15
suid 158,0
)
)
)
*97 (CptPort
uid 6352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,30625,16000,31375"
)
tg (CPTG
uid 6354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6355,0
va (VaSet
)
xt "17000,30500,21700,31500"
st "idelay_ctl_i"
blo "17000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6356,0
va (VaSet
)
xt "44000,4000,65100,8000"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
idelay_ctl_i   : in     t_idelay_ctl  ;"
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
suid 159,0
)
)
)
*98 (CptPort
uid 6610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,20625,16000,21375"
)
tg (CPTG
uid 6612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6613,0
va (VaSet
)
xt "17000,20500,18200,21500"
st "reg"
blo "17000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6614,0
va (VaSet
)
xt "44000,11000,54600,13000"
st "-- registers
reg            : in     t_reg_bus  ;"
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 163,0
)
)
)
*99 (CptPort
uid 6991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,24625,16000,25375"
)
tg (CPTG
uid 6993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6994,0
va (VaSet
)
xt "17000,24500,19900,25500"
st "coml0_i"
blo "17000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6995,0
va (VaSet
)
xt "44000,3000,55200,4000"
st "coml0_i        : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "coml0_i"
t "std_logic"
o 2
suid 164,0
)
)
)
*100 (CptPort
uid 7031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,23625,37750,24375"
)
tg (CPTG
uid 7033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7034,0
va (VaSet
)
xt "30300,23500,36000,24500"
st "dbg_coml0_o"
ju 2
blo "36000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7035,0
va (VaSet
)
xt "44000,16000,57000,18000"
st "--dbg_sig_o  : out    std_logic;
dbg_coml0_o    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 11
suid 167,0
)
)
)
*101 (CptPort
uid 7291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7292,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,35625,16000,36375"
)
tg (CPTG
uid 7293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7294,0
va (VaSet
)
xt "17000,35500,25800,36500"
st "rx_link_idly_o : (23:0)"
blo "17000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7295,0
va (VaSet
)
xt "44000,22000,64900,23000"
st "rx_link_idly_o : out    std_logic_vector (23 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 14
suid 168,0
)
)
)
*102 (CptPort
uid 7489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,28625,16000,29375"
)
tg (CPTG
uid 7491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7492,0
va (VaSet
)
xt "17000,28500,20500,29500"
st "rst_drv_i"
blo "17000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7493,0
va (VaSet
)
xt "44000,14000,55400,15000"
st "rst_drv_i      : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
suid 170,0
)
)
)
*103 (CptPort
uid 8680,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,32625,37750,33375"
)
tg (CPTG
uid 8682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8683,0
va (VaSet
)
xt "29800,32500,36000,33500"
st "vm_pio : (20:1)"
ju 2
blo "36000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8684,0
va (VaSet
)
xt "44000,25000,64400,26000"
st "vm_pio         : inout  std_logic_vector (20 DOWNTO 1)"
)
thePort (LogicalPort
m 2
decl (Decl
n "vm_pio"
t "std_logic_vector"
b "(20 DOWNTO 1)"
o 17
suid 182,0
)
)
)
*104 (CptPort
uid 8685,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,33625,37750,34375"
)
tg (CPTG
uid 8687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8688,0
va (VaSet
)
xt "29800,33500,36000,34500"
st "vm_nio : (20:1)"
ju 2
blo "36000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8689,0
va (VaSet
)
xt "44000,24000,64800,25000"
st "vm_nio         : inout  std_logic_vector (20 DOWNTO 1) ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "vm_nio"
t "std_logic_vector"
b "(20 DOWNTO 1)"
o 16
suid 183,0
)
)
)
]
shape (Rectangle
uid 8638,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,15000,37000,37000"
)
oxt "16000,15000,36000,37000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24850,17000"
st "atlys"
blo "22850,16800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,17000,28850,18000"
st "dio_adaq_drv"
blo "22850,17800"
)
)
gi *105 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "19000,2000,28600,5000"
st "Generic Declarations

LINK_ID_MIN integer 0  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*106 (Grouping
uid 16,0
optionalChildren [
*107 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42100,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*108 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*109 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*110 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*111 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*112 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*113 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*114 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*115 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*116 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,42700,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *117 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*119 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,9900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
windowSize "-4,1,1604,1155"
viewArea "-1007,-1007,68187,48153"
cachedDiagramExtent "0,0,69000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *120 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *121 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,26000,44100,27000"
st "User:"
blo "42000,26800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,27000,44000,27000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 9494,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
