{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491703484513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491703484513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 20:04:44 2017 " "Processing started: Sat Apr 08 20:04:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491703484513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491703484513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491703484513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491703484794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491703484794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file c8_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_constants " "Found design unit 1: C8_constants" {  } { { "C8_constants.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8_constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491703492467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491703492467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8_math.vhd 2 0 " "Found 2 design units, including 0 entities, in source file c8_math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_math " "Found design unit 1: C8_math" {  } { { "C8_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8_math.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491703492467 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 C8_math-body " "Found design unit 2: C8_math-body" {  } { { "C8_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8_math.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491703492467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491703492467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file c8_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_types " "Found design unit 1: C8_types" {  } { { "C8_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8_types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491703492467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491703492467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C8_Project-gbehaviour " "Found design unit 1: C8_Project-gbehaviour" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491703492467 ""} { "Info" "ISGN_ENTITY_NAME" "1 C8_Project " "Found entity 1: C8_Project" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491703492467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491703492467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C8_Project " "Elaborating entity \"C8_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491703492483 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SIOC C8.vhd(30) " "VHDL Signal Declaration warning at C8.vhd(30): used implicit default value for signal \"SIOC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491703492592 "|C8_Project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TX C8.vhd(34) " "VHDL Signal Declaration warning at C8.vhd(34): used implicit default value for signal \"TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491703492592 "|C8_Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "peaks C8.vhd(48) " "Verilog HDL or VHDL warning at C8.vhd(48): object \"peaks\" assigned a value but never read" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491703494969 "|C8_Project"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCLK C8.vhd(63) " "VHDL Process Statement warning at C8.vhd(63): signal \"MCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491703495016 "|C8_Project"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCLK C8.vhd(58) " "VHDL Process Statement warning at C8.vhd(58): inferring latch(es) for signal or variable \"MCLK\", which holds its previous value in one or more paths through the process" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1491703495016 "|C8_Project"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "801 1281 C8.vhd(111) " "VHDL expression error at C8.vhd(111): expression has 801 elements, but must have 1281 elements" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 111 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1491707304076 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "X C8_math.vhd(47) " "VHDL error at C8_math.vhd(47): formal port or parameter \"X\" must have actual or default value" {  } { { "C8_math.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8_math.vhd" 47 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1491707304076 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "convolve C8.vhd(111) " "VHDL Subprogram error at C8.vhd(111):  failed to elaborate call to subprogram \"convolve\"" {  } { { "C8.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/C8.vhd" 111 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491707304076 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491707310297 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2095 " "Peak virtual memory: 2095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491707310500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 08 21:08:30 2017 " "Processing ended: Sat Apr 08 21:08:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491707310500 ""} { "Error" "EQEXE_ELAPSED_TIME" "01:03:46 " "Elapsed time: 01:03:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491707310500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "01:03:53 " "Total CPU time (on all processors): 01:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491707310500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491707310500 ""}
