set_property SRC_FILE_INFO {cfile:C:/Users/User/Desktop/git/cau-capstone/capstone_design_final.srcs/constrs_1/new/sa_engine_debug.xdc rfile:../../../capstone_design_final.srcs/constrs_1/new/sa_engine_debug.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C7[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[0]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[1]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[2]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[3]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[4]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[5]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[6]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[7]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[8]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[9]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[10]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[11]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[12]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[13]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[14]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[15]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[16]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[17]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[18]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[19]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[20]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[21]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[22]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[23]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[24]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[25]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[26]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[27]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[28]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[29]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[30]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WDATA[31]}]]
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[0]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[1]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[2]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[3]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[4]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[5]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[6]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[7]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[8]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[9]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[10]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[11]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[12]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[13]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[14]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[15]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[16]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[17]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[18]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[19]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[20]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[21]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[22]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[23]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[24]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[25]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[26]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[27]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[28]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[29]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[30]} {design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata[31]}]]
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/n_state[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/n_state[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/n_state[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/n_state[3]}]]
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[18]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[19]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[20]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[21]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[22]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[23]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[24]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[25]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[26]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[27]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[28]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[29]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[30]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/DATA_OUT[31]}]]
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 11 [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[10]}]]
set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property src_info {type:XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[18]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[19]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[20]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[21]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[22]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[23]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[24]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[25]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[26]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[27]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[28]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[29]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[30]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/buff_out[31]}]]
set_property src_info {type:XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property src_info {type:XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/c_state[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/c_state[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/c_state[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/c_state[3]}]]
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 11 [get_debug_ports u_ila_0/probe16]
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]}]]
set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property src_info {type:XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 7 [get_debug_ports u_ila_0/probe17]
set_property src_info {type:XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[6]}]]
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 7 [get_debug_ports u_ila_0/probe18]
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[6]}]]
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 11 [get_debug_ports u_ila_0/probe19]
set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addrb[10]}]]
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe20]
set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_out[18]}]]
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe21]
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe22]
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property src_info {type:XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe23]
set_property src_info {type:XDC file:1 line:108 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe24]
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe25]
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe26]
set_property src_info {type:XDC file:1 line:120 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe27]
set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe28]
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property src_info {type:XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe29]
set_property src_info {type:XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe30]
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe31]
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe32]
set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe33]
set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe34]
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe35]
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property src_info {type:XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe36]
set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:162 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe37]
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe38]
set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property src_info {type:XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe39]
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe40]
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe41]
set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe41 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe42]
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe42 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe43]
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe43 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe44]
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe44 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe45]
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe45 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe46]
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe46 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe47]
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe47 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property src_info {type:XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe48]
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe48 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe49]
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe49 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe50]
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe50 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe51]
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe51 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe52]
set_property src_info {type:XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe52 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:225 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property src_info {type:XDC file:1 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe53]
set_property src_info {type:XDC file:1 line:228 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe53 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property src_info {type:XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe54]
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe54 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe55]
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe55 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property src_info {type:XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe56]
set_property src_info {type:XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe56 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:241 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe57]
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe57 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:245 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe58]
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe58 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:249 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property src_info {type:XDC file:1 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe59]
set_property src_info {type:XDC file:1 line:252 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe59 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property src_info {type:XDC file:1 line:255 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe60]
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe60 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe61]
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe61 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C3[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:261 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property src_info {type:XDC file:1 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe62]
set_property src_info {type:XDC file:1 line:264 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe62 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[2]__0[18]}]]
set_property src_info {type:XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property src_info {type:XDC file:1 line:267 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe63]
set_property src_info {type:XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe63 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[3]__0[18]}]]
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property src_info {type:XDC file:1 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe64]
set_property src_info {type:XDC file:1 line:272 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe64 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:273 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property src_info {type:XDC file:1 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe65]
set_property src_info {type:XDC file:1 line:276 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe65 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C2[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe66]
set_property src_info {type:XDC file:1 line:280 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe66 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:281 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property src_info {type:XDC file:1 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe67]
set_property src_info {type:XDC file:1 line:284 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe67 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[0]__0[18]}]]
set_property src_info {type:XDC file:1 line:285 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property src_info {type:XDC file:1 line:287 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe68]
set_property src_info {type:XDC file:1 line:288 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe68 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:289 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property src_info {type:XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe69]
set_property src_info {type:XDC file:1 line:292 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe69 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C4[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:293 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property src_info {type:XDC file:1 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe70]
set_property src_info {type:XDC file:1 line:296 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe70 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C5[6]__0[18]}]]
set_property src_info {type:XDC file:1 line:297 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property src_info {type:XDC file:1 line:299 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe71]
set_property src_info {type:XDC file:1 line:300 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe71 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C6[1]__0[18]}]]
set_property src_info {type:XDC file:1 line:301 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property src_info {type:XDC file:1 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe72]
set_property src_info {type:XDC file:1 line:304 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe72 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:305 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property src_info {type:XDC file:1 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe73]
set_property src_info {type:XDC file:1 line:308 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe73 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[5]__0[18]}]]
set_property src_info {type:XDC file:1 line:309 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property src_info {type:XDC file:1 line:311 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe74]
set_property src_info {type:XDC file:1 line:312 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe74 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C0[7]__0[18]}]]
set_property src_info {type:XDC file:1 line:313 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property src_info {type:XDC file:1 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 19 [get_debug_ports u_ila_0/probe75]
set_property src_info {type:XDC file:1 line:316 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe75 [get_nets [list {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[0]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[1]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[2]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[3]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[4]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[5]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[6]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[7]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[8]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[9]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[10]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[11]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[12]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[13]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[14]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[15]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[16]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[17]} {design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/MAT_C1[4]__0[18]}]]
set_property src_info {type:XDC file:1 line:317 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property src_info {type:XDC file:1 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
set_property src_info {type:XDC file:1 line:320 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe76 [get_nets [list design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_in_wea]]
set_property src_info {type:XDC file:1 line:321 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property src_info {type:XDC file:1 line:323 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
set_property src_info {type:XDC file:1 line:324 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe77 [get_nets [list design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_enb]]
set_property src_info {type:XDC file:1 line:325 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property src_info {type:XDC file:1 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
set_property src_info {type:XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe78 [get_nets [list design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_wea]]
set_property src_info {type:XDC file:1 line:329 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property src_info {type:XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
set_property src_info {type:XDC file:1 line:332 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe79 [get_nets [list design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/indata_req_o]]
set_property src_info {type:XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property src_info {type:XDC file:1 line:335 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
set_property src_info {type:XDC file:1 line:336 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe80 [get_nets [list design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/M_AXI_WREADY]]
set_property src_info {type:XDC file:1 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:340 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
