Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/XilinxDONOTPUSH/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 876122697d2847848aeb75799be83ea5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_read_image_vhdl_func_impl xil_defaultlib.tb_read_image_vhdl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000000000000000...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M(init_a="0000000000000000...]
Compiling architecture structure of entity xil_defaultlib.read_image_VHDL [read_image_vhdl_default]
Compiling architecture behavior of entity xil_defaultlib.tb_read_image_vhdl
Built simulation snapshot tb_read_image_vhdl_func_impl
