$date
	Fri Jun 20 22:45:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 32 # address [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % mem_read $end
$var reg 1 & mem_write $end
$var reg 2 ' size [1:0] $end
$var reg 32 ( write_data [31:0] $end
$scope module dut $end
$var wire 32 ) address [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % mem_read $end
$var wire 1 & mem_write $end
$var wire 2 * size [1:0] $end
$var wire 32 + write_data [31:0] $end
$var parameter 32 , MEM_SIZE $end
$var reg 32 - read_data [31:0] $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 ,
b1010 "
$end
#0
$dumpvars
b10000000000000 .
b0 -
b0 +
b10 *
b0 )
b0 (
b10 '
0&
0%
0$
b0 #
b0 !
$end
#5
1$
#10
0$
#15
1$
#20
0$
1&
b10010001101000101011001111000 (
b10010001101000101011001111000 +
#25
1$
#30
b10010001101000101011001111000 !
b10010001101000101011001111000 -
0$
1%
0&
#35
1$
#40
b0 !
b0 -
0$
b1 '
b1 *
1&
b1010101111001101 (
b1010101111001101 +
b100 #
b100 )
#45
b11111111111111111010101111001101 !
b11111111111111111010101111001101 -
1$
#50
0$
0&
#55
1$
#60
b0 !
b0 -
0$
b0 '
b0 *
1&
b11111111 (
b11111111 +
b1000 #
b1000 )
#65
b11111111111111111111111111111111 !
b11111111111111111111111111111111 -
1$
#70
0$
0&
#75
1$
#80
b0 !
b0 -
0$
1&
b1111111 (
b1111111 +
b1100 #
b1100 )
#85
b1111111 !
b1111111 -
1$
#90
0$
0&
#95
1$
#100
b0 !
b0 -
0$
b10 '
b10 *
1&
b10010001101000101011001111000 (
b10010001101000101011001111000 +
b10000 #
b10000 )
#105
b10010001101000101011001111000 !
b10010001101000101011001111000 -
1$
#110
b101011001111000 !
b101011001111000 -
0$
b1 '
b1 *
0&
#115
1$
#120
b1001000110100 !
b1001000110100 -
0$
b10010 #
b10010 )
#125
1$
#130
b0 !
b0 -
0$
0%
#135
1$
#140
0$
