
---------- Begin Simulation Statistics ----------
final_tick                                27349190000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    454                       # Simulator instruction rate (inst/s)
host_mem_usage                                9147360                       # Number of bytes of host memory used
host_op_rate                                      465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19348.35                       # Real time elapsed on the host
host_tick_rate                                1218873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8780914                       # Number of instructions simulated
sim_ops                                       8998928                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023583                       # Number of seconds simulated
sim_ticks                                 23583182500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.294035                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  446530                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               458949                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                644                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5701                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467080                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4606                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5546                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              940                       # Number of indirect misses.
system.cpu.branchPred.lookups                  511798                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          865                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3132862                       # Number of instructions committed
system.cpu.committedOps                       3184965                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.154711                       # CPI: cycles per instruction
system.cpu.discardedOps                         13716                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1761317                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            108080                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           840149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3117114                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316986                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      551                       # number of quiesce instructions executed
system.cpu.numCycles                          9883275                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       551                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2204970     69.23%     69.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1880      0.06%     69.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115178      3.62%     72.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                862937     27.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3184965                       # Class of committed instruction
system.cpu.quiesceCycles                     27849817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6766161                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1321                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        797061                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              249741                       # Transaction distribution
system.membus.trans_dist::ReadResp             255669                       # Transaction distribution
system.membus.trans_dist::WriteReq             148738                       # Transaction distribution
system.membus.trans_dist::WriteResp            148738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          406                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5523                       # Transaction distribution
system.membus.trans_dist::ReadExReq               203                       # Transaction distribution
system.membus.trans_dist::ReadExResp              204                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           438                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       392495                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        392495                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       786920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       798945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       784990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       784990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1600205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       351360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13379                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        89395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25119080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25119080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25559835                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1189820                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001125                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033515                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1188482     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1338      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1189820                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2011434057                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12107874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15655999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2443875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10245670                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530603169                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28440750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2778929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       694732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3473662                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       694732                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2778929                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3473662                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3473662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3473662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6947324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       327168                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       327168                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       543487                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       543487                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1540098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1576962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1741310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8294                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13379                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24641540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25231364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27721131                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2880271500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.2                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   2329574373                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1526527000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2778929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4168394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5557859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12505182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5557859                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4168394                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9726253                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2778929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9726253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9726253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22231435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2084197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9726253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2084197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13894647                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4168394                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1433225                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5601619                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2084197                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13894647                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3517422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19496266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       249135                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       249135                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       143360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       143360                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       751618                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       784990                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       787804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24051716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25119080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       486890                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       486890    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       486890                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1146092750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1389011000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1871596762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16673577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25010365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1913280703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41683942                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41742119                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     83426060                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1913280703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58415695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25010365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1996706763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27721732                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16056324                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26804228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4923393                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       501761                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3188737                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22231435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    786437199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    364039756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2778929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1175487320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    455744427                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    680837881                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1136582308                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22231435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1242181627                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1044877637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2778929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2312069628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       351424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       353024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       351424                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       351424                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5491                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5516                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14901466                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67845                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14969311                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14901466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14901466                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14901466                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67845                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14969311                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15466500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15983528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9205120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       241665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              249752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143830                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16731754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    655827516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2084197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1433225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1674414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             677751105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1275485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16673577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    364039756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5557859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       694732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2084197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390325606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1275485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33405330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1019867272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7642056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       694732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3517422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1674414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1068076711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    375552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467165000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              455438                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      249751                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143830                       # Number of write requests accepted
system.mem_ctrls.readBursts                    249751                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143830                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    257                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9009                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8034257915                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1247470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14583475415                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32202.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58452.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       209                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133843                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                249748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143830                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    428                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.229362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.403995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.047952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          699      2.61%      2.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          647      2.41%      5.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          466      1.74%      6.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          371      1.38%      8.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          442      1.65%      9.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          377      1.41%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          494      1.84%     13.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          433      1.61%     14.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22902     85.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26831                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     756.184848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1006.552719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           195     59.09%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.30%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           41     12.42%     71.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.61%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.91%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           73     22.12%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.30%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.52%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.12%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     435.887879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    153.097395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.237974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            116     35.15%     35.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      4.24%     39.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            30      9.09%     48.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      4.24%     52.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.30%     53.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.61%     53.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.52%     55.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.61%     55.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      2.42%     58.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.21%     59.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.91%     60.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.91%     61.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.61%     61.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.61%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.30%     62.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.30%     63.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.42%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          114     34.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15967616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9205952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15983464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9205120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       677.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       390.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    677.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    390.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23583038125                       # Total gap between requests
system.mem_ctrls.avgGap                      59919.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15450052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8584128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16731753.655385568738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 655130069.913167953491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2084197.075606737984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1433224.714264073409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1671699.737726237625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1356899.137764803367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16673576.604853903875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 363993621.301959574223                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5557858.868284634314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 694732.358535579289                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2084197.075606737984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       241665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    353666000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14121934330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44116560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34838195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28920330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44392829375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6092090875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 412994785250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1000535750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45248713250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    430532750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57301.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58435.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57443.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65732.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46948.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  94452828.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    991551.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3078742.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    488542.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 176752786.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    560589.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17611614370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1275750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4696057630                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     31590479.582577                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    180886142.670093                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          551    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       549875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9942835750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17406354250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1543590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1543590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1543590                       # number of overall hits
system.cpu.icache.overall_hits::total         1543590                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5491                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5491                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5491                       # number of overall misses
system.cpu.icache.overall_misses::total          5491                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    239942500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    239942500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    239942500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    239942500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1549081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1549081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1549081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1549081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003545                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003545                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003545                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003545                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43697.413950                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43697.413950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43697.413950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43697.413950                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5491                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231487250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231487250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231487250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231487250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003545                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42157.576034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42157.576034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42157.576034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42157.576034                       # average overall mshr miss latency
system.cpu.icache.replacements                   5289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1543590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1543590                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5491                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5491                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    239942500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    239942500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1549081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1549081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003545                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003545                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43697.413950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43697.413950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231487250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231487250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42157.576034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42157.576034                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.301711                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1514113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5289                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            286.275856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.301711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3103652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3103652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       188722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           188722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       188722                       # number of overall hits
system.cpu.dcache.overall_hits::total          188722                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          817                       # number of overall misses
system.cpu.dcache.overall_misses::total           817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     64447125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     64447125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     64447125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     64447125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       189539                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       189539                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       189539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       189539                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78882.649939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78882.649939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78882.649939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78882.649939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          406                       # number of writebacks
system.cpu.dcache.writebacks::total               406                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5984                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5984                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50324000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50324000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13177875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13177875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78508.580343                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78508.580343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78508.580343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78508.580343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.184993                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.184993                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    640                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37112125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37112125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79130.330490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79130.330490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          606                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          606                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34840125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34840125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13177875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13177875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79543.664384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79543.664384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27335000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27335000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        72266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        72266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78548.850575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78548.850575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15483875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15483875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76275.246305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76275.246305                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       392495                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       392495                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4106247250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4106247250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10461.909706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10461.909706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61893                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61893                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       330602                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       330602                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3954718307                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3954718307                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11962.172966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11962.172966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           474.304228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.180398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   474.304228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3898758                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3898758                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27349190000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27349466250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    454                       # Simulator instruction rate (inst/s)
host_mem_usage                                9147360                       # Number of bytes of host memory used
host_op_rate                                      465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19348.44                       # Real time elapsed on the host
host_tick_rate                                1218882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8780923                       # Number of instructions simulated
sim_ops                                       8998943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023583                       # Number of seconds simulated
sim_ticks                                 23583458750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.293623                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  446532                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               458953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                645                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5703                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467080                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4606                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5546                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              940                       # Number of indirect misses.
system.cpu.branchPred.lookups                  511805                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17120                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          865                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3132871                       # Number of instructions committed
system.cpu.committedOps                       3184980                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.154843                       # CPI: cycles per instruction
system.cpu.discardedOps                         13723                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1761336                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            108080                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           840152                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3117494                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316973                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      551                       # number of quiesce instructions executed
system.cpu.numCycles                          9883717                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       551                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2204978     69.23%     69.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1880      0.06%     69.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115184      3.62%     72.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                862937     27.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3184980                       # Class of committed instruction
system.cpu.quiesceCycles                     27849817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6766223                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1322                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        797070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              249741                       # Transaction distribution
system.membus.trans_dist::ReadResp             255674                       # Transaction distribution
system.membus.trans_dist::WriteReq             148738                       # Transaction distribution
system.membus.trans_dist::WriteResp            148738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          406                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5528                       # Transaction distribution
system.membus.trans_dist::ReadExReq               203                       # Transaction distribution
system.membus.trans_dist::ReadExResp              204                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           440                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       392495                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        392495                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       786926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       798951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       784990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       784990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1600219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       351552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       351552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13379                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        89523                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25119080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25119080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25560155                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1189824                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001125                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033515                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1188486     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1338      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1189824                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2011440057                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12107874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15663374                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2443875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10257170                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1530603169                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28455750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2778897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       694724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3473621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       694724                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2778897                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3473621                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3473621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3473621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6947242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       327168                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       327168                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       543487                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       543487                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9544                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1540098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1576962                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1741310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8294                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13379                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24641540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25231364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     27721131                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2880271500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.2                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   2329574373                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1526527000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2778897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4168345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5557794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12505036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5557794                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4168345                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9726139                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2778897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9726139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9726139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22231175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2084173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9726139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2084173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13894484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4168345                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1433208                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5601553                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2084173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13894484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3517381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19496038                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       249135                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       249135                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       143360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       143360                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        24632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       751618                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       784990                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       787804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24051716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25119080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       486890                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       486890    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       486890                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1146092750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1389011000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1871574838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16673381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     25010072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1913258292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41683453                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41741630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     83425083                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1913258292                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     58415011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     25010072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1996683375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27721732                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16056324                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     26804228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4923393                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       501761                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3188737                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22231175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    786427987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    364035492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2778897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1175473551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    455739089                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    680829906                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1136568995                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22231175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1242167076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1044865397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2778897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2312042545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       351552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       353152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       351552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       351552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5493                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5518                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14906719                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        67844                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14974563                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14906719                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14906719                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14906719                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        67844                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14974563                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15466500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15983656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9205120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       241665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              249754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143830                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16731558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    655819834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2084173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1433208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1679821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             677748594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1275470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16673381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    364035492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5557794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       694724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2084173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390321034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1275470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33404939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1019855326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7641966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       694724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3517381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1679821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1068069627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     12316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    375552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467165000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          330                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          330                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              455442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      249753                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143830                       # Number of write requests accepted
system.mem_ctrls.readBursts                    249753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143830                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    257                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9009                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8034257915                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1247480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14583527915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32201.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58451.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       209                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232666                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133843                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                249750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143830                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    428                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.229362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.403995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.047952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          699      2.61%      2.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          647      2.41%      5.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          466      1.74%      6.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          371      1.38%      8.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          442      1.65%      9.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          377      1.41%     11.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          494      1.84%     13.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          433      1.61%     14.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22902     85.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26831                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     756.184848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1006.552719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           195     59.09%     59.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.30%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           41     12.42%     71.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.61%     72.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.91%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           73     22.12%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.30%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.52%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.12%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           330                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     435.887879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    153.097395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    464.237974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            116     35.15%     35.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      4.24%     39.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            30      9.09%     48.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      4.24%     52.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.30%     53.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.61%     53.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.52%     55.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.61%     55.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      2.42%     58.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.21%     59.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.91%     60.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.91%     61.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.61%     61.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.61%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.30%     62.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.30%     63.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.42%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          114     34.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           330                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15967744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9205952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15983592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9205120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       677.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       390.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    677.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    390.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23583346250                       # Total gap between requests
system.mem_ctrls.avgGap                      59919.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15450052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32000                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8584128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16731557.664331147447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 655122395.903866291046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2084172.661908635404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1433207.925873044413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1677107.688879604917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1356883.243430101080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16673381.295269083232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 363989357.583098351955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5557793.765089694411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 694724.220636211801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2084172.661908635404                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       241665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    353666000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14121934330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44116560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34838195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28972830                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44392829375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6092090875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 412994785250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1000535750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45248713250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    430532750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57301.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58435.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57443.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65732.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46881.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  94452828.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    991551.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3078742.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    488542.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 176752786.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    560589.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17611614370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1275750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4696333880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     31590479.582577                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    180886142.670093                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          551    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       549875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9943112000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17406354250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1543602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1543602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1543602                       # number of overall hits
system.cpu.icache.overall_hits::total         1543602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5493                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5493                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5493                       # number of overall misses
system.cpu.icache.overall_misses::total          5493                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    240073125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    240073125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    240073125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    240073125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1549095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1549095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1549095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1549095                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003546                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003546                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003546                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43705.283998                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43705.283998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43705.283998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43705.283998                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5493                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5493                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5493                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5493                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231612750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231612750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231612750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231612750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003546                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003546                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42165.073730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42165.073730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42165.073730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42165.073730                       # average overall mshr miss latency
system.cpu.icache.replacements                   5292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1543602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1543602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5493                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5493                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    240073125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    240073125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1549095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1549095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43705.283998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43705.283998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231612750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231612750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42165.073730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42165.073730                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.301719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3164353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            550.897110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.301719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3103683                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3103683                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       188726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           188726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       188726                       # number of overall hits
system.cpu.dcache.overall_hits::total          188726                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          819                       # number of overall misses
system.cpu.dcache.overall_misses::total           819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     64567125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     64567125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     64567125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     64567125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       189545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       189545                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       189545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       189545                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004321                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78836.538462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78836.538462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78836.538462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78836.538462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          406                       # number of writebacks
system.cpu.dcache.writebacks::total               406                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5984                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5984                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50441250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50441250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50441250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50441250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13177875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13177875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003392                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003392                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003392                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003392                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78446.734059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78446.734059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78446.734059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78446.734059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2202.184993                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2202.184993                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    642                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37232125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37232125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79049.097665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79049.097665                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          606                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          606                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34957375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34957375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13177875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13177875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79448.579545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79448.579545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.668317                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27335000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27335000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        72266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        72266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78548.850575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78548.850575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15483875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15483875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76275.246305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76275.246305                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       392495                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       392495                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4106247250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4106247250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10461.909706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10461.909706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        61893                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        61893                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       330602                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       330602                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3954718307                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3954718307                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11962.172966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11962.172966                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           474.303944                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              193576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.453287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   474.303944                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3898784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3898784                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27349466250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
