

================================================================
== Vivado HLS Report for 'hls_macc'
================================================================
* Date:           Wed Jan  6 12:39:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        no_consant
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%G2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G2) nounwind" [no_constant.c:4]   --->   Operation 6 'read' 'G2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%G1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G1) nounwind" [no_constant.c:4]   --->   Operation 7 'read' 'G1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i4) nounwind" [no_constant.c:4]   --->   Operation 8 'read' 'i4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i3) nounwind" [no_constant.c:4]   --->   Operation 9 'read' 'i3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i1) nounwind" [no_constant.c:4]   --->   Operation 10 'read' 'i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (8.51ns)   --->   "%op4 = mul nsw i32 %G2_read, %i1_read" [no_constant.c:15]   --->   Operation 11 'mul' 'op4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (8.51ns)   --->   "%op5 = mul nsw i32 %G1_read, %i3_read" [no_constant.c:18]   --->   Operation 12 'mul' 'op5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (8.51ns)   --->   "%op5_2 = mul nsw i32 %i4_read, %i3_read" [no_constant.c:24]   --->   Operation 13 'mul' 'op5_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%GG1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %GG1) nounwind" [no_constant.c:4]   --->   Operation 14 'read' 'GG1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp sgt i32 %G1_read, 10" [no_constant.c:16]   --->   Operation 15 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%op5_1 = add nsw i32 %op5, %GG1_read" [no_constant.c:19]   --->   Operation 16 'add' 'op5_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%op5_3 = select i1 %icmp_ln16, i32 %op5_1, i32 %op5_2" [no_constant.c:16]   --->   Operation 17 'select' 'op5_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp slt i32 %op5_3, %op4" [no_constant.c:27]   --->   Operation 18 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i2) nounwind" [no_constant.c:4]   --->   Operation 19 'read' 'i2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (8.51ns)   --->   "%op3 = mul nsw i32 %G1_read, %i2_read" [no_constant.c:14]   --->   Operation 20 'mul' 'op3' <Predicate = (!icmp_ln16 & !icmp_ln27)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (8.51ns)   --->   "%op6_3 = mul nsw i32 %G2_read, %i4_read" [no_constant.c:29]   --->   Operation 21 'mul' 'op6_3' <Predicate = (icmp_ln27)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (8.51ns)   --->   "%op7 = mul nsw i32 %G1_read, %i4_read" [no_constant.c:39]   --->   Operation 22 'mul' 'op7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (8.51ns)   --->   "%op8 = mul nsw i32 %G2_read, %i3_read" [no_constant.c:40]   --->   Operation 23 'mul' 'op8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.62>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%i6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i6) nounwind" [no_constant.c:4]   --->   Operation 24 'read' 'i6_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (2.55ns)   --->   "%op6 = sub nsw i32 %op5_1, %op4" [no_constant.c:20]   --->   Operation 25 'sub' 'op6' <Predicate = (icmp_ln16 & !icmp_ln27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (2.55ns)   --->   "%op6_1 = sub nsw i32 %op5_2, %op3" [no_constant.c:25]   --->   Operation 26 'sub' 'op6_1' <Predicate = (!icmp_ln16 & !icmp_ln27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node op6_5)   --->   "%op6_2 = select i1 %icmp_ln16, i32 %op6, i32 %op6_1" [no_constant.c:16]   --->   Operation 27 'select' 'op6_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.55ns)   --->   "%op6_4 = sub nsw i32 %op6_3, %i3_read" [no_constant.c:30]   --->   Operation 28 'sub' 'op6_4' <Predicate = (icmp_ln27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.69ns) (out node of the LUT)   --->   "%op6_5 = select i1 %icmp_ln27, i32 %op6_4, i32 %op6_2" [no_constant.c:27]   --->   Operation 29 'select' 'op6_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i32 %op6_5, %G1_read" [no_constant.c:47]   --->   Operation 30 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op13 = add i32 %add_ln47, %op4" [no_constant.c:47]   --->   Operation 31 'add' 'op13' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i32 %op8, %i6_read" [no_constant.c:49]   --->   Operation 32 'add' 'add_ln49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op14 = add i32 %add_ln49, %op7" [no_constant.c:49]   --->   Operation 33 'add' 'op14' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i1) nounwind, !map !7"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i2) nounwind, !map !13"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i3) nounwind, !map !17"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i4) nounwind, !map !21"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i6) nounwind, !map !25"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o1) nounwind, !map !29"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o2) nounwind, !map !35"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o3) nounwind, !map !39"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o4) nounwind, !map !43"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G1) nounwind, !map !47"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G2) nounwind, !map !51"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G3) nounwind, !map !55"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G4) nounwind, !map !59"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG1) nounwind, !map !63"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG2) nounwind, !map !67"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ap_return1) nounwind, !map !71"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_macc_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o1, i32 %op13) nounwind" [no_constant.c:48]   --->   Operation 51 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o2, i32 %op14) nounwind" [no_constant.c:50]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%o3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %o3) nounwind" [no_constant.c:52]   --->   Operation 53 'read' 'o3_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%o4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %o4) nounwind" [no_constant.c:52]   --->   Operation 54 'read' 'o4_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52 = add i32 %o3_read, %o4_read" [no_constant.c:52]   --->   Operation 55 'add' 'add_ln52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (2.55ns)   --->   "%add_ln52_1 = add i32 %op13, %op14" [no_constant.c:52]   --->   Operation 56 'add' 'add_ln52_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln52_2 = add i32 %add_ln52_1, %add_ln52" [no_constant.c:52]   --->   Operation 57 'add' 'add_ln52_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %ap_return1, i32 %add_ln52_2) nounwind" [no_constant.c:52]   --->   Operation 58 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [no_constant.c:53]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'G2' (no_constant.c:4) [35]  (0 ns)
	'mul' operation ('op4', no_constant.c:15) [43]  (8.51 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	wire read on port 'GG1' (no_constant.c:4) [34]  (0 ns)
	'add' operation ('op5', no_constant.c:19) [46]  (2.55 ns)
	'select' operation ('op5', no_constant.c:16) [50]  (0 ns)
	'icmp' operation ('icmp_ln27', no_constant.c:27) [52]  (2.47 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	wire read on port 'i2' (no_constant.c:4) [40]  (0 ns)
	'mul' operation ('op3', no_constant.c:14) [42]  (8.51 ns)

 <State 4>: 7.62ns
The critical path consists of the following:
	'sub' operation ('op6', no_constant.c:20) [47]  (2.55 ns)
	'select' operation ('op6', no_constant.c:16) [51]  (0 ns)
	'select' operation ('op6', no_constant.c:27) [55]  (0.698 ns)
	'add' operation ('add_ln47', no_constant.c:47) [58]  (0 ns)
	'add' operation ('op13', no_constant.c:47) [59]  (4.37 ns)

 <State 5>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln52_1', no_constant.c:52) [67]  (2.55 ns)
	'add' operation ('add_ln52_2', no_constant.c:52) [68]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
