Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MazeRunner
Version: Q-2019.12-SP3
Date   : Mon Dec  7 22:26:33 2020
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iERR/datapath/error_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iDRV/lft_PWM/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MazeRunner         16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iERR/datapath/error_reg[13]/CLK (DFFX1_RVT)             0.00       0.00 r
  iERR/datapath/error_reg[13]/Q (DFFX1_RVT)               0.13       0.13 f
  U3980/Y (NAND3X0_RVT)                                   0.05       0.18 r
  U3961/Y (NOR4X1_RVT)                                    0.10       0.27 f
  U3070/Y (AOI21X2_RVT)                                   0.09       0.36 r
  U3723/Y (INVX1_RVT)                                     0.05       0.41 f
  U3009/Y (OAI222X1_RVT)                                  0.14       0.56 r
  U3965/Y (NAND3X0_RVT)                                   0.05       0.61 f
  U3963/Y (AND2X1_RVT)                                    0.07       0.67 f
  U3604/Y (AND2X1_RVT)                                    0.06       0.73 f
  U3537/Y (AOI22X1_RVT)                                   0.10       0.83 r
  U4217/Y (OA221X1_RVT)                                   0.08       0.92 r
  U4218/Y (AO221X1_RVT)                                   0.08       0.99 r
  U3865/Y (AND3X1_RVT)                                    0.07       1.07 r
  U3062/Y (NOR2X1_RVT)                                    0.08       1.15 f
  U3633/Y (AO21X1_RVT)                                    0.06       1.21 f
  U3910/Y (INVX0_RVT)                                     0.04       1.26 r
  U3950/Y (XOR3X2_RVT)                                    0.15       1.41 f
  U3946/Y (XOR2X2_RVT)                                    0.12       1.53 r
  U4241/Y (AO21X1_RVT)                                    0.06       1.59 r
  U3553/Y (AND4X1_RVT)                                    0.10       1.69 r
  U3014/Y (OR2X2_RVT)                                     0.07       1.76 r
  U3508/Y (OR3X1_RVT)                                     0.06       1.82 r
  U3578/Y (AO21X1_RVT)                                    0.06       1.88 r
  U3997/Y (NAND3X0_RVT)                                   0.05       1.93 f
  U3986/Y (OA21X1_RVT)                                    0.08       2.01 f
  U3571/Y (AOI21X1_RVT)                                   0.10       2.11 r
  U4336/Y (AO222X1_RVT)                                   0.10       2.21 r
  U3941/Y (OR2X2_RVT)                                     0.07       2.28 r
  U3936/Y (INVX0_RVT)                                     0.04       2.32 f
  U3049/Y (OR2X2_RVT)                                     0.07       2.39 f
  U3812/Y (NAND2X0_RVT)                                   0.05       2.43 r
  U3405/Y (AO21X1_RVT)                                    0.06       2.49 r
  U3989/Y (XOR2X2_RVT)                                    0.12       2.61 f
  U3676/Y (XOR2X2_RVT)                                    0.12       2.73 r
  U3564/Y (NOR2X0_RVT)                                    0.08       2.81 f
  U4367/Y (OA222X1_RVT)                                   0.09       2.90 f
  U3816/Y (NAND2X0_RVT)                                   0.05       2.95 r
  U3813/Y (AND3X1_RVT)                                    0.06       3.01 r
  U3582/Y (NAND2X0_RVT)                                   0.03       3.05 f
  U4382/Y (OA221X1_RVT)                                   0.10       3.14 f
  iDRV/lft_PWM/PWM_sig_reg/D (DFFARX1_RVT)                0.01       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   2.86       2.86
  clock network delay (ideal)                             0.00       2.86
  clock uncertainty                                      -0.15       2.71
  iDRV/lft_PWM/PWM_sig_reg/CLK (DFFARX1_RVT)              0.00       2.71 r
  library setup time                                     -0.06       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.51


1
