#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029d751ad860 .scope module, "tb_full_sub" "tb_full_sub" 2 3;
 .timescale -9 -12;
v0000029d750d35c0_0 .var "A", 0 0;
v0000029d750d3f20_0 .var "B", 0 0;
v0000029d750d3b60_0 .net "BORR", 0 0, L_0000029d750c6b80;  1 drivers
v0000029d750d3ca0_0 .var "C", 0 0;
v0000029d750d37a0_0 .net "DIFF", 0 0, L_0000029d750c69c0;  1 drivers
S_0000029d751ad9f0 .scope module, "uut" "full_sub" 2 8, 3 3 0, S_0000029d751ad860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "diff";
    .port_info 1 /OUTPUT 1 "borr";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_0000029d750c6b80 .functor OR 1, L_0000029d750c6b10, L_0000029d750c6bf0, C4<0>, C4<0>;
v0000029d750d3c00_0 .net "a", 0 0, v0000029d750d35c0_0;  1 drivers
v0000029d750d38e0_0 .net "b", 0 0, v0000029d750d3f20_0;  1 drivers
v0000029d750d3980_0 .net "borr", 0 0, L_0000029d750c6b80;  alias, 1 drivers
v0000029d750d3a20_0 .net "c", 0 0, v0000029d750d3ca0_0;  1 drivers
v0000029d750d4100_0 .net "diff", 0 0, L_0000029d750c69c0;  alias, 1 drivers
v0000029d750d3520_0 .net "i", 0 0, L_0000029d750c6db0;  1 drivers
v0000029d750d3ac0_0 .net "j", 0 0, L_0000029d750c6bf0;  1 drivers
v0000029d750d3d40_0 .net "k", 0 0, L_0000029d750c6b10;  1 drivers
S_0000029d750d7fe0 .scope module, "HS1" "half_sub" 3 8, 4 1 0, S_0000029d751ad9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "diff";
    .port_info 1 /OUTPUT 1 "borr";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000029d750c68e0 .functor NAND 1, v0000029d750d35c0_0, v0000029d750d3f20_0, C4<1>, C4<1>;
L_0000029d750c6870 .functor NAND 1, v0000029d750d35c0_0, L_0000029d750c68e0, C4<1>, C4<1>;
L_0000029d750c6d40 .functor NAND 1, v0000029d750d3f20_0, L_0000029d750c68e0, C4<1>, C4<1>;
L_0000029d750c6db0 .functor NAND 1, L_0000029d750c6870, L_0000029d750c6d40, C4<1>, C4<1>;
L_0000029d750c6bf0 .functor NAND 1, L_0000029d750c6d40, L_0000029d750c6d40, C4<1>, C4<1>;
v0000029d750a3510_0 .net "a", 0 0, v0000029d750d35c0_0;  alias, 1 drivers
v0000029d750a30e0_0 .net "b", 0 0, v0000029d750d3f20_0;  alias, 1 drivers
v0000029d751adb80_0 .net "borr", 0 0, L_0000029d750c6bf0;  alias, 1 drivers
v0000029d751adc20_0 .net "diff", 0 0, L_0000029d750c6db0;  alias, 1 drivers
v0000029d750d8170_0 .net "i", 0 0, L_0000029d750c68e0;  1 drivers
v0000029d750d8210_0 .net "j", 0 0, L_0000029d750c6870;  1 drivers
v0000029d750d3840_0 .net "k", 0 0, L_0000029d750c6d40;  1 drivers
S_0000029d750d82b0 .scope module, "HS2" "half_sub" 3 9, 4 1 0, S_0000029d751ad9f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "diff";
    .port_info 1 /OUTPUT 1 "borr";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000029d750c6950 .functor NAND 1, L_0000029d750c6db0, v0000029d750d3ca0_0, C4<1>, C4<1>;
L_0000029d750c6a30 .functor NAND 1, L_0000029d750c6db0, L_0000029d750c6950, C4<1>, C4<1>;
L_0000029d750c6aa0 .functor NAND 1, v0000029d750d3ca0_0, L_0000029d750c6950, C4<1>, C4<1>;
L_0000029d750c69c0 .functor NAND 1, L_0000029d750c6a30, L_0000029d750c6aa0, C4<1>, C4<1>;
L_0000029d750c6b10 .functor NAND 1, L_0000029d750c6aa0, L_0000029d750c6aa0, C4<1>, C4<1>;
v0000029d750d3660_0 .net "a", 0 0, L_0000029d750c6db0;  alias, 1 drivers
v0000029d750d33e0_0 .net "b", 0 0, v0000029d750d3ca0_0;  alias, 1 drivers
v0000029d750d3340_0 .net "borr", 0 0, L_0000029d750c6b10;  alias, 1 drivers
v0000029d750d3fc0_0 .net "diff", 0 0, L_0000029d750c69c0;  alias, 1 drivers
v0000029d750d3700_0 .net "i", 0 0, L_0000029d750c6950;  1 drivers
v0000029d750d3480_0 .net "j", 0 0, L_0000029d750c6a30;  1 drivers
v0000029d750d4060_0 .net "k", 0 0, L_0000029d750c6aa0;  1 drivers
    .scope S_0000029d751ad860;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029d750d35c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029d750d3f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029d750d3ca0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000029d751ad860;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000029d750d35c0_0;
    %inv;
    %store/vec4 v0000029d750d35c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029d751ad860;
T_2 ;
    %delay 11000, 0;
    %load/vec4 v0000029d750d3f20_0;
    %inv;
    %store/vec4 v0000029d750d3f20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000029d751ad860;
T_3 ;
    %delay 8000, 0;
    %load/vec4 v0000029d750d3ca0_0;
    %inv;
    %store/vec4 v0000029d750d3ca0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029d751ad860;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "full_sub.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029d751ad860 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000029d751ad860;
T_5 ;
    %vpi_call 2 30 "$monitor", "Time = %0t ns: A=%b, B=%b, C=%b \342\206\222 DIFF=%b, BORR=%b", $time, v0000029d750d35c0_0, v0000029d750d3f20_0, v0000029d750d3ca0_0, v0000029d750d37a0_0, v0000029d750d3b60_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_fs.v";
    "top.v";
    "./hs.v";
