Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Mar 30 09:52:43 2018
| Host         : mitchell-work running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7s50
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   637 |
| Unused register locations in slices containing registers |  1736 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3850 |         1089 |
| No           | No                    | Yes                    |             162 |           46 |
| No           | Yes                   | No                     |            1969 |          778 |
| Yes          | No                    | No                     |            3309 |          898 |
| Yes          | No                    | Yes                    |             249 |           60 |
| Yes          | Yes                   | No                     |            4061 |         1259 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                       |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                                                                 Set/Reset Signal                                                                                                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                              | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                                                                                                                                                                                |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                                                                                      |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        |                                                                                                                                                                                                                                                                                              | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                    |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                             |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                                           |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |                1 |              1 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                               | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_38_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_37_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_39_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_42_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_41_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_40_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                    |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/trans_buf_out_r_reg[2][0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/first_fail_detect_reg                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/first_fail_detect_reg                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                  |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                  | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                            |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                2 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                2 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                3 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                                                                                 |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                   | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                                                                            |                3 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                            |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                4 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | system_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2_n_0                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                              | system_i/axi_gpio_input/U0/bus2ip_reset                                                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                               | system_i/axi_gpio_input/U0/bus2ip_reset                                                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_cntr_reg[3][0]                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                   | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0]_0[0]                                                                                                                                                                                                                |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                   | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8]                                                                                                                                                                                                                       |                3 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3]_0[0]                                                                                                                                                                                                                  |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                             | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                                                |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                   |                2 |              4 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                        | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              4 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        |                                                                                                                                                                                                                                                                                              | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/from_sys_reg                                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                        |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                             | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                         |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                              |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/current_read_info_reg[tag_addr][0]_1[0]                                                                                                                                                |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_67_out                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_FPGA.Native_1[0]                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                                               |                1 |              4 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                     |                1 |              4 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                                                                              |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                                                                                             |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                      |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                       |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                3 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                                                                                   |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                          |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                       |                4 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                3 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                  | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                           |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                           |                4 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                   |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                     |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/complex_num_writes_dec_reg[0][0]                                                                                                                                                                                                      |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                     |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                2 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_2_n_0                                                                                                          | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_6_out                                                                                                                                                          |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                        |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                    | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                  |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                                         |                1 |              5 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                                         |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                                                                                | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                   | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                                                                               |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                                                                   |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                2 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                      | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                1 |              6 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                   |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                               | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                                                                                  |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                       |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_DCache_WT_Access                                                                                                                                                                                 |                3 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                                            | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                       |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                         | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                3 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                               |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | system_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                            |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                       |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                                                                                  |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                                                                                  |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                 |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                                       | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/device_temp_init_reg[11][0]                                                                                                                                                                                                           |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                3 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8]                                                                                                                                                                                                                       |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                  | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                     |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                                            |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | system_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                         |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/refresh_timer.refresh_timer_r_reg[5][0]                                                                                                                                                           |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                                                  | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                5 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5][0]                                                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                                                                                   |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                                                                                   |                2 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                   |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                                                                                                |                1 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                                                                  |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                      | system_i/axi_gpio_input/U0/bus2ip_reset                                                                                                                                                                                                                                                                         |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                                                                                  |                3 |              6 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                                 |                4 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                           |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/last_outstanding_write                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                                                                                  |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                      |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                3 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                                          | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                4 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                3 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                               |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                2 |              7 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                                               |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/enb                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                                                                       | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28]_0                                                                                                                                                                                        |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                                                                          |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                  | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |                4 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127][0]                                                                                            |                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[7]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/goreg_dm.dout_i_reg[0][0]                                                                                                                     | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                              |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                   | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][15]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][15]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][23]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][7]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                                     |                                                                                                                                                                                                                                                                                                                 |                7 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                                     |                                                                                                                                                                                                                                                                                                                 |                7 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][23]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][31]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][23]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                  | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                                                                         | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                  | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                                                                        | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                                                                        | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                    |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                    | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                       | system_i/axi_gpio_input/U0/bus2ip_reset                                                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                     |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][15]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                  |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                                                                        | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0] | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                     |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                            | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                                                                 |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                                | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][23]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                 | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][7]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[7]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][15]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][31]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][7]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][31]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][31]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][23]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                                 | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                           |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                                                                       | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][15]_i_1_n_0                                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][7]_i_1_n_0                                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                                                                   |                2 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                5 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                      |                                                                                                                                                                                                                                                                                                                 |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |                6 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit11_out                                                                                                                                                                              |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                5 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |                5 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                 | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit13_out                                                                                                                                                                              |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                                                                                 |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                  | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                  | system_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                          | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                           |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                              |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                  |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                    | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                                                                                 |                2 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                                                                            |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                4 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                           | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |                4 |             10 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                           | system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |                2 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maint_ref_zq_wip_r_reg                                                                                                                                                                                                                |                6 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                           |                5 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             10 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                                   |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                3 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                                                                                 |                6 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                            | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                                                                            |                5 |             11 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                                                                              |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1              |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2              |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                                                 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                                                                                                                 |                2 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                 |               12 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0              |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]                |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_reg[31][0]                                                                                                                                                                                                                          |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in0                                                                                                                                                                                                                                    |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                                                                              |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[0]                                                                                                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/device_temp_init_reg[11][0]                                                                                                                                                                                                           |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/count_r_reg[0]                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                             | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_1              |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_0              |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_2              |                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                                             | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                5 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out[11]_i_1_n_0                                                                                                                                                                                                          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                                                                                                                 |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                               | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                4 |             12 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                     |                4 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[1]                                                                                                                                                                            |                6 |             13 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                     |                4 |             13 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                4 |             14 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                3 |             14 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                    |                6 |             14 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                        |                2 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                 |                6 |             15 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                7 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                4 |             15 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |                7 |             15 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                6 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                  |                6 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                                                                                                                                                                                                                     |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                 | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                                                 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                                                                                                                 |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/temp_rd_wait_cycle_reg_reg[15][0]                                                                                                                                                                                        | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                        |                5 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                     |                4 |             16 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                5 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                        |                4 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                     | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                        |                3 |             17 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                                                                 |                3 |             17 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                                                                                  |                9 |             18 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                       |               11 |             19 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                      | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                4 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                        |                5 |             20 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                      |                5 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                        |                5 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | system_i/axi_gpio_input/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                         |                4 |             21 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                     |                8 |             22 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |                5 |             23 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                |                                                                                                                                                                                                                                                                                              | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                                  |                3 |             23 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |                4 |             23 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                             | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                     |                7 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[7][0]   | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                6 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                8 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                9 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8]                                                                                                                                                                                                                       |               14 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                7 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                6 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                             |                7 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                8 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                8 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                        |                7 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                 |                7 |             24 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                9 |             24 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                                                                                 |               12 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg[6]_i_1_n_0                                                                                                                                                                                                                 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                                                                                                                 |                5 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg[6]_i_1_n_0                                                                                                                                                                                                               | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                                                                                                                 |                7 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                    | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                6 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                            |               14 |             25 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                                                                                                                 |               10 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                                                                                   |               14 |             26 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                           |               12 |             26 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |               11 |             26 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |                8 |             26 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                8 |             27 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                7 |             27 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                8 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                7 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                8 |             27 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                8 |             27 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |               11 |             30 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |               17 |             31 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/device_temp_init_reg[11][0]                                                                                                                                                                                                           |               10 |             31 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_EAR_reg[31][0]                                                                                                                                                                                                                          |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                                               |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                                                             |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                             | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |               32 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                          |               13 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                                       | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                          |                5 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_BTR_reg[31][0]                                                                                                                                                                                                                          |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                                                                                                                                   |                7 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SLR_Value_DFF_reg[31][0]                                                                                                                                                                                                                   |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SHR_Value_DFF_reg[31][0]                                                                                                                                                                                                                   |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                7 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                4 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                          | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                5 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                6 |             32 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                                                              |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[7][0]                                                                                                                   | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                7 |             32 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                             | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                         |               20 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                                            |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                      | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                6 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]                                                                                                                                          | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                6 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                         |               17 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                          |                4 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/slr_reg_reg[31][0]                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                5 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/SR[0]                                                                                                                                                         |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_data_reg[31][0]                                                                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/bypass_data_valid_reg[0]                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/p_74_in                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                4 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/shr_reg_reg[31][0]                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                6 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                8 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               12 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |               11 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                8 |             33 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                        |               10 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |               16 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |               15 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |               10 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/SR[0]                                                                                                                                                                             |                9 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                    |               13 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               10 |             34 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                                                                            |               10 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |               11 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                    |               16 |             35 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                8 |             36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/current_read_info_reg[tag_addr][0]_1[0]                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               10 |             36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |                9 |             36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                8 |             36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |                9 |             36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                7 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                                                                            |               10 |             36 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                      |                7 |             36 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |               10 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                7 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |                9 |             37 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |               12 |             37 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |               10 |             37 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |                7 |             37 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                 |               11 |             37 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                 |                7 |             38 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               10 |             38 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                                                                                   |               24 |             39 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                 |                7 |             39 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                 |               13 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |                8 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |               12 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                 |                6 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |                8 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |                8 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                 |               12 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |               11 |             40 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                 |               10 |             41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |               13 |             41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                 |                9 |             41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |                8 |             41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                 |               13 |             41 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/write_req_granted                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |                8 |             42 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |               12 |             43 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |               14 |             44 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               10 |             44 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_gpio_input/U0/bus2ip_reset                                                                                                                                                                                                                                                                         |               13 |             45 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                 |               15 |             45 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                 |               14 |             45 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/first_fail_detect_reg                                                                                                                                                                                                                 |               17 |             47 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |               14 |             49 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/init_state_r1_reg[6][0]                                                                                                                                                                                                               |               17 |             49 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               10 |             54 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_Perf_2.saved_new_tag_bits_reg[0][0]                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               16 |             57 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |               20 |             59 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Trace_WB_Jump_Taken_reg                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               15 |             59 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                                                                                                 |               28 |             63 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                           |               30 |             63 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                 |                8 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                 |               14 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |               17 |             64 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                 |               12 |             64 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |               10 |             76 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               10 |             80 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               10 |             80 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |               31 |             85 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                        |                                                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |               32 |             90 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                                      |                                                                                                                                                                                                                                                                                                                 |               12 |             96 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                                                                                                                 |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                                  |                                                                                                                                                                                                                                                                                                                 |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                                                                                                                                                 |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                                  |                                                                                                                                                                                                                                                                                                                 |               14 |            112 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                                        |               24 |            115 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Data_Write[0][8]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                 |               16 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                 |               34 |            128 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |               38 |            129 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                 |               24 |            129 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |               32 |            140 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                 |               42 |            144 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                 |               48 |            144 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                 |               32 |            144 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               47 |            147 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                   |               36 |            150 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we                    |                                                                                                                                                                                                                                                                                                                 |               22 |            176 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |               23 |            184 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |               23 |            184 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                 |               24 |            192 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/PWM_0/inst/genblk1[0].duty_reg_latch[0][31]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                 |               41 |            192 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |               25 |            200 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |               25 |            200 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                 |               25 |            200 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               99 |            252 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |              116 |            257 |
|  system_i/clk_wiz_0/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |              377 |           1396 |
|  system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                 |              703 |           2425 |
+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    35 |
| 2      |                     7 |
| 3      |                    14 |
| 4      |                    81 |
| 5      |                    47 |
| 6      |                    66 |
| 7      |                    12 |
| 8      |                    93 |
| 9      |                    27 |
| 10     |                     9 |
| 11     |                     3 |
| 12     |                    26 |
| 13     |                     3 |
| 14     |                     3 |
| 15     |                     5 |
| 16+    |                   206 |
+--------+-----------------------+


