<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>AArch64MCTargetDesc.cpp</title>
    <link rel="stylesheet" href="../Style/style.css" />
  </head>
  <body>
    <div class="headerDiv">
      <h1>
        Code Coverage
      </h1>
      <p>
        Source file: /home/nikola/Desktop/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp
      </p>
    </div>
    <button class="collapsible" type="button">Open Summary Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Summary Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line number</th>
    <th class="mainTh">Line</th>
    <th class="mainTh">Number of hits</th>
    <th class="mainTh">Tests that cover line</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="">//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---*- C++ -*-===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="">// This file provides AArch64 specific target descriptions.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="">#include "AArch64MCTargetDesc.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="">#include "AArch64ELFStreamer.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="">#include "AArch64MCAsmInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="">#include "AArch64WinCOFFStreamer.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="">#include "MCTargetDesc/AArch64AddressingModes.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="">#include "MCTargetDesc/AArch64InstPrinter.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="">#include "TargetInfo/AArch64TargetInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="">#include "llvm/MC/MCAsmBackend.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="">#include "llvm/MC/MCCodeEmitter.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="">#include "llvm/MC/MCInstrInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="">#include "llvm/MC/MCObjectWriter.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="">#include "llvm/MC/MCStreamer.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="">#include "llvm/MC/TargetRegistry.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="">#include "llvm/Support/Endian.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="">#include "llvm/Support/ErrorHandling.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="">using namespace llvm;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="">#define GET_INSTRINFO_MC_DESC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="">#define GET_INSTRINFO_MC_HELPERS</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="">#include "AArch64GenInstrInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="">#include "AArch64GenSubtargetInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="">#define GET_REGINFO_MC_DESC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="">#include "AArch64GenRegisterInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="uncoveredLine">static MCInstrInfo *createAArch64MCInstrInfo() {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="uncoveredLine">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="uncoveredLine">  InitAArch64MCInstrInfo(X);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="uncoveredLine">  return X;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="">static MCSubtargetInfo *</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="uncoveredLine">createAArch64MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="uncoveredLine">  if (CPU.empty()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="uncoveredLine">    CPU = "generic";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="uncoveredLine">    if (FS.empty())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="uncoveredLine">      FS = "+v8a";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="uncoveredLine">    if (TT.isArm64e())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="uncoveredLine">      CPU = "apple-a12";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="uncoveredLine">  return createAArch64MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="uncoveredLine">void AArch64_MC::initLLVMToCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="">  // Mapping from CodeView to MC register id.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="">  static const struct {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="">    codeview::RegisterId CVReg;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="">    MCPhysReg Reg;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="">  } RegMap[] = {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="">      {codeview::RegisterId::ARM64_W0, AArch64::W0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="">      {codeview::RegisterId::ARM64_W1, AArch64::W1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="">      {codeview::RegisterId::ARM64_W2, AArch64::W2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="">      {codeview::RegisterId::ARM64_W3, AArch64::W3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="">      {codeview::RegisterId::ARM64_W4, AArch64::W4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="">      {codeview::RegisterId::ARM64_W5, AArch64::W5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="">      {codeview::RegisterId::ARM64_W6, AArch64::W6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="">      {codeview::RegisterId::ARM64_W7, AArch64::W7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="">      {codeview::RegisterId::ARM64_W8, AArch64::W8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="">      {codeview::RegisterId::ARM64_W9, AArch64::W9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="">      {codeview::RegisterId::ARM64_W10, AArch64::W10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="">      {codeview::RegisterId::ARM64_W11, AArch64::W11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="">      {codeview::RegisterId::ARM64_W12, AArch64::W12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="">      {codeview::RegisterId::ARM64_W13, AArch64::W13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="">      {codeview::RegisterId::ARM64_W14, AArch64::W14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="">      {codeview::RegisterId::ARM64_W15, AArch64::W15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="">      {codeview::RegisterId::ARM64_W16, AArch64::W16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="">      {codeview::RegisterId::ARM64_W17, AArch64::W17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="">      {codeview::RegisterId::ARM64_W18, AArch64::W18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="">      {codeview::RegisterId::ARM64_W19, AArch64::W19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="">      {codeview::RegisterId::ARM64_W20, AArch64::W20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="">      {codeview::RegisterId::ARM64_W21, AArch64::W21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="">      {codeview::RegisterId::ARM64_W22, AArch64::W22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="">      {codeview::RegisterId::ARM64_W23, AArch64::W23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="">      {codeview::RegisterId::ARM64_W24, AArch64::W24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="">      {codeview::RegisterId::ARM64_W25, AArch64::W25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="">      {codeview::RegisterId::ARM64_W26, AArch64::W26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="">      {codeview::RegisterId::ARM64_W27, AArch64::W27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="">      {codeview::RegisterId::ARM64_W28, AArch64::W28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="">      {codeview::RegisterId::ARM64_W29, AArch64::W29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="">      {codeview::RegisterId::ARM64_W30, AArch64::W30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="">      {codeview::RegisterId::ARM64_WZR, AArch64::WZR},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="">      {codeview::RegisterId::ARM64_X0, AArch64::X0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="">      {codeview::RegisterId::ARM64_X1, AArch64::X1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="">      {codeview::RegisterId::ARM64_X2, AArch64::X2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="">      {codeview::RegisterId::ARM64_X3, AArch64::X3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="">      {codeview::RegisterId::ARM64_X4, AArch64::X4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="">      {codeview::RegisterId::ARM64_X5, AArch64::X5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="">      {codeview::RegisterId::ARM64_X6, AArch64::X6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="">      {codeview::RegisterId::ARM64_X7, AArch64::X7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="">      {codeview::RegisterId::ARM64_X8, AArch64::X8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="">      {codeview::RegisterId::ARM64_X9, AArch64::X9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="">      {codeview::RegisterId::ARM64_X10, AArch64::X10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="">      {codeview::RegisterId::ARM64_X11, AArch64::X11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="">      {codeview::RegisterId::ARM64_X12, AArch64::X12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="">      {codeview::RegisterId::ARM64_X13, AArch64::X13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="">      {codeview::RegisterId::ARM64_X14, AArch64::X14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="">      {codeview::RegisterId::ARM64_X15, AArch64::X15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="">      {codeview::RegisterId::ARM64_X16, AArch64::X16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="">      {codeview::RegisterId::ARM64_X17, AArch64::X17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="">      {codeview::RegisterId::ARM64_X18, AArch64::X18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="">      {codeview::RegisterId::ARM64_X19, AArch64::X19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="">      {codeview::RegisterId::ARM64_X20, AArch64::X20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="">      {codeview::RegisterId::ARM64_X21, AArch64::X21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="">      {codeview::RegisterId::ARM64_X22, AArch64::X22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="">      {codeview::RegisterId::ARM64_X23, AArch64::X23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="">      {codeview::RegisterId::ARM64_X24, AArch64::X24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="">      {codeview::RegisterId::ARM64_X25, AArch64::X25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="">      {codeview::RegisterId::ARM64_X26, AArch64::X26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="">      {codeview::RegisterId::ARM64_X27, AArch64::X27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="">      {codeview::RegisterId::ARM64_X28, AArch64::X28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="">      {codeview::RegisterId::ARM64_FP, AArch64::FP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="">      {codeview::RegisterId::ARM64_LR, AArch64::LR},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="">      {codeview::RegisterId::ARM64_SP, AArch64::SP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="">      {codeview::RegisterId::ARM64_ZR, AArch64::XZR},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="">      {codeview::RegisterId::ARM64_NZCV, AArch64::NZCV},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="">      {codeview::RegisterId::ARM64_S0, AArch64::S0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="">      {codeview::RegisterId::ARM64_S1, AArch64::S1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="">      {codeview::RegisterId::ARM64_S2, AArch64::S2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="">      {codeview::RegisterId::ARM64_S3, AArch64::S3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="">      {codeview::RegisterId::ARM64_S4, AArch64::S4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="">      {codeview::RegisterId::ARM64_S5, AArch64::S5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="">      {codeview::RegisterId::ARM64_S6, AArch64::S6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="">      {codeview::RegisterId::ARM64_S7, AArch64::S7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="">      {codeview::RegisterId::ARM64_S8, AArch64::S8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="">      {codeview::RegisterId::ARM64_S9, AArch64::S9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="">      {codeview::RegisterId::ARM64_S10, AArch64::S10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="">      {codeview::RegisterId::ARM64_S11, AArch64::S11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="">      {codeview::RegisterId::ARM64_S12, AArch64::S12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="">      {codeview::RegisterId::ARM64_S13, AArch64::S13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="">      {codeview::RegisterId::ARM64_S14, AArch64::S14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="">      {codeview::RegisterId::ARM64_S15, AArch64::S15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="">      {codeview::RegisterId::ARM64_S16, AArch64::S16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="">      {codeview::RegisterId::ARM64_S17, AArch64::S17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="">      {codeview::RegisterId::ARM64_S18, AArch64::S18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="">      {codeview::RegisterId::ARM64_S19, AArch64::S19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="">      {codeview::RegisterId::ARM64_S20, AArch64::S20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="">      {codeview::RegisterId::ARM64_S21, AArch64::S21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="">      {codeview::RegisterId::ARM64_S22, AArch64::S22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="">      {codeview::RegisterId::ARM64_S23, AArch64::S23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="">      {codeview::RegisterId::ARM64_S24, AArch64::S24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="">      {codeview::RegisterId::ARM64_S25, AArch64::S25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="">      {codeview::RegisterId::ARM64_S26, AArch64::S26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="">      {codeview::RegisterId::ARM64_S27, AArch64::S27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="">      {codeview::RegisterId::ARM64_S28, AArch64::S28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="">      {codeview::RegisterId::ARM64_S29, AArch64::S29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="">      {codeview::RegisterId::ARM64_S30, AArch64::S30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="">      {codeview::RegisterId::ARM64_S31, AArch64::S31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="">      {codeview::RegisterId::ARM64_D0, AArch64::D0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="">      {codeview::RegisterId::ARM64_D1, AArch64::D1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="">      {codeview::RegisterId::ARM64_D2, AArch64::D2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="">      {codeview::RegisterId::ARM64_D3, AArch64::D3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="">      {codeview::RegisterId::ARM64_D4, AArch64::D4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="">      {codeview::RegisterId::ARM64_D5, AArch64::D5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="">      {codeview::RegisterId::ARM64_D6, AArch64::D6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="">      {codeview::RegisterId::ARM64_D7, AArch64::D7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="">      {codeview::RegisterId::ARM64_D8, AArch64::D8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="">      {codeview::RegisterId::ARM64_D9, AArch64::D9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="">      {codeview::RegisterId::ARM64_D10, AArch64::D10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="">      {codeview::RegisterId::ARM64_D11, AArch64::D11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="">      {codeview::RegisterId::ARM64_D12, AArch64::D12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="">      {codeview::RegisterId::ARM64_D13, AArch64::D13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="">      {codeview::RegisterId::ARM64_D14, AArch64::D14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="">      {codeview::RegisterId::ARM64_D15, AArch64::D15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="">      {codeview::RegisterId::ARM64_D16, AArch64::D16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="">      {codeview::RegisterId::ARM64_D17, AArch64::D17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="">      {codeview::RegisterId::ARM64_D18, AArch64::D18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="">      {codeview::RegisterId::ARM64_D19, AArch64::D19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="">      {codeview::RegisterId::ARM64_D20, AArch64::D20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="">      {codeview::RegisterId::ARM64_D21, AArch64::D21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="">      {codeview::RegisterId::ARM64_D22, AArch64::D22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="">      {codeview::RegisterId::ARM64_D23, AArch64::D23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="">      {codeview::RegisterId::ARM64_D24, AArch64::D24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="">      {codeview::RegisterId::ARM64_D25, AArch64::D25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="">      {codeview::RegisterId::ARM64_D26, AArch64::D26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="">      {codeview::RegisterId::ARM64_D27, AArch64::D27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="">      {codeview::RegisterId::ARM64_D28, AArch64::D28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="">      {codeview::RegisterId::ARM64_D29, AArch64::D29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="">      {codeview::RegisterId::ARM64_D30, AArch64::D30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="">      {codeview::RegisterId::ARM64_D31, AArch64::D31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="">      {codeview::RegisterId::ARM64_Q0, AArch64::Q0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="">      {codeview::RegisterId::ARM64_Q1, AArch64::Q1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="">      {codeview::RegisterId::ARM64_Q2, AArch64::Q2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="">      {codeview::RegisterId::ARM64_Q3, AArch64::Q3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="">      {codeview::RegisterId::ARM64_Q4, AArch64::Q4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="">      {codeview::RegisterId::ARM64_Q5, AArch64::Q5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="">      {codeview::RegisterId::ARM64_Q6, AArch64::Q6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="">      {codeview::RegisterId::ARM64_Q7, AArch64::Q7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="">      {codeview::RegisterId::ARM64_Q8, AArch64::Q8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="">      {codeview::RegisterId::ARM64_Q9, AArch64::Q9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="">      {codeview::RegisterId::ARM64_Q10, AArch64::Q10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="">      {codeview::RegisterId::ARM64_Q11, AArch64::Q11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="">      {codeview::RegisterId::ARM64_Q12, AArch64::Q12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="">      {codeview::RegisterId::ARM64_Q13, AArch64::Q13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="">      {codeview::RegisterId::ARM64_Q14, AArch64::Q14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="">      {codeview::RegisterId::ARM64_Q15, AArch64::Q15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="">      {codeview::RegisterId::ARM64_Q16, AArch64::Q16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="">      {codeview::RegisterId::ARM64_Q17, AArch64::Q17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="">      {codeview::RegisterId::ARM64_Q18, AArch64::Q18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="">      {codeview::RegisterId::ARM64_Q19, AArch64::Q19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="">      {codeview::RegisterId::ARM64_Q20, AArch64::Q20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="">      {codeview::RegisterId::ARM64_Q21, AArch64::Q21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="">      {codeview::RegisterId::ARM64_Q22, AArch64::Q22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="">      {codeview::RegisterId::ARM64_Q23, AArch64::Q23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="">      {codeview::RegisterId::ARM64_Q24, AArch64::Q24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="">      {codeview::RegisterId::ARM64_Q25, AArch64::Q25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="">      {codeview::RegisterId::ARM64_Q26, AArch64::Q26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="">      {codeview::RegisterId::ARM64_Q27, AArch64::Q27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="">      {codeview::RegisterId::ARM64_Q28, AArch64::Q28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="">      {codeview::RegisterId::ARM64_Q29, AArch64::Q29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="">      {codeview::RegisterId::ARM64_Q30, AArch64::Q30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="">      {codeview::RegisterId::ARM64_Q31, AArch64::Q31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="">      {codeview::RegisterId::ARM64_B0, AArch64::B0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="">      {codeview::RegisterId::ARM64_B1, AArch64::B1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="">      {codeview::RegisterId::ARM64_B2, AArch64::B2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="">      {codeview::RegisterId::ARM64_B3, AArch64::B3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="">      {codeview::RegisterId::ARM64_B4, AArch64::B4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="">      {codeview::RegisterId::ARM64_B5, AArch64::B5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="">      {codeview::RegisterId::ARM64_B6, AArch64::B6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="">      {codeview::RegisterId::ARM64_B7, AArch64::B7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="">      {codeview::RegisterId::ARM64_B8, AArch64::B8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="">      {codeview::RegisterId::ARM64_B9, AArch64::B9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="">      {codeview::RegisterId::ARM64_B10, AArch64::B10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="">      {codeview::RegisterId::ARM64_B11, AArch64::B11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="">      {codeview::RegisterId::ARM64_B12, AArch64::B12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="">      {codeview::RegisterId::ARM64_B13, AArch64::B13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="">      {codeview::RegisterId::ARM64_B14, AArch64::B14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="">      {codeview::RegisterId::ARM64_B15, AArch64::B15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="">      {codeview::RegisterId::ARM64_B16, AArch64::B16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="">      {codeview::RegisterId::ARM64_B17, AArch64::B17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="">      {codeview::RegisterId::ARM64_B18, AArch64::B18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="">      {codeview::RegisterId::ARM64_B19, AArch64::B19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="">      {codeview::RegisterId::ARM64_B20, AArch64::B20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="">      {codeview::RegisterId::ARM64_B21, AArch64::B21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="">      {codeview::RegisterId::ARM64_B22, AArch64::B22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="">      {codeview::RegisterId::ARM64_B23, AArch64::B23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="">      {codeview::RegisterId::ARM64_B24, AArch64::B24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="">      {codeview::RegisterId::ARM64_B25, AArch64::B25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="">      {codeview::RegisterId::ARM64_B26, AArch64::B26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="">      {codeview::RegisterId::ARM64_B27, AArch64::B27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="">      {codeview::RegisterId::ARM64_B28, AArch64::B28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="">      {codeview::RegisterId::ARM64_B29, AArch64::B29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="">      {codeview::RegisterId::ARM64_B30, AArch64::B30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="">      {codeview::RegisterId::ARM64_B31, AArch64::B31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="">      {codeview::RegisterId::ARM64_H0, AArch64::H0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="">      {codeview::RegisterId::ARM64_H1, AArch64::H1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="">      {codeview::RegisterId::ARM64_H2, AArch64::H2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="">      {codeview::RegisterId::ARM64_H3, AArch64::H3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="">      {codeview::RegisterId::ARM64_H4, AArch64::H4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="">      {codeview::RegisterId::ARM64_H5, AArch64::H5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="">      {codeview::RegisterId::ARM64_H6, AArch64::H6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="">      {codeview::RegisterId::ARM64_H7, AArch64::H7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="">      {codeview::RegisterId::ARM64_H8, AArch64::H8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="">      {codeview::RegisterId::ARM64_H9, AArch64::H9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="">      {codeview::RegisterId::ARM64_H10, AArch64::H10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="">      {codeview::RegisterId::ARM64_H11, AArch64::H11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="">      {codeview::RegisterId::ARM64_H12, AArch64::H12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="">      {codeview::RegisterId::ARM64_H13, AArch64::H13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="">      {codeview::RegisterId::ARM64_H14, AArch64::H14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="">      {codeview::RegisterId::ARM64_H15, AArch64::H15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="">      {codeview::RegisterId::ARM64_H16, AArch64::H16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="">      {codeview::RegisterId::ARM64_H17, AArch64::H17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="">      {codeview::RegisterId::ARM64_H18, AArch64::H18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="">      {codeview::RegisterId::ARM64_H19, AArch64::H19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="">      {codeview::RegisterId::ARM64_H20, AArch64::H20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="">      {codeview::RegisterId::ARM64_H21, AArch64::H21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="">      {codeview::RegisterId::ARM64_H22, AArch64::H22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="">      {codeview::RegisterId::ARM64_H23, AArch64::H23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="">      {codeview::RegisterId::ARM64_H24, AArch64::H24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="">      {codeview::RegisterId::ARM64_H25, AArch64::H25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="">      {codeview::RegisterId::ARM64_H26, AArch64::H26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="">      {codeview::RegisterId::ARM64_H27, AArch64::H27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="">      {codeview::RegisterId::ARM64_H28, AArch64::H28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="">      {codeview::RegisterId::ARM64_H29, AArch64::H29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="">      {codeview::RegisterId::ARM64_H30, AArch64::H30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="">      {codeview::RegisterId::ARM64_H31, AArch64::H31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="">  };</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="uncoveredLine">  for (const auto &I : RegMap)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="uncoveredLine">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="uncoveredLine">bool AArch64_MC::isHForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="uncoveredLine">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="uncoveredLine">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="uncoveredLine">    return Op.isReg() && FPR16.contains(Op.getReg());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="uncoveredLine">  });</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="uncoveredLine">bool AArch64_MC::isQForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="uncoveredLine">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="uncoveredLine">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="uncoveredLine">    return Op.isReg() && FPR128.contains(Op.getReg());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="uncoveredLine">  });</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="uncoveredLine">bool AArch64_MC::isFpOrNEON(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="uncoveredLine">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="uncoveredLine">  const auto &FPR64 = AArch64MCRegisterClasses[AArch64::FPR64RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="uncoveredLine">  const auto &FPR32 = AArch64MCRegisterClasses[AArch64::FPR32RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="uncoveredLine">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="uncoveredLine">  const auto &FPR8 = AArch64MCRegisterClasses[AArch64::FPR8RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="uncoveredLine">  auto IsFPR = [&](const MCOperand &Op) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="uncoveredLine">    if (!Op.isReg())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="uncoveredLine">      return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="uncoveredLine">    auto Reg = Op.getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="uncoveredLine">    return FPR128.contains(Reg) || FPR64.contains(Reg) || FPR32.contains(Reg) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="uncoveredLine">           FPR16.contains(Reg) || FPR8.contains(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="">  };</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="uncoveredLine">  return llvm::any_of(MI, IsFPR);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="uncoveredLine">static MCRegisterInfo *createAArch64MCRegisterInfo(const Triple &Triple) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="uncoveredLine">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="uncoveredLine">  InitAArch64MCRegisterInfo(X, AArch64::LR);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="uncoveredLine">  AArch64_MC::initLLVMToCVRegMapping(X);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="uncoveredLine">  return X;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="uncoveredLine">static MCAsmInfo *createAArch64MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="">                                         const Triple &TheTriple,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="">                                         const MCTargetOptions &Options) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="">  MCAsmInfo *MAI;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="uncoveredLine">  if (TheTriple.isOSBinFormatMachO())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="uncoveredLine">    MAI = new AArch64MCAsmInfoDarwin(TheTriple.getArch() == Triple::aarch64_32);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="uncoveredLine">  else if (TheTriple.isWindowsMSVCEnvironment())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="uncoveredLine">    MAI = new AArch64MCAsmInfoMicrosoftCOFF();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="uncoveredLine">  else if (TheTriple.isOSBinFormatCOFF())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="uncoveredLine">    MAI = new AArch64MCAsmInfoGNUCOFF();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="">  else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="uncoveredLine">    assert(TheTriple.isOSBinFormatELF() && "Invalid target");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="uncoveredLine">    MAI = new AArch64MCAsmInfoELF(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="">  // Initial state of the frame pointer is SP.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="uncoveredLine">  unsigned Reg = MRI.getDwarfRegNum(AArch64::SP, true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="uncoveredLine">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="uncoveredLine">  MAI->addInitialFrameState(Inst);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="uncoveredLine">  return MAI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="uncoveredLine">static MCInstPrinter *createAArch64MCInstPrinter(const Triple &T,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="">                                                 unsigned SyntaxVariant,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="">                                                 const MCAsmInfo &MAI,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="">                                                 const MCInstrInfo &MII,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="">                                                 const MCRegisterInfo &MRI) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="uncoveredLine">  if (SyntaxVariant == 0)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="uncoveredLine">    return new AArch64InstPrinter(MAI, MII, MRI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="uncoveredLine">  if (SyntaxVariant == 1)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="uncoveredLine">    return new AArch64AppleInstPrinter(MAI, MII, MRI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="uncoveredLine">  return nullptr;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="uncoveredLine">static MCStreamer *createELFStreamer(const Triple &T, MCContext &Ctx,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="">                                     std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="">                                     std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="">                                     std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="">                                     bool RelaxAll) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="uncoveredLine">  return createAArch64ELFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="uncoveredLine">                                  std::move(Emitter), RelaxAll);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="uncoveredLine">static MCStreamer *createMachOStreamer(MCContext &Ctx,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="">                                       std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="">                                       std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="">                                       std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="">                                       bool RelaxAll,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="">                                       bool DWARFMustBeAtTheEnd) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="uncoveredLine">  return createMachOStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="uncoveredLine">                             std::move(Emitter), RelaxAll, DWARFMustBeAtTheEnd,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="uncoveredLine">                             /*LabelSections*/ true);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="">static MCStreamer *</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="uncoveredLine">createWinCOFFStreamer(MCContext &Ctx, std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="">                      std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="">                      std::unique_ptr<MCCodeEmitter> &&Emitter, bool RelaxAll,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="">                      bool IncrementalLinkerCompatible) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="uncoveredLine">  return createAArch64WinCOFFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="uncoveredLine">                                      std::move(Emitter), RelaxAll,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="uncoveredLine">                                      IncrementalLinkerCompatible);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="">namespace {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="">class AArch64MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="">public:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="uncoveredLine">  AArch64MCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="uncoveredLine">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="">                      uint64_t &Target) const override {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="">    // Search for a PC-relative argument.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="">    // This will handle instructions like bcc (where the first argument is the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="">    // condition code) and cbz (where it is a register).</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="uncoveredLine">    const auto &Desc = Info->get(Inst.getOpcode());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="uncoveredLine">    for (unsigned i = 0, e = Inst.getNumOperands(); i != e; i++) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="uncoveredLine">      if (Desc.operands()[i].OperandType == MCOI::OPERAND_PCREL) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="uncoveredLine">        int64_t Imm = Inst.getOperand(i).getImm();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="uncoveredLine">        if (Inst.getOpcode() == AArch64::ADR)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="uncoveredLine">          Target = Addr + Imm;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="uncoveredLine">        else if (Inst.getOpcode() == AArch64::ADRP)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="uncoveredLine">          Target = (Addr & -4096) + Imm * 4096;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="">        else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="uncoveredLine">          Target = Addr + Imm * 4;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="uncoveredLine">        return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="uncoveredLine">    return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="uncoveredLine">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="">                 const Triple &TargetTriple) const override {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="">    // Do a lightweight parsing of PLT entries.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="uncoveredLine">    std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="uncoveredLine">    for (uint64_t Byte = 0, End = PltContents.size(); Byte + 7 < End;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="uncoveredLine">         Byte += 4) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="uncoveredLine">      uint32_t Insn = support::endian::read32le(PltContents.data() + Byte);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="uncoveredLine">      uint64_t Off = 0;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="">      // Check for optional bti c that prefixes adrp in BTI enabled entries</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="uncoveredLine">      if (Insn == 0xd503245f) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="uncoveredLine">         Off = 4;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="uncoveredLine">         Insn = support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="">      // Check for adrp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="uncoveredLine">      if ((Insn & 0x9f000000) != 0x90000000)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="uncoveredLine">        continue;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="uncoveredLine">      Off += 4;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="uncoveredLine">      uint64_t Imm = (((PltSectionVA + Byte) >> 12) << 12) +</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="uncoveredLine">            (((Insn >> 29) & 3) << 12) + (((Insn >> 5) & 0x3ffff) << 14);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="">      uint32_t Insn2 =</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="uncoveredLine">          support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="">      // Check for: ldr Xt, [Xn, #pimm].</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="uncoveredLine">      if (Insn2 >> 22 == 0x3e5) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="uncoveredLine">        Imm += ((Insn2 >> 10) & 0xfff) << 3;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="uncoveredLine">        Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="uncoveredLine">        Byte += 4;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="uncoveredLine">    return Result;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="">};</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="">} // end anonymous namespace</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="uncoveredLine">static MCInstrAnalysis *createAArch64InstrAnalysis(const MCInstrInfo *Info) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="uncoveredLine">  return new AArch64MCInstrAnalysis(Info);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="">// Force static initialization.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="coveredLine">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAArch64TargetMC() {</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="coveredLine">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64beTarget(),</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="coveredLine">                    &getTheAArch64_32Target(), &getTheARM64Target(),</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="coveredLine">                    &getTheARM64_32Target()}) {</td>
    <td>14</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="">    // Register the MC asm info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="coveredLine">    RegisterMCAsmInfoFn X(*T, createAArch64MCAsmInfo);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="">    // Register the MC instruction info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCInstrInfo(*T, createAArch64MCInstrInfo);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="">    // Register the MC register info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCRegInfo(*T, createAArch64MCRegisterInfo);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="">    // Register the MC subtarget info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCSubtargetInfo(*T, createAArch64MCSubtargetInfo);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="">    // Register the MC instruction analyzer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCInstrAnalysis(*T, createAArch64InstrAnalysis);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="">    // Register the MC Code Emitter</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCCodeEmitter(*T, createAArch64MCCodeEmitter);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="">    // Register the obj streamers.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="coveredLine">    TargetRegistry::RegisterELFStreamer(*T, createELFStreamer);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="coveredLine">    TargetRegistry::RegisterMachOStreamer(*T, createMachOStreamer);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="coveredLine">    TargetRegistry::RegisterCOFFStreamer(*T, createWinCOFFStreamer);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="">    // Register the obj target streamer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="coveredLine">    TargetRegistry::RegisterObjectTargetStreamer(</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="">        *T, createAArch64ObjectTargetStreamer);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="">    // Register the asm streamer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="coveredLine">    TargetRegistry::RegisterAsmTargetStreamer(*T,</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="">                                              createAArch64AsmTargetStreamer);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="">    // Register the null streamer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="coveredLine">    TargetRegistry::RegisterNullTargetStreamer(*T,</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="">                                               createAArch64NullTargetStreamer);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="">    // Register the MCInstPrinter.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCInstPrinter(*T, createAArch64MCInstPrinter);</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="">  // Register the asm backend.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="coveredLine">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64_32Target(),</td>
    <td>10</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="coveredLine">                    &getTheARM64Target(), &getTheARM64_32Target()})</td>
    <td>12</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCAsmBackend(*T, createAArch64leAsmBackend);</td>
    <td>8</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheAArch64beTarget(),</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="">                                       createAArch64beAsmBackend);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="coveredLine">}</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Functions Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Functions Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Function name</th>
    <th class="mainTh">Number of hits</th>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL24createAArch64MCInstrInfov</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL28createAArch64MCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm10AArch64_MC7isHFormERKNS_6MCInstEPKNS_11MCInstrInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZZN4llvm10AArch64_MC7isHFormERKNS_6MCInstEPKNS_11MCInstrInfoEENKUlRKNS_9MCOperandEE_clES9_</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm10AArch64_MC7isQFormERKNS_6MCInstEPKNS_11MCInstrInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZZN4llvm10AArch64_MC7isQFormERKNS_6MCInstEPKNS_11MCInstrInfoEENKUlRKNS_9MCOperandEE_clES9_</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm10AArch64_MC10isFpOrNEONERKNS_6MCInstEPKNS_11MCInstrInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZZN4llvm10AArch64_MC10isFpOrNEONERKNS_6MCInstEPKNS_11MCInstrInfoEENKUlRKNS_9MCOperandEE_clES9_</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL27createAArch64MCRegisterInfoRKN4llvm6TripleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL22createAArch64MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL26createAArch64MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL17createELFStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_INS_13MCCodeEmitterES7_ISF_EEb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL19createMachOStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCodeEmitterES4_ISC_EEbb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL21createWinCOFFStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCodeEmitterES4_ISC_EEbb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN12_GLOBAL__N_122AArch64MCInstrAnalysisC2EPKN4llvm11MCInstrInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK12_GLOBAL__N_122AArch64MCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK12_GLOBAL__N_122AArch64MCInstrAnalysis14findPltEntriesEmN4llvm8ArrayRefIhEERKNS1_6TripleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL26createAArch64InstrAnalysisPKN4llvm11MCInstrInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">LLVMInitializeAArch64TargetMC</td>
    <td class="numberOfCalls">2</td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Coverage Diff</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Coverage Diff</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeline">//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---*- C++ -*-===//</td>
    <td class="lineNumber">1</td>
    <td class="codeline">//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---*- C++ -*-===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeline">// This file provides AArch64 specific target descriptions.</td>
    <td class="lineNumber">9</td>
    <td class="codeline">// This file provides AArch64 specific target descriptions.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeline">//</td>
    <td class="lineNumber">10</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">11</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeline"></td>
    <td class="lineNumber">12</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeline">#include "AArch64MCTargetDesc.h"</td>
    <td class="lineNumber">13</td>
    <td class="codeline">#include "AArch64MCTargetDesc.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeline">#include "AArch64ELFStreamer.h"</td>
    <td class="lineNumber">14</td>
    <td class="codeline">#include "AArch64ELFStreamer.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeline">#include "AArch64MCAsmInfo.h"</td>
    <td class="lineNumber">15</td>
    <td class="codeline">#include "AArch64MCAsmInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeline">#include "AArch64WinCOFFStreamer.h"</td>
    <td class="lineNumber">16</td>
    <td class="codeline">#include "AArch64WinCOFFStreamer.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeline">#include "MCTargetDesc/AArch64AddressingModes.h"</td>
    <td class="lineNumber">17</td>
    <td class="codeline">#include "MCTargetDesc/AArch64AddressingModes.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeline">#include "MCTargetDesc/AArch64InstPrinter.h"</td>
    <td class="lineNumber">18</td>
    <td class="codeline">#include "MCTargetDesc/AArch64InstPrinter.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeline">#include "TargetInfo/AArch64TargetInfo.h"</td>
    <td class="lineNumber">19</td>
    <td class="codeline">#include "TargetInfo/AArch64TargetInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/MC/MCAsmBackend.h"</td>
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/MC/MCAsmBackend.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/MC/MCCodeEmitter.h"</td>
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/MC/MCCodeEmitter.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/MC/MCInstrAnalysis.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeline">#include "llvm/MC/MCInstrInfo.h"</td>
    <td class="lineNumber">24</td>
    <td class="codeline">#include "llvm/MC/MCInstrInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeline">#include "llvm/MC/MCObjectWriter.h"</td>
    <td class="lineNumber">25</td>
    <td class="codeline">#include "llvm/MC/MCObjectWriter.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeline">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td class="lineNumber">26</td>
    <td class="codeline">#include "llvm/MC/MCRegisterInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeline">#include "llvm/MC/MCStreamer.h"</td>
    <td class="lineNumber">27</td>
    <td class="codeline">#include "llvm/MC/MCStreamer.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeline">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td class="lineNumber">28</td>
    <td class="codeline">#include "llvm/MC/MCSubtargetInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeline">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">29</td>
    <td class="codeline">#include "llvm/MC/TargetRegistry.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeline">#include "llvm/Support/Endian.h"</td>
    <td class="lineNumber">30</td>
    <td class="codeline">#include "llvm/Support/Endian.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">31</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeline"></td>
    <td class="lineNumber">32</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeline">using namespace llvm;</td>
    <td class="lineNumber">33</td>
    <td class="codeline">using namespace llvm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeline"></td>
    <td class="lineNumber">34</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeline">#define GET_INSTRINFO_MC_DESC</td>
    <td class="lineNumber">35</td>
    <td class="codeline">#define GET_INSTRINFO_MC_DESC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeline">#define GET_INSTRINFO_MC_HELPERS</td>
    <td class="lineNumber">36</td>
    <td class="codeline">#define GET_INSTRINFO_MC_HELPERS</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeline">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td class="lineNumber">37</td>
    <td class="codeline">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeline">#include "AArch64GenInstrInfo.inc"</td>
    <td class="lineNumber">38</td>
    <td class="codeline">#include "AArch64GenInstrInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeline"></td>
    <td class="lineNumber">39</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeline">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td class="lineNumber">40</td>
    <td class="codeline">#define GET_SUBTARGETINFO_MC_DESC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeline">#include "AArch64GenSubtargetInfo.inc"</td>
    <td class="lineNumber">41</td>
    <td class="codeline">#include "AArch64GenSubtargetInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeline"></td>
    <td class="lineNumber">42</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeline">#define GET_REGINFO_MC_DESC</td>
    <td class="lineNumber">43</td>
    <td class="codeline">#define GET_REGINFO_MC_DESC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeline">#include "AArch64GenRegisterInfo.inc"</td>
    <td class="lineNumber">44</td>
    <td class="codeline">#include "AArch64GenRegisterInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeline"></td>
    <td class="lineNumber">45</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeline">static MCInstrInfo *createAArch64MCInstrInfo() {</td>
    <td class="lineNumber">46</td>
    <td class="codeline">static MCInstrInfo *createAArch64MCInstrInfo() {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeline">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td class="lineNumber">47</td>
    <td class="codeline">  MCInstrInfo *X = new MCInstrInfo();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeline">  InitAArch64MCInstrInfo(X);</td>
    <td class="lineNumber">48</td>
    <td class="codeline">  InitAArch64MCInstrInfo(X);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeline">  return X;</td>
    <td class="lineNumber">49</td>
    <td class="codeline">  return X;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeline">}</td>
    <td class="lineNumber">50</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeline"></td>
    <td class="lineNumber">51</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeline">static MCSubtargetInfo *</td>
    <td class="lineNumber">52</td>
    <td class="codeline">static MCSubtargetInfo *</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeline">createAArch64MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {</td>
    <td class="lineNumber">53</td>
    <td class="codeline">createAArch64MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeline">  if (CPU.empty()) {</td>
    <td class="lineNumber">54</td>
    <td class="codeline">  if (CPU.empty()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeline">    CPU = "generic";</td>
    <td class="lineNumber">55</td>
    <td class="codeline">    CPU = "generic";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeline">    if (FS.empty())</td>
    <td class="lineNumber">56</td>
    <td class="codeline">    if (FS.empty())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeline">      FS = "+v8a";</td>
    <td class="lineNumber">57</td>
    <td class="codeline">      FS = "+v8a";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeline"></td>
    <td class="lineNumber">58</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeline">    if (TT.isArm64e())</td>
    <td class="lineNumber">59</td>
    <td class="codeline">    if (TT.isArm64e())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeline">      CPU = "apple-a12";</td>
    <td class="lineNumber">60</td>
    <td class="codeline">      CPU = "apple-a12";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">61</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeline"></td>
    <td class="lineNumber">62</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeline">  return createAArch64MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);</td>
    <td class="lineNumber">63</td>
    <td class="codeline">  return createAArch64MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeline">}</td>
    <td class="lineNumber">64</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeline"></td>
    <td class="lineNumber">65</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeline">void AArch64_MC::initLLVMToCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td class="lineNumber">66</td>
    <td class="codeline">void AArch64_MC::initLLVMToCVRegMapping(MCRegisterInfo *MRI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeline">  // Mapping from CodeView to MC register id.</td>
    <td class="lineNumber">67</td>
    <td class="codeline">  // Mapping from CodeView to MC register id.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeline">  static const struct {</td>
    <td class="lineNumber">68</td>
    <td class="codeline">  static const struct {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeline">    codeview::RegisterId CVReg;</td>
    <td class="lineNumber">69</td>
    <td class="codeline">    codeview::RegisterId CVReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeline">    MCPhysReg Reg;</td>
    <td class="lineNumber">70</td>
    <td class="codeline">    MCPhysReg Reg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeline">  } RegMap[] = {</td>
    <td class="lineNumber">71</td>
    <td class="codeline">  } RegMap[] = {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W0, AArch64::W0},</td>
    <td class="lineNumber">72</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W0, AArch64::W0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W1, AArch64::W1},</td>
    <td class="lineNumber">73</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W1, AArch64::W1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W2, AArch64::W2},</td>
    <td class="lineNumber">74</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W2, AArch64::W2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W3, AArch64::W3},</td>
    <td class="lineNumber">75</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W3, AArch64::W3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W4, AArch64::W4},</td>
    <td class="lineNumber">76</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W4, AArch64::W4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W5, AArch64::W5},</td>
    <td class="lineNumber">77</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W5, AArch64::W5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W6, AArch64::W6},</td>
    <td class="lineNumber">78</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W6, AArch64::W6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W7, AArch64::W7},</td>
    <td class="lineNumber">79</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W7, AArch64::W7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W8, AArch64::W8},</td>
    <td class="lineNumber">80</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W8, AArch64::W8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W9, AArch64::W9},</td>
    <td class="lineNumber">81</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W9, AArch64::W9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W10, AArch64::W10},</td>
    <td class="lineNumber">82</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W10, AArch64::W10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W11, AArch64::W11},</td>
    <td class="lineNumber">83</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W11, AArch64::W11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W12, AArch64::W12},</td>
    <td class="lineNumber">84</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W12, AArch64::W12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W13, AArch64::W13},</td>
    <td class="lineNumber">85</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W13, AArch64::W13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W14, AArch64::W14},</td>
    <td class="lineNumber">86</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W14, AArch64::W14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W15, AArch64::W15},</td>
    <td class="lineNumber">87</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W15, AArch64::W15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W16, AArch64::W16},</td>
    <td class="lineNumber">88</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W16, AArch64::W16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W17, AArch64::W17},</td>
    <td class="lineNumber">89</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W17, AArch64::W17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W18, AArch64::W18},</td>
    <td class="lineNumber">90</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W18, AArch64::W18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W19, AArch64::W19},</td>
    <td class="lineNumber">91</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W19, AArch64::W19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W20, AArch64::W20},</td>
    <td class="lineNumber">92</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W20, AArch64::W20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W21, AArch64::W21},</td>
    <td class="lineNumber">93</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W21, AArch64::W21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W22, AArch64::W22},</td>
    <td class="lineNumber">94</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W22, AArch64::W22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W23, AArch64::W23},</td>
    <td class="lineNumber">95</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W23, AArch64::W23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W24, AArch64::W24},</td>
    <td class="lineNumber">96</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W24, AArch64::W24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W25, AArch64::W25},</td>
    <td class="lineNumber">97</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W25, AArch64::W25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W26, AArch64::W26},</td>
    <td class="lineNumber">98</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W26, AArch64::W26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W27, AArch64::W27},</td>
    <td class="lineNumber">99</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W27, AArch64::W27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W28, AArch64::W28},</td>
    <td class="lineNumber">100</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W28, AArch64::W28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W29, AArch64::W29},</td>
    <td class="lineNumber">101</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W29, AArch64::W29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W30, AArch64::W30},</td>
    <td class="lineNumber">102</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_W30, AArch64::W30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_WZR, AArch64::WZR},</td>
    <td class="lineNumber">103</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_WZR, AArch64::WZR},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X0, AArch64::X0},</td>
    <td class="lineNumber">104</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X0, AArch64::X0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X1, AArch64::X1},</td>
    <td class="lineNumber">105</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X1, AArch64::X1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X2, AArch64::X2},</td>
    <td class="lineNumber">106</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X2, AArch64::X2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X3, AArch64::X3},</td>
    <td class="lineNumber">107</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X3, AArch64::X3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X4, AArch64::X4},</td>
    <td class="lineNumber">108</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X4, AArch64::X4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X5, AArch64::X5},</td>
    <td class="lineNumber">109</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X5, AArch64::X5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X6, AArch64::X6},</td>
    <td class="lineNumber">110</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X6, AArch64::X6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X7, AArch64::X7},</td>
    <td class="lineNumber">111</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X7, AArch64::X7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X8, AArch64::X8},</td>
    <td class="lineNumber">112</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X8, AArch64::X8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X9, AArch64::X9},</td>
    <td class="lineNumber">113</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X9, AArch64::X9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X10, AArch64::X10},</td>
    <td class="lineNumber">114</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X10, AArch64::X10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X11, AArch64::X11},</td>
    <td class="lineNumber">115</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X11, AArch64::X11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X12, AArch64::X12},</td>
    <td class="lineNumber">116</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X12, AArch64::X12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X13, AArch64::X13},</td>
    <td class="lineNumber">117</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X13, AArch64::X13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X14, AArch64::X14},</td>
    <td class="lineNumber">118</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X14, AArch64::X14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X15, AArch64::X15},</td>
    <td class="lineNumber">119</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X15, AArch64::X15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X16, AArch64::X16},</td>
    <td class="lineNumber">120</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X16, AArch64::X16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X17, AArch64::X17},</td>
    <td class="lineNumber">121</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X17, AArch64::X17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X18, AArch64::X18},</td>
    <td class="lineNumber">122</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X18, AArch64::X18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X19, AArch64::X19},</td>
    <td class="lineNumber">123</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X19, AArch64::X19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X20, AArch64::X20},</td>
    <td class="lineNumber">124</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X20, AArch64::X20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X21, AArch64::X21},</td>
    <td class="lineNumber">125</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X21, AArch64::X21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X22, AArch64::X22},</td>
    <td class="lineNumber">126</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X22, AArch64::X22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X23, AArch64::X23},</td>
    <td class="lineNumber">127</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X23, AArch64::X23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X24, AArch64::X24},</td>
    <td class="lineNumber">128</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X24, AArch64::X24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X25, AArch64::X25},</td>
    <td class="lineNumber">129</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X25, AArch64::X25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X26, AArch64::X26},</td>
    <td class="lineNumber">130</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X26, AArch64::X26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X27, AArch64::X27},</td>
    <td class="lineNumber">131</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X27, AArch64::X27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X28, AArch64::X28},</td>
    <td class="lineNumber">132</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_X28, AArch64::X28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_FP, AArch64::FP},</td>
    <td class="lineNumber">133</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_FP, AArch64::FP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_LR, AArch64::LR},</td>
    <td class="lineNumber">134</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_LR, AArch64::LR},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_SP, AArch64::SP},</td>
    <td class="lineNumber">135</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_SP, AArch64::SP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_ZR, AArch64::XZR},</td>
    <td class="lineNumber">136</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_ZR, AArch64::XZR},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_NZCV, AArch64::NZCV},</td>
    <td class="lineNumber">137</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_NZCV, AArch64::NZCV},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S0, AArch64::S0},</td>
    <td class="lineNumber">138</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S0, AArch64::S0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S1, AArch64::S1},</td>
    <td class="lineNumber">139</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S1, AArch64::S1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S2, AArch64::S2},</td>
    <td class="lineNumber">140</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S2, AArch64::S2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S3, AArch64::S3},</td>
    <td class="lineNumber">141</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S3, AArch64::S3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S4, AArch64::S4},</td>
    <td class="lineNumber">142</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S4, AArch64::S4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S5, AArch64::S5},</td>
    <td class="lineNumber">143</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S5, AArch64::S5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S6, AArch64::S6},</td>
    <td class="lineNumber">144</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S6, AArch64::S6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S7, AArch64::S7},</td>
    <td class="lineNumber">145</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S7, AArch64::S7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S8, AArch64::S8},</td>
    <td class="lineNumber">146</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S8, AArch64::S8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S9, AArch64::S9},</td>
    <td class="lineNumber">147</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S9, AArch64::S9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S10, AArch64::S10},</td>
    <td class="lineNumber">148</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S10, AArch64::S10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S11, AArch64::S11},</td>
    <td class="lineNumber">149</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S11, AArch64::S11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S12, AArch64::S12},</td>
    <td class="lineNumber">150</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S12, AArch64::S12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S13, AArch64::S13},</td>
    <td class="lineNumber">151</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S13, AArch64::S13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S14, AArch64::S14},</td>
    <td class="lineNumber">152</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S14, AArch64::S14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S15, AArch64::S15},</td>
    <td class="lineNumber">153</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S15, AArch64::S15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S16, AArch64::S16},</td>
    <td class="lineNumber">154</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S16, AArch64::S16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S17, AArch64::S17},</td>
    <td class="lineNumber">155</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S17, AArch64::S17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S18, AArch64::S18},</td>
    <td class="lineNumber">156</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S18, AArch64::S18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S19, AArch64::S19},</td>
    <td class="lineNumber">157</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S19, AArch64::S19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S20, AArch64::S20},</td>
    <td class="lineNumber">158</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S20, AArch64::S20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S21, AArch64::S21},</td>
    <td class="lineNumber">159</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S21, AArch64::S21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S22, AArch64::S22},</td>
    <td class="lineNumber">160</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S22, AArch64::S22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S23, AArch64::S23},</td>
    <td class="lineNumber">161</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S23, AArch64::S23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S24, AArch64::S24},</td>
    <td class="lineNumber">162</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S24, AArch64::S24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S25, AArch64::S25},</td>
    <td class="lineNumber">163</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S25, AArch64::S25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S26, AArch64::S26},</td>
    <td class="lineNumber">164</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S26, AArch64::S26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S27, AArch64::S27},</td>
    <td class="lineNumber">165</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S27, AArch64::S27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S28, AArch64::S28},</td>
    <td class="lineNumber">166</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S28, AArch64::S28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S29, AArch64::S29},</td>
    <td class="lineNumber">167</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S29, AArch64::S29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S30, AArch64::S30},</td>
    <td class="lineNumber">168</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S30, AArch64::S30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S31, AArch64::S31},</td>
    <td class="lineNumber">169</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_S31, AArch64::S31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D0, AArch64::D0},</td>
    <td class="lineNumber">170</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D0, AArch64::D0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D1, AArch64::D1},</td>
    <td class="lineNumber">171</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D1, AArch64::D1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D2, AArch64::D2},</td>
    <td class="lineNumber">172</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D2, AArch64::D2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D3, AArch64::D3},</td>
    <td class="lineNumber">173</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D3, AArch64::D3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D4, AArch64::D4},</td>
    <td class="lineNumber">174</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D4, AArch64::D4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D5, AArch64::D5},</td>
    <td class="lineNumber">175</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D5, AArch64::D5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D6, AArch64::D6},</td>
    <td class="lineNumber">176</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D6, AArch64::D6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D7, AArch64::D7},</td>
    <td class="lineNumber">177</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D7, AArch64::D7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D8, AArch64::D8},</td>
    <td class="lineNumber">178</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D8, AArch64::D8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D9, AArch64::D9},</td>
    <td class="lineNumber">179</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D9, AArch64::D9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D10, AArch64::D10},</td>
    <td class="lineNumber">180</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D10, AArch64::D10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D11, AArch64::D11},</td>
    <td class="lineNumber">181</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D11, AArch64::D11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D12, AArch64::D12},</td>
    <td class="lineNumber">182</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D12, AArch64::D12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D13, AArch64::D13},</td>
    <td class="lineNumber">183</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D13, AArch64::D13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D14, AArch64::D14},</td>
    <td class="lineNumber">184</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D14, AArch64::D14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D15, AArch64::D15},</td>
    <td class="lineNumber">185</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D15, AArch64::D15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D16, AArch64::D16},</td>
    <td class="lineNumber">186</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D16, AArch64::D16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D17, AArch64::D17},</td>
    <td class="lineNumber">187</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D17, AArch64::D17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D18, AArch64::D18},</td>
    <td class="lineNumber">188</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D18, AArch64::D18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D19, AArch64::D19},</td>
    <td class="lineNumber">189</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D19, AArch64::D19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D20, AArch64::D20},</td>
    <td class="lineNumber">190</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D20, AArch64::D20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D21, AArch64::D21},</td>
    <td class="lineNumber">191</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D21, AArch64::D21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D22, AArch64::D22},</td>
    <td class="lineNumber">192</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D22, AArch64::D22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D23, AArch64::D23},</td>
    <td class="lineNumber">193</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D23, AArch64::D23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D24, AArch64::D24},</td>
    <td class="lineNumber">194</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D24, AArch64::D24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D25, AArch64::D25},</td>
    <td class="lineNumber">195</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D25, AArch64::D25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D26, AArch64::D26},</td>
    <td class="lineNumber">196</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D26, AArch64::D26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D27, AArch64::D27},</td>
    <td class="lineNumber">197</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D27, AArch64::D27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D28, AArch64::D28},</td>
    <td class="lineNumber">198</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D28, AArch64::D28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D29, AArch64::D29},</td>
    <td class="lineNumber">199</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D29, AArch64::D29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D30, AArch64::D30},</td>
    <td class="lineNumber">200</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D30, AArch64::D30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D31, AArch64::D31},</td>
    <td class="lineNumber">201</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_D31, AArch64::D31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q0, AArch64::Q0},</td>
    <td class="lineNumber">202</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q0, AArch64::Q0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q1, AArch64::Q1},</td>
    <td class="lineNumber">203</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q1, AArch64::Q1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q2, AArch64::Q2},</td>
    <td class="lineNumber">204</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q2, AArch64::Q2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q3, AArch64::Q3},</td>
    <td class="lineNumber">205</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q3, AArch64::Q3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q4, AArch64::Q4},</td>
    <td class="lineNumber">206</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q4, AArch64::Q4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q5, AArch64::Q5},</td>
    <td class="lineNumber">207</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q5, AArch64::Q5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q6, AArch64::Q6},</td>
    <td class="lineNumber">208</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q6, AArch64::Q6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q7, AArch64::Q7},</td>
    <td class="lineNumber">209</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q7, AArch64::Q7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q8, AArch64::Q8},</td>
    <td class="lineNumber">210</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q8, AArch64::Q8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q9, AArch64::Q9},</td>
    <td class="lineNumber">211</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q9, AArch64::Q9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q10, AArch64::Q10},</td>
    <td class="lineNumber">212</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q10, AArch64::Q10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q11, AArch64::Q11},</td>
    <td class="lineNumber">213</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q11, AArch64::Q11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q12, AArch64::Q12},</td>
    <td class="lineNumber">214</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q12, AArch64::Q12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q13, AArch64::Q13},</td>
    <td class="lineNumber">215</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q13, AArch64::Q13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q14, AArch64::Q14},</td>
    <td class="lineNumber">216</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q14, AArch64::Q14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q15, AArch64::Q15},</td>
    <td class="lineNumber">217</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q15, AArch64::Q15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q16, AArch64::Q16},</td>
    <td class="lineNumber">218</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q16, AArch64::Q16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q17, AArch64::Q17},</td>
    <td class="lineNumber">219</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q17, AArch64::Q17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q18, AArch64::Q18},</td>
    <td class="lineNumber">220</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q18, AArch64::Q18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q19, AArch64::Q19},</td>
    <td class="lineNumber">221</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q19, AArch64::Q19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q20, AArch64::Q20},</td>
    <td class="lineNumber">222</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q20, AArch64::Q20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q21, AArch64::Q21},</td>
    <td class="lineNumber">223</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q21, AArch64::Q21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q22, AArch64::Q22},</td>
    <td class="lineNumber">224</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q22, AArch64::Q22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q23, AArch64::Q23},</td>
    <td class="lineNumber">225</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q23, AArch64::Q23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q24, AArch64::Q24},</td>
    <td class="lineNumber">226</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q24, AArch64::Q24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q25, AArch64::Q25},</td>
    <td class="lineNumber">227</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q25, AArch64::Q25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q26, AArch64::Q26},</td>
    <td class="lineNumber">228</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q26, AArch64::Q26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q27, AArch64::Q27},</td>
    <td class="lineNumber">229</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q27, AArch64::Q27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q28, AArch64::Q28},</td>
    <td class="lineNumber">230</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q28, AArch64::Q28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q29, AArch64::Q29},</td>
    <td class="lineNumber">231</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q29, AArch64::Q29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q30, AArch64::Q30},</td>
    <td class="lineNumber">232</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q30, AArch64::Q30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q31, AArch64::Q31},</td>
    <td class="lineNumber">233</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_Q31, AArch64::Q31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B0, AArch64::B0},</td>
    <td class="lineNumber">234</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B0, AArch64::B0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B1, AArch64::B1},</td>
    <td class="lineNumber">235</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B1, AArch64::B1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B2, AArch64::B2},</td>
    <td class="lineNumber">236</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B2, AArch64::B2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B3, AArch64::B3},</td>
    <td class="lineNumber">237</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B3, AArch64::B3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B4, AArch64::B4},</td>
    <td class="lineNumber">238</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B4, AArch64::B4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B5, AArch64::B5},</td>
    <td class="lineNumber">239</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B5, AArch64::B5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B6, AArch64::B6},</td>
    <td class="lineNumber">240</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B6, AArch64::B6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B7, AArch64::B7},</td>
    <td class="lineNumber">241</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B7, AArch64::B7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B8, AArch64::B8},</td>
    <td class="lineNumber">242</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B8, AArch64::B8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B9, AArch64::B9},</td>
    <td class="lineNumber">243</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B9, AArch64::B9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B10, AArch64::B10},</td>
    <td class="lineNumber">244</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B10, AArch64::B10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B11, AArch64::B11},</td>
    <td class="lineNumber">245</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B11, AArch64::B11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B12, AArch64::B12},</td>
    <td class="lineNumber">246</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B12, AArch64::B12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B13, AArch64::B13},</td>
    <td class="lineNumber">247</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B13, AArch64::B13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B14, AArch64::B14},</td>
    <td class="lineNumber">248</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B14, AArch64::B14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B15, AArch64::B15},</td>
    <td class="lineNumber">249</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B15, AArch64::B15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B16, AArch64::B16},</td>
    <td class="lineNumber">250</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B16, AArch64::B16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B17, AArch64::B17},</td>
    <td class="lineNumber">251</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B17, AArch64::B17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B18, AArch64::B18},</td>
    <td class="lineNumber">252</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B18, AArch64::B18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B19, AArch64::B19},</td>
    <td class="lineNumber">253</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B19, AArch64::B19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B20, AArch64::B20},</td>
    <td class="lineNumber">254</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B20, AArch64::B20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B21, AArch64::B21},</td>
    <td class="lineNumber">255</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B21, AArch64::B21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B22, AArch64::B22},</td>
    <td class="lineNumber">256</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B22, AArch64::B22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B23, AArch64::B23},</td>
    <td class="lineNumber">257</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B23, AArch64::B23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B24, AArch64::B24},</td>
    <td class="lineNumber">258</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B24, AArch64::B24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B25, AArch64::B25},</td>
    <td class="lineNumber">259</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B25, AArch64::B25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B26, AArch64::B26},</td>
    <td class="lineNumber">260</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B26, AArch64::B26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B27, AArch64::B27},</td>
    <td class="lineNumber">261</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B27, AArch64::B27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B28, AArch64::B28},</td>
    <td class="lineNumber">262</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B28, AArch64::B28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B29, AArch64::B29},</td>
    <td class="lineNumber">263</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B29, AArch64::B29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B30, AArch64::B30},</td>
    <td class="lineNumber">264</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B30, AArch64::B30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B31, AArch64::B31},</td>
    <td class="lineNumber">265</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_B31, AArch64::B31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H0, AArch64::H0},</td>
    <td class="lineNumber">266</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H0, AArch64::H0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H1, AArch64::H1},</td>
    <td class="lineNumber">267</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H1, AArch64::H1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H2, AArch64::H2},</td>
    <td class="lineNumber">268</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H2, AArch64::H2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H3, AArch64::H3},</td>
    <td class="lineNumber">269</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H3, AArch64::H3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H4, AArch64::H4},</td>
    <td class="lineNumber">270</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H4, AArch64::H4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H5, AArch64::H5},</td>
    <td class="lineNumber">271</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H5, AArch64::H5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H6, AArch64::H6},</td>
    <td class="lineNumber">272</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H6, AArch64::H6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H7, AArch64::H7},</td>
    <td class="lineNumber">273</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H7, AArch64::H7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H8, AArch64::H8},</td>
    <td class="lineNumber">274</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H8, AArch64::H8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H9, AArch64::H9},</td>
    <td class="lineNumber">275</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H9, AArch64::H9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H10, AArch64::H10},</td>
    <td class="lineNumber">276</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H10, AArch64::H10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H11, AArch64::H11},</td>
    <td class="lineNumber">277</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H11, AArch64::H11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H12, AArch64::H12},</td>
    <td class="lineNumber">278</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H12, AArch64::H12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H13, AArch64::H13},</td>
    <td class="lineNumber">279</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H13, AArch64::H13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H14, AArch64::H14},</td>
    <td class="lineNumber">280</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H14, AArch64::H14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H15, AArch64::H15},</td>
    <td class="lineNumber">281</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H15, AArch64::H15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H16, AArch64::H16},</td>
    <td class="lineNumber">282</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H16, AArch64::H16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H17, AArch64::H17},</td>
    <td class="lineNumber">283</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H17, AArch64::H17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H18, AArch64::H18},</td>
    <td class="lineNumber">284</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H18, AArch64::H18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H19, AArch64::H19},</td>
    <td class="lineNumber">285</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H19, AArch64::H19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H20, AArch64::H20},</td>
    <td class="lineNumber">286</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H20, AArch64::H20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H21, AArch64::H21},</td>
    <td class="lineNumber">287</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H21, AArch64::H21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H22, AArch64::H22},</td>
    <td class="lineNumber">288</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H22, AArch64::H22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H23, AArch64::H23},</td>
    <td class="lineNumber">289</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H23, AArch64::H23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H24, AArch64::H24},</td>
    <td class="lineNumber">290</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H24, AArch64::H24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H25, AArch64::H25},</td>
    <td class="lineNumber">291</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H25, AArch64::H25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H26, AArch64::H26},</td>
    <td class="lineNumber">292</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H26, AArch64::H26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H27, AArch64::H27},</td>
    <td class="lineNumber">293</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H27, AArch64::H27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H28, AArch64::H28},</td>
    <td class="lineNumber">294</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H28, AArch64::H28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H29, AArch64::H29},</td>
    <td class="lineNumber">295</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H29, AArch64::H29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H30, AArch64::H30},</td>
    <td class="lineNumber">296</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H30, AArch64::H30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H31, AArch64::H31},</td>
    <td class="lineNumber">297</td>
    <td class="codeline">      {codeview::RegisterId::ARM64_H31, AArch64::H31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeline">  };</td>
    <td class="lineNumber">298</td>
    <td class="codeline">  };</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeline">  for (const auto &I : RegMap)</td>
    <td class="lineNumber">299</td>
    <td class="codeline">  for (const auto &I : RegMap)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeline">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td class="lineNumber">300</td>
    <td class="codeline">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeline">}</td>
    <td class="lineNumber">301</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeline"></td>
    <td class="lineNumber">302</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeline">bool AArch64_MC::isHForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">303</td>
    <td class="codeline">bool AArch64_MC::isHForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeline">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td class="lineNumber">304</td>
    <td class="codeline">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeline">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td class="lineNumber">305</td>
    <td class="codeline">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeline">    return Op.isReg() && FPR16.contains(Op.getReg());</td>
    <td class="lineNumber">306</td>
    <td class="codeline">    return Op.isReg() && FPR16.contains(Op.getReg());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeline">  });</td>
    <td class="lineNumber">307</td>
    <td class="codeline">  });</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeline">}</td>
    <td class="lineNumber">308</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeline"></td>
    <td class="lineNumber">309</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeline">bool AArch64_MC::isQForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">310</td>
    <td class="codeline">bool AArch64_MC::isQForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeline">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td class="lineNumber">311</td>
    <td class="codeline">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeline">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td class="lineNumber">312</td>
    <td class="codeline">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeline">    return Op.isReg() && FPR128.contains(Op.getReg());</td>
    <td class="lineNumber">313</td>
    <td class="codeline">    return Op.isReg() && FPR128.contains(Op.getReg());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeline">  });</td>
    <td class="lineNumber">314</td>
    <td class="codeline">  });</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeline">}</td>
    <td class="lineNumber">315</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeline"></td>
    <td class="lineNumber">316</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeline">bool AArch64_MC::isFpOrNEON(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">317</td>
    <td class="codeline">bool AArch64_MC::isFpOrNEON(const MCInst &MI, const MCInstrInfo *MCII) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeline">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td class="lineNumber">318</td>
    <td class="codeline">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeline">  const auto &FPR64 = AArch64MCRegisterClasses[AArch64::FPR64RegClassID];</td>
    <td class="lineNumber">319</td>
    <td class="codeline">  const auto &FPR64 = AArch64MCRegisterClasses[AArch64::FPR64RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeline">  const auto &FPR32 = AArch64MCRegisterClasses[AArch64::FPR32RegClassID];</td>
    <td class="lineNumber">320</td>
    <td class="codeline">  const auto &FPR32 = AArch64MCRegisterClasses[AArch64::FPR32RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeline">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td class="lineNumber">321</td>
    <td class="codeline">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeline">  const auto &FPR8 = AArch64MCRegisterClasses[AArch64::FPR8RegClassID];</td>
    <td class="lineNumber">322</td>
    <td class="codeline">  const auto &FPR8 = AArch64MCRegisterClasses[AArch64::FPR8RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeline"></td>
    <td class="lineNumber">323</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeline">  auto IsFPR = [&](const MCOperand &Op) {</td>
    <td class="lineNumber">324</td>
    <td class="codeline">  auto IsFPR = [&](const MCOperand &Op) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeline">    if (!Op.isReg())</td>
    <td class="lineNumber">325</td>
    <td class="codeline">    if (!Op.isReg())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeline">      return false;</td>
    <td class="lineNumber">326</td>
    <td class="codeline">      return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeline">    auto Reg = Op.getReg();</td>
    <td class="lineNumber">327</td>
    <td class="codeline">    auto Reg = Op.getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeline">    return FPR128.contains(Reg) || FPR64.contains(Reg) || FPR32.contains(Reg) ||</td>
    <td class="lineNumber">328</td>
    <td class="codeline">    return FPR128.contains(Reg) || FPR64.contains(Reg) || FPR32.contains(Reg) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeline">           FPR16.contains(Reg) || FPR8.contains(Reg);</td>
    <td class="lineNumber">329</td>
    <td class="codeline">           FPR16.contains(Reg) || FPR8.contains(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeline">  };</td>
    <td class="lineNumber">330</td>
    <td class="codeline">  };</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeline"></td>
    <td class="lineNumber">331</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeline">  return llvm::any_of(MI, IsFPR);</td>
    <td class="lineNumber">332</td>
    <td class="codeline">  return llvm::any_of(MI, IsFPR);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeline">}</td>
    <td class="lineNumber">333</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeline"></td>
    <td class="lineNumber">334</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeline">static MCRegisterInfo *createAArch64MCRegisterInfo(const Triple &Triple) {</td>
    <td class="lineNumber">335</td>
    <td class="codeline">static MCRegisterInfo *createAArch64MCRegisterInfo(const Triple &Triple) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeline">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td class="lineNumber">336</td>
    <td class="codeline">  MCRegisterInfo *X = new MCRegisterInfo();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeline">  InitAArch64MCRegisterInfo(X, AArch64::LR);</td>
    <td class="lineNumber">337</td>
    <td class="codeline">  InitAArch64MCRegisterInfo(X, AArch64::LR);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeline">  AArch64_MC::initLLVMToCVRegMapping(X);</td>
    <td class="lineNumber">338</td>
    <td class="codeline">  AArch64_MC::initLLVMToCVRegMapping(X);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeline">  return X;</td>
    <td class="lineNumber">339</td>
    <td class="codeline">  return X;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeline">}</td>
    <td class="lineNumber">340</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeline"></td>
    <td class="lineNumber">341</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeline">static MCAsmInfo *createAArch64MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">342</td>
    <td class="codeline">static MCAsmInfo *createAArch64MCAsmInfo(const MCRegisterInfo &MRI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeline">                                         const Triple &TheTriple,</td>
    <td class="lineNumber">343</td>
    <td class="codeline">                                         const Triple &TheTriple,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeline">                                         const MCTargetOptions &Options) {</td>
    <td class="lineNumber">344</td>
    <td class="codeline">                                         const MCTargetOptions &Options) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeline">  MCAsmInfo *MAI;</td>
    <td class="lineNumber">345</td>
    <td class="codeline">  MCAsmInfo *MAI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeline">  if (TheTriple.isOSBinFormatMachO())</td>
    <td class="lineNumber">346</td>
    <td class="codeline">  if (TheTriple.isOSBinFormatMachO())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoDarwin(TheTriple.getArch() == Triple::aarch64_32);</td>
    <td class="lineNumber">347</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoDarwin(TheTriple.getArch() == Triple::aarch64_32);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeline">  else if (TheTriple.isWindowsMSVCEnvironment())</td>
    <td class="lineNumber">348</td>
    <td class="codeline">  else if (TheTriple.isWindowsMSVCEnvironment())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoMicrosoftCOFF();</td>
    <td class="lineNumber">349</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoMicrosoftCOFF();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeline">  else if (TheTriple.isOSBinFormatCOFF())</td>
    <td class="lineNumber">350</td>
    <td class="codeline">  else if (TheTriple.isOSBinFormatCOFF())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoGNUCOFF();</td>
    <td class="lineNumber">351</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoGNUCOFF();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeline">  else {</td>
    <td class="lineNumber">352</td>
    <td class="codeline">  else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeline">    assert(TheTriple.isOSBinFormatELF() && "Invalid target");</td>
    <td class="lineNumber">353</td>
    <td class="codeline">    assert(TheTriple.isOSBinFormatELF() && "Invalid target");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoELF(TheTriple);</td>
    <td class="lineNumber">354</td>
    <td class="codeline">    MAI = new AArch64MCAsmInfoELF(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">355</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeline"></td>
    <td class="lineNumber">356</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeline">  // Initial state of the frame pointer is SP.</td>
    <td class="lineNumber">357</td>
    <td class="codeline">  // Initial state of the frame pointer is SP.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeline">  unsigned Reg = MRI.getDwarfRegNum(AArch64::SP, true);</td>
    <td class="lineNumber">358</td>
    <td class="codeline">  unsigned Reg = MRI.getDwarfRegNum(AArch64::SP, true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeline">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0);</td>
    <td class="lineNumber">359</td>
    <td class="codeline">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeline">  MAI->addInitialFrameState(Inst);</td>
    <td class="lineNumber">360</td>
    <td class="codeline">  MAI->addInitialFrameState(Inst);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeline"></td>
    <td class="lineNumber">361</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeline">  return MAI;</td>
    <td class="lineNumber">362</td>
    <td class="codeline">  return MAI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeline">}</td>
    <td class="lineNumber">363</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeline"></td>
    <td class="lineNumber">364</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeline">static MCInstPrinter *createAArch64MCInstPrinter(const Triple &T,</td>
    <td class="lineNumber">365</td>
    <td class="codeline">static MCInstPrinter *createAArch64MCInstPrinter(const Triple &T,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeline">                                                 unsigned SyntaxVariant,</td>
    <td class="lineNumber">366</td>
    <td class="codeline">                                                 unsigned SyntaxVariant,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeline">                                                 const MCAsmInfo &MAI,</td>
    <td class="lineNumber">367</td>
    <td class="codeline">                                                 const MCAsmInfo &MAI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeline">                                                 const MCInstrInfo &MII,</td>
    <td class="lineNumber">368</td>
    <td class="codeline">                                                 const MCInstrInfo &MII,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeline">                                                 const MCRegisterInfo &MRI) {</td>
    <td class="lineNumber">369</td>
    <td class="codeline">                                                 const MCRegisterInfo &MRI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeline">  if (SyntaxVariant == 0)</td>
    <td class="lineNumber">370</td>
    <td class="codeline">  if (SyntaxVariant == 0)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeline">    return new AArch64InstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">371</td>
    <td class="codeline">    return new AArch64InstPrinter(MAI, MII, MRI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeline">  if (SyntaxVariant == 1)</td>
    <td class="lineNumber">372</td>
    <td class="codeline">  if (SyntaxVariant == 1)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeline">    return new AArch64AppleInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">373</td>
    <td class="codeline">    return new AArch64AppleInstPrinter(MAI, MII, MRI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeline"></td>
    <td class="lineNumber">374</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeline">  return nullptr;</td>
    <td class="lineNumber">375</td>
    <td class="codeline">  return nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeline">}</td>
    <td class="lineNumber">376</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeline"></td>
    <td class="lineNumber">377</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeline">static MCStreamer *createELFStreamer(const Triple &T, MCContext &Ctx,</td>
    <td class="lineNumber">378</td>
    <td class="codeline">static MCStreamer *createELFStreamer(const Triple &T, MCContext &Ctx,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeline">                                     std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">379</td>
    <td class="codeline">                                     std::unique_ptr<MCAsmBackend> &&TAB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeline">                                     std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">380</td>
    <td class="codeline">                                     std::unique_ptr<MCObjectWriter> &&OW,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeline">                                     std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td class="lineNumber">381</td>
    <td class="codeline">                                     std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeline">                                     bool RelaxAll) {</td>
    <td class="lineNumber">382</td>
    <td class="codeline">                                     bool RelaxAll) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeline">  return createAArch64ELFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">383</td>
    <td class="codeline">  return createAArch64ELFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeline">                                  std::move(Emitter), RelaxAll);</td>
    <td class="lineNumber">384</td>
    <td class="codeline">                                  std::move(Emitter), RelaxAll);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeline">}</td>
    <td class="lineNumber">385</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeline"></td>
    <td class="lineNumber">386</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeline">static MCStreamer *createMachOStreamer(MCContext &Ctx,</td>
    <td class="lineNumber">387</td>
    <td class="codeline">static MCStreamer *createMachOStreamer(MCContext &Ctx,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeline">                                       std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">388</td>
    <td class="codeline">                                       std::unique_ptr<MCAsmBackend> &&TAB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeline">                                       std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">389</td>
    <td class="codeline">                                       std::unique_ptr<MCObjectWriter> &&OW,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeline">                                       std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td class="lineNumber">390</td>
    <td class="codeline">                                       std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeline">                                       bool RelaxAll,</td>
    <td class="lineNumber">391</td>
    <td class="codeline">                                       bool RelaxAll,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeline">                                       bool DWARFMustBeAtTheEnd) {</td>
    <td class="lineNumber">392</td>
    <td class="codeline">                                       bool DWARFMustBeAtTheEnd) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeline">  return createMachOStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">393</td>
    <td class="codeline">  return createMachOStreamer(Ctx, std::move(TAB), std::move(OW),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeline">                             std::move(Emitter), RelaxAll, DWARFMustBeAtTheEnd,</td>
    <td class="lineNumber">394</td>
    <td class="codeline">                             std::move(Emitter), RelaxAll, DWARFMustBeAtTheEnd,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeline">                             /*LabelSections*/ true);</td>
    <td class="lineNumber">395</td>
    <td class="codeline">                             /*LabelSections*/ true);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeline">}</td>
    <td class="lineNumber">396</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeline"></td>
    <td class="lineNumber">397</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeline">static MCStreamer *</td>
    <td class="lineNumber">398</td>
    <td class="codeline">static MCStreamer *</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeline">createWinCOFFStreamer(MCContext &Ctx, std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">399</td>
    <td class="codeline">createWinCOFFStreamer(MCContext &Ctx, std::unique_ptr<MCAsmBackend> &&TAB,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeline">                      std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">400</td>
    <td class="codeline">                      std::unique_ptr<MCObjectWriter> &&OW,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeline">                      std::unique_ptr<MCCodeEmitter> &&Emitter, bool RelaxAll,</td>
    <td class="lineNumber">401</td>
    <td class="codeline">                      std::unique_ptr<MCCodeEmitter> &&Emitter, bool RelaxAll,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeline">                      bool IncrementalLinkerCompatible) {</td>
    <td class="lineNumber">402</td>
    <td class="codeline">                      bool IncrementalLinkerCompatible) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeline">  return createAArch64WinCOFFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">403</td>
    <td class="codeline">  return createAArch64WinCOFFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeline">                                      std::move(Emitter), RelaxAll,</td>
    <td class="lineNumber">404</td>
    <td class="codeline">                                      std::move(Emitter), RelaxAll,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeline">                                      IncrementalLinkerCompatible);</td>
    <td class="lineNumber">405</td>
    <td class="codeline">                                      IncrementalLinkerCompatible);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeline">}</td>
    <td class="lineNumber">406</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeline"></td>
    <td class="lineNumber">407</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeline">namespace {</td>
    <td class="lineNumber">408</td>
    <td class="codeline">namespace {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeline"></td>
    <td class="lineNumber">409</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeline">class AArch64MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td class="lineNumber">410</td>
    <td class="codeline">class AArch64MCInstrAnalysis : public MCInstrAnalysis {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeline">public:</td>
    <td class="lineNumber">411</td>
    <td class="codeline">public:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeline">  AArch64MCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}</td>
    <td class="lineNumber">412</td>
    <td class="codeline">  AArch64MCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeline"></td>
    <td class="lineNumber">413</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeline">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td class="lineNumber">414</td>
    <td class="codeline">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeline">                      uint64_t &Target) const override {</td>
    <td class="lineNumber">415</td>
    <td class="codeline">                      uint64_t &Target) const override {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeline">    // Search for a PC-relative argument.</td>
    <td class="lineNumber">416</td>
    <td class="codeline">    // Search for a PC-relative argument.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeline">    // This will handle instructions like bcc (where the first argument is the</td>
    <td class="lineNumber">417</td>
    <td class="codeline">    // This will handle instructions like bcc (where the first argument is the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeline">    // condition code) and cbz (where it is a register).</td>
    <td class="lineNumber">418</td>
    <td class="codeline">    // condition code) and cbz (where it is a register).</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeline">    const auto &Desc = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">419</td>
    <td class="codeline">    const auto &Desc = Info->get(Inst.getOpcode());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeline">    for (unsigned i = 0, e = Inst.getNumOperands(); i != e; i++) {</td>
    <td class="lineNumber">420</td>
    <td class="codeline">    for (unsigned i = 0, e = Inst.getNumOperands(); i != e; i++) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeline">      if (Desc.operands()[i].OperandType == MCOI::OPERAND_PCREL) {</td>
    <td class="lineNumber">421</td>
    <td class="codeline">      if (Desc.operands()[i].OperandType == MCOI::OPERAND_PCREL) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeline">        int64_t Imm = Inst.getOperand(i).getImm();</td>
    <td class="lineNumber">422</td>
    <td class="codeline">        int64_t Imm = Inst.getOperand(i).getImm();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeline">        if (Inst.getOpcode() == AArch64::ADR)</td>
    <td class="lineNumber">423</td>
    <td class="codeline">        if (Inst.getOpcode() == AArch64::ADR)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeline">          Target = Addr + Imm;</td>
    <td class="lineNumber">424</td>
    <td class="codeline">          Target = Addr + Imm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeline">        else if (Inst.getOpcode() == AArch64::ADRP)</td>
    <td class="lineNumber">425</td>
    <td class="codeline">        else if (Inst.getOpcode() == AArch64::ADRP)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeline">          Target = (Addr & -4096) + Imm * 4096;</td>
    <td class="lineNumber">426</td>
    <td class="codeline">          Target = (Addr & -4096) + Imm * 4096;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeline">        else</td>
    <td class="lineNumber">427</td>
    <td class="codeline">        else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeline">          Target = Addr + Imm * 4;</td>
    <td class="lineNumber">428</td>
    <td class="codeline">          Target = Addr + Imm * 4;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeline">        return true;</td>
    <td class="lineNumber">429</td>
    <td class="codeline">        return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">430</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">431</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeline">    return false;</td>
    <td class="lineNumber">432</td>
    <td class="codeline">    return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">433</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeline"></td>
    <td class="lineNumber">434</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">435</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeline">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">436</td>
    <td class="codeline">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeline">                 const Triple &TargetTriple) const override {</td>
    <td class="lineNumber">437</td>
    <td class="codeline">                 const Triple &TargetTriple) const override {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeline">    // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">438</td>
    <td class="codeline">    // Do a lightweight parsing of PLT entries.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeline">    std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">439</td>
    <td class="codeline">    std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeline">    for (uint64_t Byte = 0, End = PltContents.size(); Byte + 7 < End;</td>
    <td class="lineNumber">440</td>
    <td class="codeline">    for (uint64_t Byte = 0, End = PltContents.size(); Byte + 7 < End;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeline">         Byte += 4) {</td>
    <td class="lineNumber">441</td>
    <td class="codeline">         Byte += 4) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeline">      uint32_t Insn = support::endian::read32le(PltContents.data() + Byte);</td>
    <td class="lineNumber">442</td>
    <td class="codeline">      uint32_t Insn = support::endian::read32le(PltContents.data() + Byte);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeline">      uint64_t Off = 0;</td>
    <td class="lineNumber">443</td>
    <td class="codeline">      uint64_t Off = 0;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeline">      // Check for optional bti c that prefixes adrp in BTI enabled entries</td>
    <td class="lineNumber">444</td>
    <td class="codeline">      // Check for optional bti c that prefixes adrp in BTI enabled entries</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeline">      if (Insn == 0xd503245f) {</td>
    <td class="lineNumber">445</td>
    <td class="codeline">      if (Insn == 0xd503245f) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeline">         Off = 4;</td>
    <td class="lineNumber">446</td>
    <td class="codeline">         Off = 4;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeline">         Insn = support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td class="lineNumber">447</td>
    <td class="codeline">         Insn = support::endian::read32le(PltContents.data() + Byte + Off);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">448</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeline">      // Check for adrp.</td>
    <td class="lineNumber">449</td>
    <td class="codeline">      // Check for adrp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeline">      if ((Insn & 0x9f000000) != 0x90000000)</td>
    <td class="lineNumber">450</td>
    <td class="codeline">      if ((Insn & 0x9f000000) != 0x90000000)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeline">        continue;</td>
    <td class="lineNumber">451</td>
    <td class="codeline">        continue;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeline">      Off += 4;</td>
    <td class="lineNumber">452</td>
    <td class="codeline">      Off += 4;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeline">      uint64_t Imm = (((PltSectionVA + Byte) >> 12) << 12) +</td>
    <td class="lineNumber">453</td>
    <td class="codeline">      uint64_t Imm = (((PltSectionVA + Byte) >> 12) << 12) +</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeline">            (((Insn >> 29) & 3) << 12) + (((Insn >> 5) & 0x3ffff) << 14);</td>
    <td class="lineNumber">454</td>
    <td class="codeline">            (((Insn >> 29) & 3) << 12) + (((Insn >> 5) & 0x3ffff) << 14);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeline">      uint32_t Insn2 =</td>
    <td class="lineNumber">455</td>
    <td class="codeline">      uint32_t Insn2 =</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeline">          support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td class="lineNumber">456</td>
    <td class="codeline">          support::endian::read32le(PltContents.data() + Byte + Off);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeline">      // Check for: ldr Xt, [Xn, #pimm].</td>
    <td class="lineNumber">457</td>
    <td class="codeline">      // Check for: ldr Xt, [Xn, #pimm].</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeline">      if (Insn2 >> 22 == 0x3e5) {</td>
    <td class="lineNumber">458</td>
    <td class="codeline">      if (Insn2 >> 22 == 0x3e5) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeline">        Imm += ((Insn2 >> 10) & 0xfff) << 3;</td>
    <td class="lineNumber">459</td>
    <td class="codeline">        Imm += ((Insn2 >> 10) & 0xfff) << 3;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeline">        Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td class="lineNumber">460</td>
    <td class="codeline">        Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeline">        Byte += 4;</td>
    <td class="lineNumber">461</td>
    <td class="codeline">        Byte += 4;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">462</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">463</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeline">    return Result;</td>
    <td class="lineNumber">464</td>
    <td class="codeline">    return Result;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">465</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeline">};</td>
    <td class="lineNumber">466</td>
    <td class="codeline">};</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeline"></td>
    <td class="lineNumber">467</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeline">} // end anonymous namespace</td>
    <td class="lineNumber">468</td>
    <td class="codeline">} // end anonymous namespace</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeline"></td>
    <td class="lineNumber">469</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeline">static MCInstrAnalysis *createAArch64InstrAnalysis(const MCInstrInfo *Info) {</td>
    <td class="lineNumber">470</td>
    <td class="codeline">static MCInstrAnalysis *createAArch64InstrAnalysis(const MCInstrInfo *Info) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeline">  return new AArch64MCInstrAnalysis(Info);</td>
    <td class="lineNumber">471</td>
    <td class="codeline">  return new AArch64MCInstrAnalysis(Info);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeline">}</td>
    <td class="lineNumber">472</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeline"></td>
    <td class="lineNumber">473</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeline">// Force static initialization.</td>
    <td class="lineNumber">474</td>
    <td class="codeline">// Force static initialization.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeline">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAArch64TargetMC() {</td>
    <td class="lineNumber">475</td>
    <td class="codeline">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAArch64TargetMC() {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeline">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64beTarget(),</td>
    <td class="lineNumber">476</td>
    <td class="codeline">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64beTarget(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeline">                    &getTheAArch64_32Target(), &getTheARM64Target(),</td>
    <td class="lineNumber">477</td>
    <td class="codeline">                    &getTheAArch64_32Target(), &getTheARM64Target(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeline">                    &getTheARM64_32Target()}) {</td>
    <td class="lineNumber">478</td>
    <td class="codeline">                    &getTheARM64_32Target()}) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeline">    // Register the MC asm info.</td>
    <td class="lineNumber">479</td>
    <td class="codeline">    // Register the MC asm info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeline">    RegisterMCAsmInfoFn X(*T, createAArch64MCAsmInfo);</td>
    <td class="lineNumber">480</td>
    <td class="codeline">    RegisterMCAsmInfoFn X(*T, createAArch64MCAsmInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeline"></td>
    <td class="lineNumber">481</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeline">    // Register the MC instruction info.</td>
    <td class="lineNumber">482</td>
    <td class="codeline">    // Register the MC instruction info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrInfo(*T, createAArch64MCInstrInfo);</td>
    <td class="lineNumber">483</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrInfo(*T, createAArch64MCInstrInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeline"></td>
    <td class="lineNumber">484</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeline">    // Register the MC register info.</td>
    <td class="lineNumber">485</td>
    <td class="codeline">    // Register the MC register info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeline">    TargetRegistry::RegisterMCRegInfo(*T, createAArch64MCRegisterInfo);</td>
    <td class="lineNumber">486</td>
    <td class="codeline">    TargetRegistry::RegisterMCRegInfo(*T, createAArch64MCRegisterInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeline"></td>
    <td class="lineNumber">487</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeline">    // Register the MC subtarget info.</td>
    <td class="lineNumber">488</td>
    <td class="codeline">    // Register the MC subtarget info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeline">    TargetRegistry::RegisterMCSubtargetInfo(*T, createAArch64MCSubtargetInfo);</td>
    <td class="lineNumber">489</td>
    <td class="codeline">    TargetRegistry::RegisterMCSubtargetInfo(*T, createAArch64MCSubtargetInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeline"></td>
    <td class="lineNumber">490</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeline">    // Register the MC instruction analyzer.</td>
    <td class="lineNumber">491</td>
    <td class="codeline">    // Register the MC instruction analyzer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrAnalysis(*T, createAArch64InstrAnalysis);</td>
    <td class="lineNumber">492</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrAnalysis(*T, createAArch64InstrAnalysis);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeline"></td>
    <td class="lineNumber">493</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeline">    // Register the MC Code Emitter</td>
    <td class="lineNumber">494</td>
    <td class="codeline">    // Register the MC Code Emitter</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeline">    TargetRegistry::RegisterMCCodeEmitter(*T, createAArch64MCCodeEmitter);</td>
    <td class="lineNumber">495</td>
    <td class="codeline">    TargetRegistry::RegisterMCCodeEmitter(*T, createAArch64MCCodeEmitter);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeline"></td>
    <td class="lineNumber">496</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeline">    // Register the obj streamers.</td>
    <td class="lineNumber">497</td>
    <td class="codeline">    // Register the obj streamers.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeline">    TargetRegistry::RegisterELFStreamer(*T, createELFStreamer);</td>
    <td class="lineNumber">498</td>
    <td class="codeline">    TargetRegistry::RegisterELFStreamer(*T, createELFStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeline">    TargetRegistry::RegisterMachOStreamer(*T, createMachOStreamer);</td>
    <td class="lineNumber">499</td>
    <td class="codeline">    TargetRegistry::RegisterMachOStreamer(*T, createMachOStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeline">    TargetRegistry::RegisterCOFFStreamer(*T, createWinCOFFStreamer);</td>
    <td class="lineNumber">500</td>
    <td class="codeline">    TargetRegistry::RegisterCOFFStreamer(*T, createWinCOFFStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeline"></td>
    <td class="lineNumber">501</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeline">    // Register the obj target streamer.</td>
    <td class="lineNumber">502</td>
    <td class="codeline">    // Register the obj target streamer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeline">    TargetRegistry::RegisterObjectTargetStreamer(</td>
    <td class="lineNumber">503</td>
    <td class="codeline">    TargetRegistry::RegisterObjectTargetStreamer(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeline">        *T, createAArch64ObjectTargetStreamer);</td>
    <td class="lineNumber">504</td>
    <td class="codeline">        *T, createAArch64ObjectTargetStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeline"></td>
    <td class="lineNumber">505</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeline">    // Register the asm streamer.</td>
    <td class="lineNumber">506</td>
    <td class="codeline">    // Register the asm streamer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeline">    TargetRegistry::RegisterAsmTargetStreamer(*T,</td>
    <td class="lineNumber">507</td>
    <td class="codeline">    TargetRegistry::RegisterAsmTargetStreamer(*T,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeline">                                              createAArch64AsmTargetStreamer);</td>
    <td class="lineNumber">508</td>
    <td class="codeline">                                              createAArch64AsmTargetStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeline">    // Register the null streamer.</td>
    <td class="lineNumber">509</td>
    <td class="codeline">    // Register the null streamer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeline">    TargetRegistry::RegisterNullTargetStreamer(*T,</td>
    <td class="lineNumber">510</td>
    <td class="codeline">    TargetRegistry::RegisterNullTargetStreamer(*T,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeline">                                               createAArch64NullTargetStreamer);</td>
    <td class="lineNumber">511</td>
    <td class="codeline">                                               createAArch64NullTargetStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeline"></td>
    <td class="lineNumber">512</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeline">    // Register the MCInstPrinter.</td>
    <td class="lineNumber">513</td>
    <td class="codeline">    // Register the MCInstPrinter.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstPrinter(*T, createAArch64MCInstPrinter);</td>
    <td class="lineNumber">514</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstPrinter(*T, createAArch64MCInstPrinter);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">515</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeline"></td>
    <td class="lineNumber">516</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeline">  // Register the asm backend.</td>
    <td class="lineNumber">517</td>
    <td class="codeline">  // Register the asm backend.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeline">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64_32Target(),</td>
    <td class="lineNumber">518</td>
    <td class="codeline">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64_32Target(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeline">                    &getTheARM64Target(), &getTheARM64_32Target()})</td>
    <td class="lineNumber">519</td>
    <td class="codeline">                    &getTheARM64Target(), &getTheARM64_32Target()})</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeline">    TargetRegistry::RegisterMCAsmBackend(*T, createAArch64leAsmBackend);</td>
    <td class="lineNumber">520</td>
    <td class="codeline">    TargetRegistry::RegisterMCAsmBackend(*T, createAArch64leAsmBackend);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeline">  TargetRegistry::RegisterMCAsmBackend(getTheAArch64beTarget(),</td>
    <td class="lineNumber">521</td>
    <td class="codeline">  TargetRegistry::RegisterMCAsmBackend(getTheAArch64beTarget(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeline">                                       createAArch64beAsmBackend);</td>
    <td class="lineNumber">522</td>
    <td class="codeline">                                       createAArch64beAsmBackend);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeline">}</td>
    <td class="lineNumber">523</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeline"></td>
    <td class="lineNumber">524</td>
    <td class="codeline"></td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Side By Side Comparison</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Side By Side Comparison</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeLine">//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---*- C++ -*-===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1</td>
    <td class="codeLine">//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---*- C++ -*-===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeLine">// This file provides AArch64 specific target descriptions.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">9</td>
    <td class="codeLine">// This file provides AArch64 specific target descriptions.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">10</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">11</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">12</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "AArch64MCTargetDesc.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "AArch64MCTargetDesc.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "AArch64ELFStreamer.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "AArch64ELFStreamer.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "AArch64MCAsmInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "AArch64MCAsmInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "AArch64WinCOFFStreamer.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "AArch64WinCOFFStreamer.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "MCTargetDesc/AArch64AddressingModes.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "MCTargetDesc/AArch64AddressingModes.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "MCTargetDesc/AArch64InstPrinter.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "MCTargetDesc/AArch64InstPrinter.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "TargetInfo/AArch64TargetInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "TargetInfo/AArch64TargetInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/MC/MCAsmBackend.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/MC/MCAsmBackend.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/MC/MCCodeEmitter.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/MC/MCCodeEmitter.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeLine">#include "llvm/MC/MCInstrInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">24</td>
    <td class="codeLine">#include "llvm/MC/MCInstrInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeLine">#include "llvm/MC/MCObjectWriter.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">25</td>
    <td class="codeLine">#include "llvm/MC/MCObjectWriter.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeLine">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">26</td>
    <td class="codeLine">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeLine">#include "llvm/MC/MCStreamer.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">27</td>
    <td class="codeLine">#include "llvm/MC/MCStreamer.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeLine">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">28</td>
    <td class="codeLine">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeLine">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">29</td>
    <td class="codeLine">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeLine">#include "llvm/Support/Endian.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">30</td>
    <td class="codeLine">#include "llvm/Support/Endian.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">31</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">32</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">33</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">34</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">35</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_HELPERS</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">36</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_HELPERS</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeLine">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">37</td>
    <td class="codeLine">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeLine">#include "AArch64GenInstrInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">38</td>
    <td class="codeLine">#include "AArch64GenInstrInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">39</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeLine">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">40</td>
    <td class="codeLine">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeLine">#include "AArch64GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">41</td>
    <td class="codeLine">#include "AArch64GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">42</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeLine">#define GET_REGINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">43</td>
    <td class="codeLine">#define GET_REGINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeLine">#include "AArch64GenRegisterInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">44</td>
    <td class="codeLine">#include "AArch64GenRegisterInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">45</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeLine">static MCInstrInfo *createAArch64MCInstrInfo() {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">46</td>
    <td class="codeLine">static MCInstrInfo *createAArch64MCInstrInfo() {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeLine">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">47</td>
    <td class="codeLine">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeLine">  InitAArch64MCInstrInfo(X);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">48</td>
    <td class="codeLine">  InitAArch64MCInstrInfo(X);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">49</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">50</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">51</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeLine">static MCSubtargetInfo *</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">52</td>
    <td class="codeLine">static MCSubtargetInfo *</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeLine">createAArch64MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">53</td>
    <td class="codeLine">createAArch64MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeLine">  if (CPU.empty()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">54</td>
    <td class="codeLine">  if (CPU.empty()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeLine">    CPU = "generic";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">55</td>
    <td class="codeLine">    CPU = "generic";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeLine">    if (FS.empty())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">56</td>
    <td class="codeLine">    if (FS.empty())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeLine">      FS = "+v8a";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">57</td>
    <td class="codeLine">      FS = "+v8a";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">58</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeLine">    if (TT.isArm64e())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">59</td>
    <td class="codeLine">    if (TT.isArm64e())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeLine">      CPU = "apple-a12";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">60</td>
    <td class="codeLine">      CPU = "apple-a12";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">61</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">62</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeLine">  return createAArch64MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">63</td>
    <td class="codeLine">  return createAArch64MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">64</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">65</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeLine">void AArch64_MC::initLLVMToCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">66</td>
    <td class="codeLine">void AArch64_MC::initLLVMToCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeLine">  // Mapping from CodeView to MC register id.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">67</td>
    <td class="codeLine">  // Mapping from CodeView to MC register id.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeLine">  static const struct {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">68</td>
    <td class="codeLine">  static const struct {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeLine">    codeview::RegisterId CVReg;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">69</td>
    <td class="codeLine">    codeview::RegisterId CVReg;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeLine">    MCPhysReg Reg;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">70</td>
    <td class="codeLine">    MCPhysReg Reg;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeLine">  } RegMap[] = {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">71</td>
    <td class="codeLine">  } RegMap[] = {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W0, AArch64::W0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">72</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W0, AArch64::W0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W1, AArch64::W1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">73</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W1, AArch64::W1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W2, AArch64::W2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">74</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W2, AArch64::W2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W3, AArch64::W3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">75</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W3, AArch64::W3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W4, AArch64::W4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">76</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W4, AArch64::W4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W5, AArch64::W5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">77</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W5, AArch64::W5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W6, AArch64::W6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">78</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W6, AArch64::W6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W7, AArch64::W7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">79</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W7, AArch64::W7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W8, AArch64::W8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">80</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W8, AArch64::W8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W9, AArch64::W9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">81</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W9, AArch64::W9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W10, AArch64::W10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">82</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W10, AArch64::W10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W11, AArch64::W11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">83</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W11, AArch64::W11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W12, AArch64::W12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">84</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W12, AArch64::W12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W13, AArch64::W13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">85</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W13, AArch64::W13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W14, AArch64::W14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">86</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W14, AArch64::W14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W15, AArch64::W15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">87</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W15, AArch64::W15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W16, AArch64::W16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">88</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W16, AArch64::W16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W17, AArch64::W17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">89</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W17, AArch64::W17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W18, AArch64::W18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">90</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W18, AArch64::W18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W19, AArch64::W19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">91</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W19, AArch64::W19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W20, AArch64::W20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">92</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W20, AArch64::W20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W21, AArch64::W21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">93</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W21, AArch64::W21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W22, AArch64::W22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">94</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W22, AArch64::W22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W23, AArch64::W23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">95</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W23, AArch64::W23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W24, AArch64::W24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">96</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W24, AArch64::W24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W25, AArch64::W25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">97</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W25, AArch64::W25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W26, AArch64::W26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">98</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W26, AArch64::W26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W27, AArch64::W27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">99</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W27, AArch64::W27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W28, AArch64::W28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">100</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W28, AArch64::W28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W29, AArch64::W29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">101</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W29, AArch64::W29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W30, AArch64::W30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">102</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_W30, AArch64::W30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_WZR, AArch64::WZR},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">103</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_WZR, AArch64::WZR},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X0, AArch64::X0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">104</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X0, AArch64::X0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X1, AArch64::X1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">105</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X1, AArch64::X1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X2, AArch64::X2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">106</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X2, AArch64::X2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X3, AArch64::X3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">107</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X3, AArch64::X3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X4, AArch64::X4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">108</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X4, AArch64::X4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X5, AArch64::X5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">109</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X5, AArch64::X5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X6, AArch64::X6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">110</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X6, AArch64::X6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X7, AArch64::X7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">111</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X7, AArch64::X7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X8, AArch64::X8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">112</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X8, AArch64::X8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X9, AArch64::X9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">113</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X9, AArch64::X9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X10, AArch64::X10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">114</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X10, AArch64::X10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X11, AArch64::X11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">115</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X11, AArch64::X11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X12, AArch64::X12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">116</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X12, AArch64::X12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X13, AArch64::X13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">117</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X13, AArch64::X13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X14, AArch64::X14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">118</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X14, AArch64::X14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X15, AArch64::X15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">119</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X15, AArch64::X15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X16, AArch64::X16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">120</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X16, AArch64::X16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X17, AArch64::X17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">121</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X17, AArch64::X17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X18, AArch64::X18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">122</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X18, AArch64::X18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X19, AArch64::X19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">123</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X19, AArch64::X19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X20, AArch64::X20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">124</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X20, AArch64::X20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X21, AArch64::X21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">125</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X21, AArch64::X21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X22, AArch64::X22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">126</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X22, AArch64::X22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X23, AArch64::X23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">127</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X23, AArch64::X23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X24, AArch64::X24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">128</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X24, AArch64::X24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X25, AArch64::X25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">129</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X25, AArch64::X25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X26, AArch64::X26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">130</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X26, AArch64::X26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X27, AArch64::X27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">131</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X27, AArch64::X27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X28, AArch64::X28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">132</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_X28, AArch64::X28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_FP, AArch64::FP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">133</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_FP, AArch64::FP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_LR, AArch64::LR},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">134</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_LR, AArch64::LR},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_SP, AArch64::SP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">135</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_SP, AArch64::SP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_ZR, AArch64::XZR},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">136</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_ZR, AArch64::XZR},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_NZCV, AArch64::NZCV},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">137</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_NZCV, AArch64::NZCV},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S0, AArch64::S0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">138</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S0, AArch64::S0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S1, AArch64::S1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">139</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S1, AArch64::S1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S2, AArch64::S2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">140</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S2, AArch64::S2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S3, AArch64::S3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">141</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S3, AArch64::S3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S4, AArch64::S4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">142</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S4, AArch64::S4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S5, AArch64::S5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">143</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S5, AArch64::S5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S6, AArch64::S6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">144</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S6, AArch64::S6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S7, AArch64::S7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">145</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S7, AArch64::S7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S8, AArch64::S8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">146</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S8, AArch64::S8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S9, AArch64::S9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">147</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S9, AArch64::S9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S10, AArch64::S10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">148</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S10, AArch64::S10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S11, AArch64::S11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">149</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S11, AArch64::S11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S12, AArch64::S12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">150</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S12, AArch64::S12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S13, AArch64::S13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">151</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S13, AArch64::S13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S14, AArch64::S14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">152</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S14, AArch64::S14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S15, AArch64::S15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">153</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S15, AArch64::S15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S16, AArch64::S16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">154</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S16, AArch64::S16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S17, AArch64::S17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">155</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S17, AArch64::S17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S18, AArch64::S18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">156</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S18, AArch64::S18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S19, AArch64::S19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">157</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S19, AArch64::S19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S20, AArch64::S20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">158</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S20, AArch64::S20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S21, AArch64::S21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">159</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S21, AArch64::S21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S22, AArch64::S22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">160</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S22, AArch64::S22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S23, AArch64::S23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">161</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S23, AArch64::S23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S24, AArch64::S24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">162</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S24, AArch64::S24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S25, AArch64::S25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">163</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S25, AArch64::S25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S26, AArch64::S26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">164</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S26, AArch64::S26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S27, AArch64::S27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">165</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S27, AArch64::S27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S28, AArch64::S28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">166</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S28, AArch64::S28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S29, AArch64::S29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">167</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S29, AArch64::S29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S30, AArch64::S30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">168</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S30, AArch64::S30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S31, AArch64::S31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">169</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_S31, AArch64::S31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D0, AArch64::D0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">170</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D0, AArch64::D0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D1, AArch64::D1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">171</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D1, AArch64::D1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D2, AArch64::D2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">172</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D2, AArch64::D2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D3, AArch64::D3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">173</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D3, AArch64::D3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D4, AArch64::D4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">174</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D4, AArch64::D4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D5, AArch64::D5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">175</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D5, AArch64::D5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D6, AArch64::D6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">176</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D6, AArch64::D6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D7, AArch64::D7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">177</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D7, AArch64::D7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D8, AArch64::D8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">178</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D8, AArch64::D8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D9, AArch64::D9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">179</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D9, AArch64::D9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D10, AArch64::D10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">180</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D10, AArch64::D10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D11, AArch64::D11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">181</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D11, AArch64::D11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D12, AArch64::D12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">182</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D12, AArch64::D12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D13, AArch64::D13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">183</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D13, AArch64::D13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D14, AArch64::D14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">184</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D14, AArch64::D14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D15, AArch64::D15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">185</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D15, AArch64::D15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D16, AArch64::D16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">186</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D16, AArch64::D16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D17, AArch64::D17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">187</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D17, AArch64::D17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D18, AArch64::D18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">188</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D18, AArch64::D18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D19, AArch64::D19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">189</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D19, AArch64::D19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D20, AArch64::D20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">190</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D20, AArch64::D20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D21, AArch64::D21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">191</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D21, AArch64::D21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D22, AArch64::D22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">192</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D22, AArch64::D22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D23, AArch64::D23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">193</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D23, AArch64::D23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D24, AArch64::D24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">194</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D24, AArch64::D24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D25, AArch64::D25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">195</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D25, AArch64::D25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D26, AArch64::D26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">196</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D26, AArch64::D26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D27, AArch64::D27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">197</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D27, AArch64::D27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D28, AArch64::D28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">198</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D28, AArch64::D28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D29, AArch64::D29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">199</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D29, AArch64::D29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D30, AArch64::D30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">200</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D30, AArch64::D30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D31, AArch64::D31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">201</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_D31, AArch64::D31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q0, AArch64::Q0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">202</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q0, AArch64::Q0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q1, AArch64::Q1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">203</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q1, AArch64::Q1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q2, AArch64::Q2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">204</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q2, AArch64::Q2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q3, AArch64::Q3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">205</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q3, AArch64::Q3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q4, AArch64::Q4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">206</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q4, AArch64::Q4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q5, AArch64::Q5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">207</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q5, AArch64::Q5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q6, AArch64::Q6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">208</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q6, AArch64::Q6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q7, AArch64::Q7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">209</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q7, AArch64::Q7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q8, AArch64::Q8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">210</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q8, AArch64::Q8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q9, AArch64::Q9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">211</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q9, AArch64::Q9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q10, AArch64::Q10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">212</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q10, AArch64::Q10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q11, AArch64::Q11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">213</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q11, AArch64::Q11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q12, AArch64::Q12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">214</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q12, AArch64::Q12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q13, AArch64::Q13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">215</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q13, AArch64::Q13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q14, AArch64::Q14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">216</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q14, AArch64::Q14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q15, AArch64::Q15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">217</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q15, AArch64::Q15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q16, AArch64::Q16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">218</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q16, AArch64::Q16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q17, AArch64::Q17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">219</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q17, AArch64::Q17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q18, AArch64::Q18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">220</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q18, AArch64::Q18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q19, AArch64::Q19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">221</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q19, AArch64::Q19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q20, AArch64::Q20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">222</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q20, AArch64::Q20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q21, AArch64::Q21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">223</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q21, AArch64::Q21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q22, AArch64::Q22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">224</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q22, AArch64::Q22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q23, AArch64::Q23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">225</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q23, AArch64::Q23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q24, AArch64::Q24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">226</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q24, AArch64::Q24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q25, AArch64::Q25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">227</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q25, AArch64::Q25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q26, AArch64::Q26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">228</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q26, AArch64::Q26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q27, AArch64::Q27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">229</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q27, AArch64::Q27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q28, AArch64::Q28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">230</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q28, AArch64::Q28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q29, AArch64::Q29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">231</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q29, AArch64::Q29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q30, AArch64::Q30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">232</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q30, AArch64::Q30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q31, AArch64::Q31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">233</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_Q31, AArch64::Q31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B0, AArch64::B0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">234</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B0, AArch64::B0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B1, AArch64::B1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">235</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B1, AArch64::B1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B2, AArch64::B2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">236</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B2, AArch64::B2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B3, AArch64::B3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">237</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B3, AArch64::B3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B4, AArch64::B4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">238</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B4, AArch64::B4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B5, AArch64::B5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">239</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B5, AArch64::B5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B6, AArch64::B6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">240</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B6, AArch64::B6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B7, AArch64::B7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">241</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B7, AArch64::B7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B8, AArch64::B8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">242</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B8, AArch64::B8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B9, AArch64::B9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">243</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B9, AArch64::B9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B10, AArch64::B10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">244</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B10, AArch64::B10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B11, AArch64::B11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">245</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B11, AArch64::B11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B12, AArch64::B12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">246</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B12, AArch64::B12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B13, AArch64::B13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">247</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B13, AArch64::B13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B14, AArch64::B14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">248</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B14, AArch64::B14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B15, AArch64::B15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">249</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B15, AArch64::B15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B16, AArch64::B16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">250</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B16, AArch64::B16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B17, AArch64::B17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">251</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B17, AArch64::B17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B18, AArch64::B18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">252</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B18, AArch64::B18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B19, AArch64::B19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">253</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B19, AArch64::B19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B20, AArch64::B20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">254</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B20, AArch64::B20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B21, AArch64::B21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">255</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B21, AArch64::B21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B22, AArch64::B22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">256</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B22, AArch64::B22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B23, AArch64::B23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">257</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B23, AArch64::B23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B24, AArch64::B24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">258</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B24, AArch64::B24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B25, AArch64::B25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">259</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B25, AArch64::B25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B26, AArch64::B26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">260</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B26, AArch64::B26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B27, AArch64::B27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">261</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B27, AArch64::B27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B28, AArch64::B28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">262</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B28, AArch64::B28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B29, AArch64::B29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">263</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B29, AArch64::B29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B30, AArch64::B30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">264</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B30, AArch64::B30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B31, AArch64::B31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">265</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_B31, AArch64::B31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H0, AArch64::H0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">266</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H0, AArch64::H0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H1, AArch64::H1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">267</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H1, AArch64::H1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H2, AArch64::H2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">268</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H2, AArch64::H2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H3, AArch64::H3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">269</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H3, AArch64::H3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H4, AArch64::H4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">270</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H4, AArch64::H4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H5, AArch64::H5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">271</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H5, AArch64::H5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H6, AArch64::H6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">272</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H6, AArch64::H6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H7, AArch64::H7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">273</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H7, AArch64::H7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H8, AArch64::H8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">274</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H8, AArch64::H8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H9, AArch64::H9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">275</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H9, AArch64::H9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H10, AArch64::H10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">276</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H10, AArch64::H10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H11, AArch64::H11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">277</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H11, AArch64::H11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H12, AArch64::H12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">278</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H12, AArch64::H12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H13, AArch64::H13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">279</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H13, AArch64::H13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H14, AArch64::H14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">280</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H14, AArch64::H14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H15, AArch64::H15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">281</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H15, AArch64::H15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H16, AArch64::H16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">282</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H16, AArch64::H16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H17, AArch64::H17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">283</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H17, AArch64::H17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H18, AArch64::H18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">284</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H18, AArch64::H18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H19, AArch64::H19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">285</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H19, AArch64::H19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H20, AArch64::H20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">286</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H20, AArch64::H20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H21, AArch64::H21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">287</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H21, AArch64::H21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H22, AArch64::H22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">288</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H22, AArch64::H22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H23, AArch64::H23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">289</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H23, AArch64::H23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H24, AArch64::H24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">290</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H24, AArch64::H24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H25, AArch64::H25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">291</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H25, AArch64::H25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H26, AArch64::H26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">292</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H26, AArch64::H26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H27, AArch64::H27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">293</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H27, AArch64::H27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H28, AArch64::H28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">294</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H28, AArch64::H28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H29, AArch64::H29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">295</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H29, AArch64::H29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H30, AArch64::H30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">296</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H30, AArch64::H30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H31, AArch64::H31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">297</td>
    <td class="codeLine">      {codeview::RegisterId::ARM64_H31, AArch64::H31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">298</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeLine">  for (const auto &I : RegMap)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">299</td>
    <td class="codeLine">  for (const auto &I : RegMap)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeLine">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">300</td>
    <td class="codeLine">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">301</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">302</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeLine">bool AArch64_MC::isHForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">303</td>
    <td class="codeLine">bool AArch64_MC::isHForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeLine">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">304</td>
    <td class="codeLine">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeLine">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">305</td>
    <td class="codeLine">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeLine">    return Op.isReg() && FPR16.contains(Op.getReg());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">306</td>
    <td class="codeLine">    return Op.isReg() && FPR16.contains(Op.getReg());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeLine">  });</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">307</td>
    <td class="codeLine">  });</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">308</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">309</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeLine">bool AArch64_MC::isQForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">310</td>
    <td class="codeLine">bool AArch64_MC::isQForm(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeLine">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">311</td>
    <td class="codeLine">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeLine">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">312</td>
    <td class="codeLine">  return llvm::any_of(MI, [&](const MCOperand &Op) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeLine">    return Op.isReg() && FPR128.contains(Op.getReg());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">313</td>
    <td class="codeLine">    return Op.isReg() && FPR128.contains(Op.getReg());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeLine">  });</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">314</td>
    <td class="codeLine">  });</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">315</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">316</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeLine">bool AArch64_MC::isFpOrNEON(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">317</td>
    <td class="codeLine">bool AArch64_MC::isFpOrNEON(const MCInst &MI, const MCInstrInfo *MCII) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeLine">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">318</td>
    <td class="codeLine">  const auto &FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeLine">  const auto &FPR64 = AArch64MCRegisterClasses[AArch64::FPR64RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">319</td>
    <td class="codeLine">  const auto &FPR64 = AArch64MCRegisterClasses[AArch64::FPR64RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeLine">  const auto &FPR32 = AArch64MCRegisterClasses[AArch64::FPR32RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">320</td>
    <td class="codeLine">  const auto &FPR32 = AArch64MCRegisterClasses[AArch64::FPR32RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeLine">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">321</td>
    <td class="codeLine">  const auto &FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeLine">  const auto &FPR8 = AArch64MCRegisterClasses[AArch64::FPR8RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">322</td>
    <td class="codeLine">  const auto &FPR8 = AArch64MCRegisterClasses[AArch64::FPR8RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">323</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeLine">  auto IsFPR = [&](const MCOperand &Op) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">324</td>
    <td class="codeLine">  auto IsFPR = [&](const MCOperand &Op) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeLine">    if (!Op.isReg())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">325</td>
    <td class="codeLine">    if (!Op.isReg())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeLine">      return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">326</td>
    <td class="codeLine">      return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeLine">    auto Reg = Op.getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">327</td>
    <td class="codeLine">    auto Reg = Op.getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeLine">    return FPR128.contains(Reg) || FPR64.contains(Reg) || FPR32.contains(Reg) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">328</td>
    <td class="codeLine">    return FPR128.contains(Reg) || FPR64.contains(Reg) || FPR32.contains(Reg) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeLine">           FPR16.contains(Reg) || FPR8.contains(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">329</td>
    <td class="codeLine">           FPR16.contains(Reg) || FPR8.contains(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">330</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">331</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeLine">  return llvm::any_of(MI, IsFPR);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">332</td>
    <td class="codeLine">  return llvm::any_of(MI, IsFPR);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">333</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">334</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeLine">static MCRegisterInfo *createAArch64MCRegisterInfo(const Triple &Triple) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">335</td>
    <td class="codeLine">static MCRegisterInfo *createAArch64MCRegisterInfo(const Triple &Triple) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeLine">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">336</td>
    <td class="codeLine">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeLine">  InitAArch64MCRegisterInfo(X, AArch64::LR);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">337</td>
    <td class="codeLine">  InitAArch64MCRegisterInfo(X, AArch64::LR);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeLine">  AArch64_MC::initLLVMToCVRegMapping(X);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">338</td>
    <td class="codeLine">  AArch64_MC::initLLVMToCVRegMapping(X);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">339</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">340</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">341</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeLine">static MCAsmInfo *createAArch64MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">342</td>
    <td class="codeLine">static MCAsmInfo *createAArch64MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeLine">                                         const Triple &TheTriple,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">343</td>
    <td class="codeLine">                                         const Triple &TheTriple,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeLine">                                         const MCTargetOptions &Options) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">344</td>
    <td class="codeLine">                                         const MCTargetOptions &Options) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeLine">  MCAsmInfo *MAI;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">345</td>
    <td class="codeLine">  MCAsmInfo *MAI;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeLine">  if (TheTriple.isOSBinFormatMachO())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">346</td>
    <td class="codeLine">  if (TheTriple.isOSBinFormatMachO())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoDarwin(TheTriple.getArch() == Triple::aarch64_32);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">347</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoDarwin(TheTriple.getArch() == Triple::aarch64_32);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeLine">  else if (TheTriple.isWindowsMSVCEnvironment())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">348</td>
    <td class="codeLine">  else if (TheTriple.isWindowsMSVCEnvironment())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoMicrosoftCOFF();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">349</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoMicrosoftCOFF();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeLine">  else if (TheTriple.isOSBinFormatCOFF())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">350</td>
    <td class="codeLine">  else if (TheTriple.isOSBinFormatCOFF())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoGNUCOFF();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">351</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoGNUCOFF();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeLine">  else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">352</td>
    <td class="codeLine">  else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeLine">    assert(TheTriple.isOSBinFormatELF() && "Invalid target");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">353</td>
    <td class="codeLine">    assert(TheTriple.isOSBinFormatELF() && "Invalid target");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoELF(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">354</td>
    <td class="codeLine">    MAI = new AArch64MCAsmInfoELF(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">355</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">356</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeLine">  // Initial state of the frame pointer is SP.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">357</td>
    <td class="codeLine">  // Initial state of the frame pointer is SP.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeLine">  unsigned Reg = MRI.getDwarfRegNum(AArch64::SP, true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">358</td>
    <td class="codeLine">  unsigned Reg = MRI.getDwarfRegNum(AArch64::SP, true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeLine">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">359</td>
    <td class="codeLine">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeLine">  MAI->addInitialFrameState(Inst);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">360</td>
    <td class="codeLine">  MAI->addInitialFrameState(Inst);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">361</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeLine">  return MAI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">362</td>
    <td class="codeLine">  return MAI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">363</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">364</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeLine">static MCInstPrinter *createAArch64MCInstPrinter(const Triple &T,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">365</td>
    <td class="codeLine">static MCInstPrinter *createAArch64MCInstPrinter(const Triple &T,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeLine">                                                 unsigned SyntaxVariant,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">366</td>
    <td class="codeLine">                                                 unsigned SyntaxVariant,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeLine">                                                 const MCAsmInfo &MAI,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">367</td>
    <td class="codeLine">                                                 const MCAsmInfo &MAI,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeLine">                                                 const MCInstrInfo &MII,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">368</td>
    <td class="codeLine">                                                 const MCInstrInfo &MII,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeLine">                                                 const MCRegisterInfo &MRI) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">369</td>
    <td class="codeLine">                                                 const MCRegisterInfo &MRI) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeLine">  if (SyntaxVariant == 0)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">370</td>
    <td class="codeLine">  if (SyntaxVariant == 0)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeLine">    return new AArch64InstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">371</td>
    <td class="codeLine">    return new AArch64InstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeLine">  if (SyntaxVariant == 1)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">372</td>
    <td class="codeLine">  if (SyntaxVariant == 1)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeLine">    return new AArch64AppleInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">373</td>
    <td class="codeLine">    return new AArch64AppleInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">374</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeLine">  return nullptr;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">375</td>
    <td class="codeLine">  return nullptr;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">376</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">377</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeLine">static MCStreamer *createELFStreamer(const Triple &T, MCContext &Ctx,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">378</td>
    <td class="codeLine">static MCStreamer *createELFStreamer(const Triple &T, MCContext &Ctx,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeLine">                                     std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">379</td>
    <td class="codeLine">                                     std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeLine">                                     std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">380</td>
    <td class="codeLine">                                     std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeLine">                                     std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">381</td>
    <td class="codeLine">                                     std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeLine">                                     bool RelaxAll) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">382</td>
    <td class="codeLine">                                     bool RelaxAll) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeLine">  return createAArch64ELFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">383</td>
    <td class="codeLine">  return createAArch64ELFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeLine">                                  std::move(Emitter), RelaxAll);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">384</td>
    <td class="codeLine">                                  std::move(Emitter), RelaxAll);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">385</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">386</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeLine">static MCStreamer *createMachOStreamer(MCContext &Ctx,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">387</td>
    <td class="codeLine">static MCStreamer *createMachOStreamer(MCContext &Ctx,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeLine">                                       std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">388</td>
    <td class="codeLine">                                       std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeLine">                                       std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">389</td>
    <td class="codeLine">                                       std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeLine">                                       std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">390</td>
    <td class="codeLine">                                       std::unique_ptr<MCCodeEmitter> &&Emitter,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeLine">                                       bool RelaxAll,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">391</td>
    <td class="codeLine">                                       bool RelaxAll,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeLine">                                       bool DWARFMustBeAtTheEnd) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">392</td>
    <td class="codeLine">                                       bool DWARFMustBeAtTheEnd) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeLine">  return createMachOStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">393</td>
    <td class="codeLine">  return createMachOStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeLine">                             std::move(Emitter), RelaxAll, DWARFMustBeAtTheEnd,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">394</td>
    <td class="codeLine">                             std::move(Emitter), RelaxAll, DWARFMustBeAtTheEnd,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeLine">                             /*LabelSections*/ true);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">395</td>
    <td class="codeLine">                             /*LabelSections*/ true);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">396</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">397</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeLine">static MCStreamer *</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">398</td>
    <td class="codeLine">static MCStreamer *</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeLine">createWinCOFFStreamer(MCContext &Ctx, std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">399</td>
    <td class="codeLine">createWinCOFFStreamer(MCContext &Ctx, std::unique_ptr<MCAsmBackend> &&TAB,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeLine">                      std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">400</td>
    <td class="codeLine">                      std::unique_ptr<MCObjectWriter> &&OW,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeLine">                      std::unique_ptr<MCCodeEmitter> &&Emitter, bool RelaxAll,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">401</td>
    <td class="codeLine">                      std::unique_ptr<MCCodeEmitter> &&Emitter, bool RelaxAll,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeLine">                      bool IncrementalLinkerCompatible) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">402</td>
    <td class="codeLine">                      bool IncrementalLinkerCompatible) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeLine">  return createAArch64WinCOFFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">403</td>
    <td class="codeLine">  return createAArch64WinCOFFStreamer(Ctx, std::move(TAB), std::move(OW),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeLine">                                      std::move(Emitter), RelaxAll,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">404</td>
    <td class="codeLine">                                      std::move(Emitter), RelaxAll,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeLine">                                      IncrementalLinkerCompatible);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">405</td>
    <td class="codeLine">                                      IncrementalLinkerCompatible);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">406</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">407</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeLine">namespace {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">408</td>
    <td class="codeLine">namespace {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">409</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeLine">class AArch64MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">410</td>
    <td class="codeLine">class AArch64MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeLine">public:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">411</td>
    <td class="codeLine">public:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeLine">  AArch64MCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">412</td>
    <td class="codeLine">  AArch64MCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">413</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeLine">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">414</td>
    <td class="codeLine">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeLine">                      uint64_t &Target) const override {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">415</td>
    <td class="codeLine">                      uint64_t &Target) const override {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeLine">    // Search for a PC-relative argument.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">416</td>
    <td class="codeLine">    // Search for a PC-relative argument.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeLine">    // This will handle instructions like bcc (where the first argument is the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">417</td>
    <td class="codeLine">    // This will handle instructions like bcc (where the first argument is the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeLine">    // condition code) and cbz (where it is a register).</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">418</td>
    <td class="codeLine">    // condition code) and cbz (where it is a register).</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeLine">    const auto &Desc = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">419</td>
    <td class="codeLine">    const auto &Desc = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeLine">    for (unsigned i = 0, e = Inst.getNumOperands(); i != e; i++) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">420</td>
    <td class="codeLine">    for (unsigned i = 0, e = Inst.getNumOperands(); i != e; i++) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeLine">      if (Desc.operands()[i].OperandType == MCOI::OPERAND_PCREL) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">421</td>
    <td class="codeLine">      if (Desc.operands()[i].OperandType == MCOI::OPERAND_PCREL) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeLine">        int64_t Imm = Inst.getOperand(i).getImm();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">422</td>
    <td class="codeLine">        int64_t Imm = Inst.getOperand(i).getImm();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeLine">        if (Inst.getOpcode() == AArch64::ADR)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">423</td>
    <td class="codeLine">        if (Inst.getOpcode() == AArch64::ADR)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeLine">          Target = Addr + Imm;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">424</td>
    <td class="codeLine">          Target = Addr + Imm;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeLine">        else if (Inst.getOpcode() == AArch64::ADRP)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">425</td>
    <td class="codeLine">        else if (Inst.getOpcode() == AArch64::ADRP)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeLine">          Target = (Addr & -4096) + Imm * 4096;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">426</td>
    <td class="codeLine">          Target = (Addr & -4096) + Imm * 4096;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeLine">        else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">427</td>
    <td class="codeLine">        else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeLine">          Target = Addr + Imm * 4;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">428</td>
    <td class="codeLine">          Target = Addr + Imm * 4;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeLine">        return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">429</td>
    <td class="codeLine">        return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">430</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">431</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">432</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">433</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">434</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">435</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeLine">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">436</td>
    <td class="codeLine">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeLine">                 const Triple &TargetTriple) const override {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">437</td>
    <td class="codeLine">                 const Triple &TargetTriple) const override {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeLine">    // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">438</td>
    <td class="codeLine">    // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeLine">    std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">439</td>
    <td class="codeLine">    std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeLine">    for (uint64_t Byte = 0, End = PltContents.size(); Byte + 7 < End;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">440</td>
    <td class="codeLine">    for (uint64_t Byte = 0, End = PltContents.size(); Byte + 7 < End;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeLine">         Byte += 4) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">441</td>
    <td class="codeLine">         Byte += 4) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeLine">      uint32_t Insn = support::endian::read32le(PltContents.data() + Byte);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">442</td>
    <td class="codeLine">      uint32_t Insn = support::endian::read32le(PltContents.data() + Byte);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeLine">      uint64_t Off = 0;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">443</td>
    <td class="codeLine">      uint64_t Off = 0;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeLine">      // Check for optional bti c that prefixes adrp in BTI enabled entries</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">444</td>
    <td class="codeLine">      // Check for optional bti c that prefixes adrp in BTI enabled entries</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeLine">      if (Insn == 0xd503245f) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">445</td>
    <td class="codeLine">      if (Insn == 0xd503245f) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeLine">         Off = 4;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">446</td>
    <td class="codeLine">         Off = 4;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeLine">         Insn = support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">447</td>
    <td class="codeLine">         Insn = support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">448</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeLine">      // Check for adrp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">449</td>
    <td class="codeLine">      // Check for adrp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeLine">      if ((Insn & 0x9f000000) != 0x90000000)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">450</td>
    <td class="codeLine">      if ((Insn & 0x9f000000) != 0x90000000)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">451</td>
    <td class="codeLine">        continue;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeLine">      Off += 4;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">452</td>
    <td class="codeLine">      Off += 4;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeLine">      uint64_t Imm = (((PltSectionVA + Byte) >> 12) << 12) +</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">453</td>
    <td class="codeLine">      uint64_t Imm = (((PltSectionVA + Byte) >> 12) << 12) +</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeLine">            (((Insn >> 29) & 3) << 12) + (((Insn >> 5) & 0x3ffff) << 14);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">454</td>
    <td class="codeLine">            (((Insn >> 29) & 3) << 12) + (((Insn >> 5) & 0x3ffff) << 14);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeLine">      uint32_t Insn2 =</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">455</td>
    <td class="codeLine">      uint32_t Insn2 =</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeLine">          support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">456</td>
    <td class="codeLine">          support::endian::read32le(PltContents.data() + Byte + Off);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeLine">      // Check for: ldr Xt, [Xn, #pimm].</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">457</td>
    <td class="codeLine">      // Check for: ldr Xt, [Xn, #pimm].</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeLine">      if (Insn2 >> 22 == 0x3e5) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">458</td>
    <td class="codeLine">      if (Insn2 >> 22 == 0x3e5) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeLine">        Imm += ((Insn2 >> 10) & 0xfff) << 3;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">459</td>
    <td class="codeLine">        Imm += ((Insn2 >> 10) & 0xfff) << 3;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeLine">        Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">460</td>
    <td class="codeLine">        Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeLine">        Byte += 4;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">461</td>
    <td class="codeLine">        Byte += 4;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">462</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">463</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeLine">    return Result;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">464</td>
    <td class="codeLine">    return Result;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">465</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeLine">};</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">466</td>
    <td class="codeLine">};</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">467</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeLine">} // end anonymous namespace</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">468</td>
    <td class="codeLine">} // end anonymous namespace</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">469</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeLine">static MCInstrAnalysis *createAArch64InstrAnalysis(const MCInstrInfo *Info) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">470</td>
    <td class="codeLine">static MCInstrAnalysis *createAArch64InstrAnalysis(const MCInstrInfo *Info) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeLine">  return new AArch64MCInstrAnalysis(Info);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">471</td>
    <td class="codeLine">  return new AArch64MCInstrAnalysis(Info);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">472</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">473</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeLine">// Force static initialization.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">474</td>
    <td class="codeLine">// Force static initialization.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeLine coveredLine">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAArch64TargetMC() {</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">475</td>
    <td class="codeLine coveredLine">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAArch64TargetMC() {</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeLine coveredLine">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64beTarget(),</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">476</td>
    <td class="codeLine coveredLine">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64beTarget(),</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeLine coveredLine">                    &getTheAArch64_32Target(), &getTheARM64Target(),</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">477</td>
    <td class="codeLine coveredLine">                    &getTheAArch64_32Target(), &getTheARM64Target(),</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeLine coveredLine">                    &getTheARM64_32Target()}) {</td>
    <td class="lineNumber">7</td>
    <td class="lineNumber">478</td>
    <td class="codeLine coveredLine">                    &getTheARM64_32Target()}) {</td>
    <td class="lineNumber">7</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeLine">    // Register the MC asm info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">479</td>
    <td class="codeLine">    // Register the MC asm info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeLine coveredLine">    RegisterMCAsmInfoFn X(*T, createAArch64MCAsmInfo);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">480</td>
    <td class="codeLine coveredLine">    RegisterMCAsmInfoFn X(*T, createAArch64MCAsmInfo);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">481</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeLine">    // Register the MC instruction info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">482</td>
    <td class="codeLine">    // Register the MC instruction info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrInfo(*T, createAArch64MCInstrInfo);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">483</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrInfo(*T, createAArch64MCInstrInfo);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">484</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeLine">    // Register the MC register info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">485</td>
    <td class="codeLine">    // Register the MC register info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCRegInfo(*T, createAArch64MCRegisterInfo);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">486</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCRegInfo(*T, createAArch64MCRegisterInfo);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">487</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeLine">    // Register the MC subtarget info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">488</td>
    <td class="codeLine">    // Register the MC subtarget info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCSubtargetInfo(*T, createAArch64MCSubtargetInfo);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">489</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCSubtargetInfo(*T, createAArch64MCSubtargetInfo);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">490</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeLine">    // Register the MC instruction analyzer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">491</td>
    <td class="codeLine">    // Register the MC instruction analyzer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrAnalysis(*T, createAArch64InstrAnalysis);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">492</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrAnalysis(*T, createAArch64InstrAnalysis);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">493</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeLine">    // Register the MC Code Emitter</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">494</td>
    <td class="codeLine">    // Register the MC Code Emitter</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCCodeEmitter(*T, createAArch64MCCodeEmitter);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">495</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCCodeEmitter(*T, createAArch64MCCodeEmitter);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">496</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeLine">    // Register the obj streamers.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">497</td>
    <td class="codeLine">    // Register the obj streamers.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterELFStreamer(*T, createELFStreamer);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">498</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterELFStreamer(*T, createELFStreamer);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMachOStreamer(*T, createMachOStreamer);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">499</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMachOStreamer(*T, createMachOStreamer);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterCOFFStreamer(*T, createWinCOFFStreamer);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">500</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterCOFFStreamer(*T, createWinCOFFStreamer);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">501</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeLine">    // Register the obj target streamer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">502</td>
    <td class="codeLine">    // Register the obj target streamer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterObjectTargetStreamer(</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">503</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterObjectTargetStreamer(</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeLine">        *T, createAArch64ObjectTargetStreamer);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">504</td>
    <td class="codeLine">        *T, createAArch64ObjectTargetStreamer);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">505</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeLine">    // Register the asm streamer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">506</td>
    <td class="codeLine">    // Register the asm streamer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterAsmTargetStreamer(*T,</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">507</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterAsmTargetStreamer(*T,</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeLine">                                              createAArch64AsmTargetStreamer);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">508</td>
    <td class="codeLine">                                              createAArch64AsmTargetStreamer);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeLine">    // Register the null streamer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">509</td>
    <td class="codeLine">    // Register the null streamer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterNullTargetStreamer(*T,</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">510</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterNullTargetStreamer(*T,</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeLine">                                               createAArch64NullTargetStreamer);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">511</td>
    <td class="codeLine">                                               createAArch64NullTargetStreamer);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">512</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeLine">    // Register the MCInstPrinter.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">513</td>
    <td class="codeLine">    // Register the MCInstPrinter.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstPrinter(*T, createAArch64MCInstPrinter);</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">514</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstPrinter(*T, createAArch64MCInstPrinter);</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">515</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">516</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeLine">  // Register the asm backend.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">517</td>
    <td class="codeLine">  // Register the asm backend.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeLine coveredLine">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64_32Target(),</td>
    <td class="lineNumber">5</td>
    <td class="lineNumber">518</td>
    <td class="codeLine coveredLine">  for (Target *T : {&getTheAArch64leTarget(), &getTheAArch64_32Target(),</td>
    <td class="lineNumber">5</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeLine coveredLine">                    &getTheARM64Target(), &getTheARM64_32Target()})</td>
    <td class="lineNumber">6</td>
    <td class="lineNumber">519</td>
    <td class="codeLine coveredLine">                    &getTheARM64Target(), &getTheARM64_32Target()})</td>
    <td class="lineNumber">6</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCAsmBackend(*T, createAArch64leAsmBackend);</td>
    <td class="lineNumber">4</td>
    <td class="lineNumber">520</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCAsmBackend(*T, createAArch64leAsmBackend);</td>
    <td class="lineNumber">4</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeLine coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheAArch64beTarget(),</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">521</td>
    <td class="codeLine coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheAArch64beTarget(),</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeLine">                                       createAArch64beAsmBackend);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">522</td>
    <td class="codeLine">                                       createAArch64beAsmBackend);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">523</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">524</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
</table>
    </div>
    <button id="myBtn" onclick="topFunction()" title="Go to top" type="button">Top</button>
    <script src="../Javascript/drop_down.js"></script>
    <script src="../Javascript/top_button.js"></script>
  </body>
</html>