Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_behav xil_defaultlib.cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 5 for port 'addr' [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:68]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 8 for port 'accum' [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:82]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 8 for port 'data' [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:83]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 8 for port 'data' [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:98]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 5 for port 'in_b' [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:123]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 5 for port 'mux_out' [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:125]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 5 for port 'count' [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:141]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/leonardo/Downloads/02 - LISTA DE EXERCICIOS/Lab_8/Lab_8.srcs/sources_1/new/cpu.sv:46]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typedefs
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.instruction_accumulator
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_behav
