[
{ "directory": "/primary/HLS/Alex_Net", "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/testbench.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/testbench.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.o", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-fslxskipfunctionbody", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.o", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.bc", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-hls-clock-period=10.0", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.bc", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.bc", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-hls-clock-period=10.0", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.bc", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.bc", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-hls-clock-period=10.0", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.bc", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.bc", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-hls-clock-period=10.0", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.bc", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.bc", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-hls-clock-period=10.0", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.bc", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.bc", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-hls-clock-period=10.0", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.bc", "--target=x86_64-unknown-linux-gnu"]},
{ "directory": "/primary/HLS/Alex_Net", "file": "../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp", "output": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.bc", "arguments": ["/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-14", "-xc++", "../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot", "-vitis-hls=/work/Xilinx/Vitis/2024.2", "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0", "-hls-clock-period=10.0", "-fhlstoplevel=conv2", "-o", "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.bc", "--target=x86_64-unknown-linux-gnu"]}
]
