Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj mips.prj -o mips.exe generated_mips_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/ALU.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/BE.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/CMP.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/DE.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/DREG.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/EREG.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/EXT.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/generated_mips_test.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/GRF.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/HCU.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/HMUX_ALU_E.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/HMUX_CMP_D.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/HMUX_DM_M.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/MCU.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/MDU.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/mips.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/mips_tb.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/MREG.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/MUX_ALU_B.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/MUX_GRF_WD.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/NPC.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/PC.v" into library work
Analyzing Verilog file "C:\Users\hp\Desktop\CPU_P6\CPU6_1/WREG.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module DREG
Compiling module MCU
Compiling module GRF
Compiling module CMP
Compiling module EXT
Compiling module NPC
Compiling module EREG
Compiling module MUX_ALU_B
Compiling module ALU
Compiling module MDU
Compiling module MREG
Compiling module BE
Compiling module DE
Compiling module WREG
Compiling module MUX_GRF_WD
Compiling module HCU
Compiling module HMUX_CMP_D
Compiling module HMUX_ALU_E
Compiling module HMUX_DM_M
Compiling module mips
Compiling module generated_mips_test
Time Resolution for simulation is 1ps.
Compiled 22 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 36292 KB
Fuse CPU Usage: 827 ms
Warning: VC++ 2008 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2008 Redistributable.
