Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 10 19:11:22 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     104         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   24          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (228)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (166)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (228)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (166)
--------------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.125        0.000                      0                   82        0.185        0.000                      0                   82        9.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            17.125        0.000                      0                   82        0.185        0.000                      0                   82        9.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.694ns (27.899%)  route 1.794ns (72.101%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.745     7.136    U3/counter[16]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[13]/C
                         clock pessimism              0.270    24.649    
                         clock uncertainty           -0.035    24.613    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.352    24.261    U3/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.694ns (27.899%)  route 1.794ns (72.101%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.745     7.136    U3/counter[16]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
                         clock pessimism              0.270    24.649    
                         clock uncertainty           -0.035    24.613    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.352    24.261    U3/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.694ns (27.899%)  route 1.794ns (72.101%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.745     7.136    U3/counter[16]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[15]/C
                         clock pessimism              0.270    24.649    
                         clock uncertainty           -0.035    24.613    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.352    24.261    U3/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.125ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.694ns (27.899%)  route 1.794ns (72.101%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.745     7.136    U3/counter[16]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[16]/C
                         clock pessimism              0.270    24.649    
                         clock uncertainty           -0.035    24.613    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.352    24.261    U3/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                 17.125    

Slack (MET) :             17.206ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.694ns (29.170%)  route 1.685ns (70.830%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.637     7.028    U3/counter[16]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[10]/C
                         clock pessimism              0.242    24.621    
                         clock uncertainty           -0.035    24.585    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.352    24.233    U3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.233    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 17.206    

Slack (MET) :             17.206ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.694ns (29.170%)  route 1.685ns (70.830%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.637     7.028    U3/counter[16]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[11]/C
                         clock pessimism              0.242    24.621    
                         clock uncertainty           -0.035    24.585    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.352    24.233    U3/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.233    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 17.206    

Slack (MET) :             17.206ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.694ns (29.170%)  route 1.685ns (70.830%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.637     7.028    U3/counter[16]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[12]/C
                         clock pessimism              0.242    24.621    
                         clock uncertainty           -0.035    24.585    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.352    24.233    U3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         24.233    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 17.206    

Slack (MET) :             17.206ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.694ns (29.170%)  route 1.685ns (70.830%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.637     7.028    U3/counter[16]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[9]/C
                         clock pessimism              0.242    24.621    
                         clock uncertainty           -0.035    24.585    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.352    24.233    U3/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.233    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 17.206    

Slack (MET) :             17.229ns  (required time - arrival time)
  Source:                 U3/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.589ns (21.500%)  route 2.150ns (78.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X32Y97         FDRE                                         r  U3/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  U3/num_reg[0]/Q
                         net (fo=26, routed)          1.101     6.128    U3/Q[0]
    SLICE_X33Y100        LUT6 (Prop_lut6_I3_O)        0.105     6.233 r  U3/seg_value[4]_i_2/O
                         net (fo=1, routed)           1.050     7.283    U3/seg_value[4]_i_2_n_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.105     7.388 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     7.388    U3/seg_value[4]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/C
                         clock pessimism              0.242    24.621    
                         clock uncertainty           -0.035    24.585    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.032    24.617    U3/seg_value_reg[4]
  -------------------------------------------------------------------
                         required time                         24.617    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 17.229    

Slack (MET) :             17.323ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.694ns (30.683%)  route 1.568ns (69.317%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 24.378 - 20.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.379     5.028 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.700     5.727    U3/counter_reg_n_0_[14]
    SLICE_X32Y96         LUT4 (Prop_lut4_I2_O)        0.105     5.832 f  U3/counter[16]_i_4/O
                         net (fo=1, routed)           0.229     6.061    U3/counter[16]_i_4_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.105     6.166 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.120     6.286    U3/counter[16]_i_3_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.105     6.391 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.520     6.910    U3/counter[16]_i_1_n_0
    SLICE_X33Y95         FDRE                                         r  U3/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272    24.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  U3/counter_reg[5]/C
                         clock pessimism              0.242    24.621    
                         clock uncertainty           -0.035    24.585    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.352    24.233    U3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.233    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                 17.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U5/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/refer_money_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.254ns (46.622%)  route 0.291ns (53.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.569     1.547    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  U5/led_reg[3]/Q
                         net (fo=4, routed)           0.132     1.843    U5/led_reg[4]_0[2]
    SLICE_X34Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  U5/refer_money[12]_i_2/O
                         net (fo=1, routed)           0.159     2.047    U4/refer_money_reg[12]_1
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.092 r  U4/refer_money[12]_i_1/O
                         net (fo=1, routed)           0.000     2.092    U6/refer_money_reg[12]_1
    SLICE_X36Y100        FDRE                                         r  U6/refer_money_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.838     2.062    U6/sys_clk_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  U6/refer_money_reg[12]/C
                         clock pessimism             -0.246     1.816    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.091     1.907    U6/refer_money_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.600%)  route 0.131ns (41.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.131     1.818    U1/count_reg_n_0_[0]
    SLICE_X32Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    U1/p_0_in[2]
    SLICE_X32Y92         FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.501     1.562    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.092     1.654    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.528%)  route 0.132ns (41.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.132     1.819    U1/count_reg_n_0_[0]
    SLICE_X32Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.864 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U1/p_0_in[3]
    SLICE_X32Y92         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.501     1.562    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.092     1.654    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.048%)  route 0.140ns (42.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.687 f  U1/count_reg[3]/Q
                         net (fo=6, routed)           0.140     1.827    U1/count_reg[3]
    SLICE_X31Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.872 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    U1/p_0_in[1]
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.501     1.562    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.654    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.874%)  route 0.141ns (43.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.687 f  U1/count_reg[3]/Q
                         net (fo=6, routed)           0.141     1.828    U1/count_reg[3]
    SLICE_X31Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    U1/p_0_in[0]
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.501     1.562    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.091     1.653    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.094%)  route 0.146ns (43.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  U1/count_reg[2]/Q
                         net (fo=7, routed)           0.146     1.832    U1/count_reg[2]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.877    U1/p_0_in[5]
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.501     1.562    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.654    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.515%)  route 0.149ns (44.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  U1/count_reg[5]/Q
                         net (fo=7, routed)           0.149     1.836    U1/count_reg[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.881    U1/clk_500khz_i_1_n_0
    SLICE_X32Y92         FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X32Y92         FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.501     1.562    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091     1.653    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.563%)  route 0.149ns (44.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.568     1.546    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  U1/count_reg[4]/Q
                         net (fo=7, routed)           0.149     1.836    U1/count_reg[4]
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.881    U1/p_0_in[4]
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.839     2.063    U1/sys_clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.517     1.546    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.638    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.569     1.547    U3/sys_clk_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  U3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.141     1.688 f  U3/counter_reg[0]/Q
                         net (fo=3, routed)           0.178     1.866    U3/counter_reg_n_0_[0]
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.042     1.908 r  U3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    U3/counter[0]
    SLICE_X32Y95         FDRE                                         r  U3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.840     2.064    U3/sys_clk_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  U3/counter_reg[0]/C
                         clock pessimism             -0.517     1.547    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.105     1.652    U3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.569     1.547    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  U3/counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.802    U3/counter_reg_n_0_[12]
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  U3/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.910    U3/data0[12]
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.840     2.064    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  U3/counter_reg[12]/C
                         clock pessimism             -0.517     1.547    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.105     1.652    U3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y92   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y92   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y92   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y92   U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y95   U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y96   U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.083ns  (logic 1.665ns (10.352%)  route 14.418ns (89.648%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE                         0.000     0.000 r  U2/end_station_value_reg[0]_rep__0/C
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.402     0.402 f  U2/end_station_value_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.185     2.587    U2/end_station_value_reg[0]_rep__0_n_0
    SLICE_X30Y106        LUT3 (Prop_lut3_I1_O)        0.232     2.819 f  U2/price_reg[3]_i_1256/O
                         net (fo=1, routed)           0.552     3.372    U2/price_reg[3]_i_1256_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.105     3.477 r  U2/price_reg[3]_i_364/O
                         net (fo=106, routed)         5.607     9.084    U2/U4/p_0_in3_in
    SLICE_X32Y129        LUT4 (Prop_lut4_I3_O)        0.126     9.210 f  U2/price_reg[3]_i_1400/O
                         net (fo=3, routed)           0.416     9.626    U2/price_reg[3]_i_1400_n_0
    SLICE_X33Y129        LUT5 (Prop_lut5_I1_O)        0.275     9.901 r  U2/price_reg[3]_i_513/O
                         net (fo=5, routed)           0.766    10.666    U2/price_reg[3]_i_513_n_0
    SLICE_X36Y128        LUT6 (Prop_lut6_I1_O)        0.105    10.771 r  U2/price_reg[2]_i_60/O
                         net (fo=4, routed)           1.075    11.847    U2/price_reg[2]_i_60_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.105    11.952 r  U2/price_reg[2]_i_16/O
                         net (fo=4, routed)           1.279    13.231    U2/price_reg[2]_i_16_n_0
    SLICE_X53Y128        LUT6 (Prop_lut6_I0_O)        0.105    13.336 r  U2/price_reg[1]_i_10/O
                         net (fo=1, routed)           0.725    14.061    U2/price_reg[1]_i_10_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.105    14.166 r  U2/price_reg[1]_i_4/O
                         net (fo=1, routed)           1.109    15.276    U2/price_reg[1]_i_4_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I0_O)        0.105    15.381 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.703    16.083    U4/D[1]
    SLICE_X37Y123        LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.645ns  (logic 1.665ns (10.642%)  route 13.980ns (89.358%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE                         0.000     0.000 r  U2/end_station_value_reg[0]_rep__0/C
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.402     0.402 r  U2/end_station_value_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.185     2.587    U2/end_station_value_reg[0]_rep__0_n_0
    SLICE_X30Y106        LUT3 (Prop_lut3_I1_O)        0.232     2.819 r  U2/price_reg[3]_i_1256/O
                         net (fo=1, routed)           0.552     3.372    U2/price_reg[3]_i_1256_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.105     3.477 f  U2/price_reg[3]_i_364/O
                         net (fo=106, routed)         5.607     9.084    U2/U4/p_0_in3_in
    SLICE_X32Y129        LUT4 (Prop_lut4_I3_O)        0.126     9.210 r  U2/price_reg[3]_i_1400/O
                         net (fo=3, routed)           0.416     9.626    U2/price_reg[3]_i_1400_n_0
    SLICE_X33Y129        LUT5 (Prop_lut5_I1_O)        0.275     9.901 f  U2/price_reg[3]_i_513/O
                         net (fo=5, routed)           0.766    10.666    U2/price_reg[3]_i_513_n_0
    SLICE_X36Y128        LUT6 (Prop_lut6_I1_O)        0.105    10.771 f  U2/price_reg[2]_i_60/O
                         net (fo=4, routed)           1.075    11.847    U2/price_reg[2]_i_60_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I5_O)        0.105    11.952 f  U2/price_reg[2]_i_16/O
                         net (fo=4, routed)           0.879    12.831    U2/price_reg[2]_i_16_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.105    12.936 f  U2/price_reg[2]_i_9/O
                         net (fo=4, routed)           0.967    13.903    U2/price_reg[2]_i_9_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I1_O)        0.105    14.008 f  U2/price_reg[3]_i_6/O
                         net (fo=1, routed)           0.947    14.956    U2/price_reg[3]_i_6_n_0
    SLICE_X43Y125        LUT4 (Prop_lut4_I2_O)        0.105    15.061 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.584    15.645    U4/D[3]
    SLICE_X41Y127        LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.659ns  (logic 1.853ns (12.641%)  route 12.806ns (87.359%))
  Logic Levels:           10  (FDRE=1 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE                         0.000     0.000 r  U2/end_station_value_reg[7]/C
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[7]/Q
                         net (fo=18, routed)          1.247     1.631    U2/end_station_value[7]
    SLICE_X33Y106        LUT5 (Prop_lut5_I2_O)        0.115     1.746 f  U2/price_reg[2]_i_71/O
                         net (fo=108, routed)         4.144     5.890    U2/price_reg[2]_i_71_n_0
    SLICE_X47Y126        LUT4 (Prop_lut4_I0_O)        0.267     6.157 r  U2/price_reg[3]_i_342/O
                         net (fo=103, routed)         2.514     8.671    U2/U4/p_0_in67_in
    SLICE_X55Y108        LUT5 (Prop_lut5_I0_O)        0.105     8.776 r  U2/price_reg[1]_i_277/O
                         net (fo=3, routed)           0.557     9.332    U2/price_reg[1]_i_277_n_0
    SLICE_X55Y108        LUT4 (Prop_lut4_I2_O)        0.119     9.451 f  U2/price_reg[3]_i_632/O
                         net (fo=7, routed)           0.699    10.151    U2/price_reg[3]_i_632_n_0
    SLICE_X55Y106        LUT5 (Prop_lut5_I0_O)        0.281    10.432 f  U2/price_reg[3]_i_158/O
                         net (fo=3, routed)           0.531    10.962    U2/price_reg[3]_i_158_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.267    11.229 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.115    12.345    U2/price_reg[3]_i_32_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I5_O)        0.105    12.450 r  U2/price_reg[2]_i_39/O
                         net (fo=1, routed)           0.671    13.121    U2/price_reg[2]_i_39_n_0
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.105    13.226 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           1.015    14.241    U2/price_reg[2]_i_8_n_0
    SLICE_X37Y125        LUT6 (Prop_lut6_I4_O)        0.105    14.346 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.312    14.659    U4/D[2]
    SLICE_X37Y125        LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.619ns  (logic 1.474ns (10.082%)  route 13.145ns (89.918%))
  Logic Levels:           10  (FDRE=1 LUT3=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDRE                         0.000     0.000 r  U2/end_station_value_reg[0]_rep__0/C
    SLICE_X34Y104        FDRE (Prop_fdre_C_Q)         0.402     0.402 r  U2/end_station_value_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.185     2.587    U2/end_station_value_reg[0]_rep__0_n_0
    SLICE_X30Y106        LUT3 (Prop_lut3_I1_O)        0.232     2.819 r  U2/price_reg[3]_i_1256/O
                         net (fo=1, routed)           0.552     3.372    U2/price_reg[3]_i_1256_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I5_O)        0.105     3.477 f  U2/price_reg[3]_i_364/O
                         net (fo=106, routed)         5.263     8.740    U2/U4/p_0_in3_in
    SLICE_X37Y122        LUT3 (Prop_lut3_I0_O)        0.105     8.845 r  U2/price_reg[0]_i_645/O
                         net (fo=1, routed)           0.814     9.659    U2/price_reg[0]_i_645_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I3_O)        0.105     9.764 r  U2/price_reg[0]_i_462/O
                         net (fo=1, routed)           0.900    10.664    U2/price_reg[0]_i_462_n_0
    SLICE_X30Y118        LUT6 (Prop_lut6_I1_O)        0.105    10.769 r  U2/price_reg[0]_i_244/O
                         net (fo=1, routed)           0.674    11.443    U2/price_reg[0]_i_244_n_0
    SLICE_X30Y116        LUT6 (Prop_lut6_I4_O)        0.105    11.548 r  U2/price_reg[0]_i_88/O
                         net (fo=1, routed)           0.583    12.131    U2/price_reg[0]_i_88_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I0_O)        0.105    12.236 r  U2/price_reg[0]_i_28/O
                         net (fo=1, routed)           0.747    12.983    U2/price_reg[0]_i_28_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.105    13.088 r  U2/price_reg[0]_i_8/O
                         net (fo=1, routed)           1.135    14.223    U2/price_reg[0]_i_8_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I4_O)        0.105    14.328 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.291    14.619    U4/D[0]
    SLICE_X36Y123        LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.034ns  (logic 1.864ns (14.301%)  route 11.170ns (85.699%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE                         0.000     0.000 r  U2/end_station_value_reg[7]/C
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[7]/Q
                         net (fo=18, routed)          1.390     1.774    U2/end_station_value[7]
    SLICE_X34Y106        LUT5 (Prop_lut5_I1_O)        0.118     1.892 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         2.738     4.631    U2/price_reg[3]_i_338_n_0
    SLICE_X47Y123        LUT4 (Prop_lut4_I0_O)        0.274     4.905 f  U2/price_reg[3]_i_345/O
                         net (fo=95, routed)          2.517     7.422    U2/U4/p_0_in55_in
    SLICE_X29Y137        LUT2 (Prop_lut2_I1_O)        0.288     7.710 f  U2/price_reg[3]_i_2591/O
                         net (fo=1, routed)           0.469     8.179    U2/U4/price13929_out
    SLICE_X31Y137        LUT6 (Prop_lut6_I5_O)        0.275     8.454 f  U2/price_reg[3]_i_2250/O
                         net (fo=1, routed)           0.515     8.969    U2/price_reg[3]_i_2250_n_0
    SLICE_X31Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.074 f  U2/price_reg[3]_i_1382/O
                         net (fo=1, routed)           0.932    10.006    U2/price_reg[3]_i_1382_n_0
    SLICE_X32Y133        LUT6 (Prop_lut6_I3_O)        0.105    10.111 f  U2/price_reg[3]_i_504/O
                         net (fo=1, routed)           0.936    11.047    U2/price_reg[3]_i_504_n_0
    SLICE_X31Y138        LUT6 (Prop_lut6_I5_O)        0.105    11.152 f  U2/price_reg[3]_i_106/O
                         net (fo=1, routed)           0.794    11.946    U2/price_reg[3]_i_106_n_0
    SLICE_X32Y135        LUT5 (Prop_lut5_I4_O)        0.105    12.051 f  U2/price_reg[3]_i_19/O
                         net (fo=1, routed)           0.439    12.489    U2/price_reg[3]_i_19_n_0
    SLICE_X41Y135        LUT6 (Prop_lut6_I5_O)        0.105    12.594 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.440    13.034    U4/AR[3]
    SLICE_X41Y127        LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 0.778ns (11.119%)  route 6.219ns (88.881%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  U2/end_station_value_reg[1]_rep__2/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[1]_rep__2/Q
                         net (fo=120, routed)         3.494     3.878    U2/end_station_value_reg[1]_rep__2_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.119     3.997 f  U2/price_reg[1]_i_9/O
                         net (fo=143, routed)         2.321     6.318    U2/price_reg[1]_i_9_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I1_O)        0.275     6.593 f  U2/price_reg[0]_i_3/O
                         net (fo=1, routed)           0.405     6.997    U4/AR[0]
    SLICE_X36Y123        LDCE                                         f  U4/price_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.913ns  (logic 0.778ns (11.254%)  route 6.135ns (88.746%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE                         0.000     0.000 r  U2/end_station_value_reg[1]_rep__2/C
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[1]_rep__2/Q
                         net (fo=120, routed)         3.494     3.878    U2/end_station_value_reg[1]_rep__2_n_0
    SLICE_X49Y129        LUT4 (Prop_lut4_I1_O)        0.119     3.997 f  U2/price_reg[1]_i_9/O
                         net (fo=143, routed)         2.239     6.236    U2/price_reg[1]_i_9_n_0
    SLICE_X35Y123        LUT2 (Prop_lut2_I1_O)        0.275     6.511 f  U2/price_reg[1]_i_3/O
                         net (fo=1, routed)           0.403     6.913    U4/AR[1]
    SLICE_X37Y123        LDCE                                         f  U4/price_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 3.870ns (57.091%)  route 2.909ns (42.909%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.909     3.307    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.472     6.779 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.779    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 3.762ns (56.771%)  route 2.865ns (43.229%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.865     3.298    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     6.627 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.627    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 3.855ns (59.939%)  route 2.576ns (40.061%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.576     2.974    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.457     6.431 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.431    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.227%)  route 0.057ns (27.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X30Y95         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.057     0.205    U1/col_reg[3]_0[2]
    SLICE_X31Y95         FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.465%)  route 0.122ns (39.535%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.122     0.263    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.308    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X30Y98         FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_ten_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_ten_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.191ns (61.830%)  route 0.118ns (38.170%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE                         0.000     0.000 r  U2/end_ten_unit_reg[2]/C
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_ten_unit_reg[2]/Q
                         net (fo=2, routed)           0.118     0.264    U2/end_ten_unit_reg_n_0_[2]
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  U2/end_ten_unit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.309    U2/end_ten_unit[2]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  U2/end_ten_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.114%)  route 0.129ns (40.886%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.074     0.215    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.260 r  U1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.054     0.315    U1/FSM_onehot_state[5]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U1/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.114%)  route 0.129ns (40.886%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.074     0.215    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.260 r  U1/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.054     0.315    U1/FSM_onehot_state[5]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U1/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_one_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_one_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.188ns (54.739%)  route 0.155ns (45.261%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  U2/start_one_unit_reg[2]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_one_unit_reg[2]/Q
                         net (fo=2, routed)           0.155     0.301    U1/start_station_value_reg[3][1]
    SLICE_X29Y102        LUT5 (Prop_lut5_I4_O)        0.042     0.343 r  U1/start_one_unit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    U2/start_one_unit_reg[2]_0[1]
    SLICE_X29Y102        FDRE                                         r  U2/start_one_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.704%)  route 0.160ns (46.296%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.160     0.301    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X30Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.346 r  U1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.346    U1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.754%)  route 0.167ns (47.246%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[2]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.167     0.308    U1/FSM_onehot_state_reg_n_0_[2]
    SLICE_X31Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  U1/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  U1/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_ten_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_ten_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.188ns (52.953%)  route 0.167ns (47.047%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE                         0.000     0.000 r  U2/start_ten_unit_reg[2]/C
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_ten_unit_reg[2]/Q
                         net (fo=3, routed)           0.167     0.313    U1/Q[2]
    SLICE_X29Y101        LUT5 (Prop_lut5_I3_O)        0.042     0.355 r  U1/start_ten_unit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U2/start_ten_unit_reg[2]_0[2]
    SLICE_X29Y101        FDRE                                         r  U2/start_ten_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_ten_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_station_value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.232ns (65.140%)  route 0.124ns (34.860%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE                         0.000     0.000 r  U2/start_ten_unit_reg[3]/C
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  U2/start_ten_unit_reg[3]/Q
                         net (fo=3, routed)           0.124     0.257    U1/Q[3]
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.099     0.356 r  U1/start_station_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.356    U2/start_station_value_reg[7]_0[6]
    SLICE_X29Y101        FDRE                                         r  U2/start_station_value_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 3.763ns (51.654%)  route 3.522ns (48.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.379     4.645    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     5.078 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.522     8.599    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.929 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.929    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 3.737ns (51.471%)  route 3.524ns (48.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.381     4.647    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.433     5.080 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.524     8.603    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    11.908 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.908    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 3.735ns (51.535%)  route 3.513ns (48.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.379     4.645    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.433     5.078 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.513     8.590    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    11.892 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.892    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 3.748ns (53.254%)  route 3.290ns (46.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.374     4.640    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.433     5.073 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.290     8.362    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.677 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.677    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.767ns (54.852%)  route 3.100ns (45.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.348     4.997 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           3.100     8.097    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.419    11.516 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.516    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 3.779ns (55.072%)  route 3.083ns (44.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.348     4.997 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           3.083     8.079    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.431    11.510 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.510    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 3.664ns (54.463%)  route 3.064ns (45.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           3.064     8.091    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         3.285    11.377 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.377    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 3.724ns (55.723%)  route 2.959ns (44.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           2.959     7.987    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    11.332 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.332    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 3.703ns (55.559%)  route 2.962ns (44.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           2.962     7.989    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    11.313 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.313    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 3.668ns (55.151%)  route 2.983ns (44.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.383     4.649    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.379     5.028 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           2.983     8.010    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    11.299 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.299    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.425ns (60.308%)  route 0.938ns (39.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           0.938     2.627    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.284     3.911 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.911    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.470ns (60.160%)  route 0.973ns (39.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X29Y94         FDSE                                         r  U3/seg_sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDSE (Prop_fdse_C_Q)         0.128     1.676 r  U3/seg_sel_reg[5]/Q
                         net (fo=1, routed)           0.973     2.649    seg_sel_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         1.342     3.991 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.991    seg_sel[5]
    V19                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.436ns (58.469%)  route 1.020ns (41.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X29Y94         FDSE                                         r  U3/seg_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDSE (Prop_fdse_C_Q)         0.141     1.689 r  U3/seg_sel_reg[6]/Q
                         net (fo=1, routed)           1.020     2.709    seg_sel_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         1.295     4.005 r  seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.005    seg_sel[6]
    V18                                                               r  seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.432ns (57.283%)  route 1.068ns (42.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X28Y94         FDRE                                         r  U3/seg_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  U3/seg_sel_reg[1]/Q
                         net (fo=1, routed)           1.068     2.757    seg_sel_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         1.291     4.047 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.047    seg_sel[1]
    W17                                                               r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.430ns (57.207%)  route 1.070ns (42.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X28Y94         FDRE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           1.070     2.759    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.289     4.048 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.048    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.486ns (59.047%)  route 1.031ns (40.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X28Y94         FDRE                                         r  U3/seg_sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  U3/seg_sel_reg[7]/Q
                         net (fo=1, routed)           1.031     2.707    seg_sel_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         1.358     4.065 r  seg_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.065    seg_sel[7]
    Y19                                                               r  seg_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.447ns (57.273%)  route 1.080ns (42.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.569     1.547    U3/sys_clk_IBUF_BUFG
    SLICE_X31Y96         FDSE                                         r  U3/seg_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDSE (Prop_fdse_C_Q)         0.141     1.688 r  U3/seg_sel_reg[4]/Q
                         net (fo=1, routed)           1.080     2.767    seg_sel_OBUF[4]
    AA19                 OBUF (Prop_obuf_I_O)         1.306     4.073 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.073    seg_sel[4]
    AA19                                                              r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.485ns (57.606%)  route 1.093ns (42.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X28Y94         FDRE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           1.093     2.769    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.357     4.125 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.125    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.442ns (55.792%)  route 1.142ns (44.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X29Y94         FDSE                                         r  U3/seg_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDSE (Prop_fdse_C_Q)         0.141     1.689 r  U3/seg_sel_reg[0]/Q
                         net (fo=1, routed)           1.142     2.831    seg_sel_OBUF[0]
    AA18                 OBUF (Prop_obuf_I_O)         1.301     4.132 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.132    seg_sel[0]
    AA18                                                              r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.385ns (52.449%)  route 1.256ns (47.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.570     1.548    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           1.256     2.944    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         1.244     4.188 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.188    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            U5/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.085ns  (logic 1.526ns (30.000%)  route 3.560ns (70.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.834     4.255    U5/sw_IBUF[3]
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.360 r  U5/led[3]_i_1/O
                         net (fo=2, routed)           0.726     5.085    U5/p_3_out[2]
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.271     4.377    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            U5/led_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.526ns (31.670%)  route 3.292ns (68.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.834     4.255    U5/sw_IBUF[3]
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.360 r  U5/led[3]_i_1/O
                         net (fo=2, routed)           0.457     4.817    U5/p_3_out[2]
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.270     4.376    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            U5/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.549ns (32.264%)  route 3.252ns (67.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.359     3.803    U5/sw_IBUF[1]
    SLICE_X30Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.908 r  U5/led[1]_i_1/O
                         net (fo=2, routed)           0.893     4.801    U5/p_3_out[0]
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.271     4.377    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            U5/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.497ns (31.348%)  route 3.277ns (68.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.567     3.959    U5/sw_IBUF[4]
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.064 r  U5/led[4]_i_1/O
                         net (fo=2, routed)           0.710     4.774    U5/p_3_out[3]
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.271     4.377    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            U5/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.743ns  (logic 1.523ns (32.101%)  route 3.220ns (67.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.598     4.015    U5/sw_IBUF[2]
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.105     4.120 r  U5/led[2]_i_1/O
                         net (fo=2, routed)           0.623     4.743    U5/p_3_out[1]
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.271     4.377    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  U5/led_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            U5/led_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 1.497ns (33.512%)  route 2.969ns (66.488%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.567     3.959    U5/sw_IBUF[4]
    SLICE_X32Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.064 r  U5/led[4]_i_1/O
                         net (fo=2, routed)           0.402     4.466    U5/p_3_out[3]
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.270     4.376    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y91         FDRE                                         r  U5/led_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            U5/led_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.393ns  (logic 1.523ns (34.660%)  route 2.870ns (65.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.598     4.015    U5/sw_IBUF[2]
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.105     4.120 r  U5/led[2]_i_1/O
                         net (fo=2, routed)           0.273     4.393    U5/p_3_out[1]
    SLICE_X34Y94         FDRE                                         r  U5/led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.271     4.377    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y94         FDRE                                         r  U5/led_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            U5/led_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.549ns (35.735%)  route 2.786ns (64.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.359     3.803    U5/sw_IBUF[1]
    SLICE_X30Y82         LUT1 (Prop_lut1_I0_O)        0.105     3.908 r  U5/led[1]_i_1/O
                         net (fo=2, routed)           0.427     4.335    U5/p_3_out[0]
    SLICE_X34Y85         FDRE                                         r  U5/led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.266     4.372    U5/sys_clk_IBUF_BUFG
    SLICE_X34Y85         FDRE                                         r  U5/led_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 U2/end_station_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.473ns  (logic 0.739ns (29.877%)  route 1.734ns (70.123%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE                         0.000     0.000 r  U2/end_station_reg[4]/C
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.402     0.402 r  U2/end_station_reg[4]/Q
                         net (fo=1, routed)           0.685     1.087    U3/seg_value_reg[6]_1[2]
    SLICE_X33Y100        LUT6 (Prop_lut6_I2_O)        0.232     1.319 r  U3/seg_value[4]_i_2/O
                         net (fo=1, routed)           1.050     2.368    U3/seg_value[4]_i_2_n_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.105     2.473 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     2.473    U3/seg_value[4]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.272     4.378    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.276ns  (logic 0.747ns (32.818%)  route 1.529ns (67.182%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        LDCE                         0.000     0.000 r  U4/price_reg[1]/G
    SLICE_X37Y123        LDCE (EnToQ_ldce_G_Q)        0.626     0.626 r  U4/price_reg[1]/Q
                         net (fo=8, routed)           1.529     2.155    U4/price[1]
    SLICE_X36Y99         LUT4 (Prop_lut4_I3_O)        0.121     2.276 r  U4/refer_money[8]_i_1/O
                         net (fo=1, routed)           0.000     2.276    U6/refer_money_reg[8]_1
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.271     4.377    U6/sys_clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/start_station_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.191ns (47.007%)  route 0.215ns (52.993%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE                         0.000     0.000 r  U2/start_station_reg[1]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[1]/Q
                         net (fo=1, routed)           0.215     0.361    U2/start_station_reg_n_0_[1]
    SLICE_X32Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.406 r  U2/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    U3/D[0]
    SLICE_X32Y98         FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.841     2.065    U3/sys_clk_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/end_station_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.978%)  route 0.287ns (60.022%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE                         0.000     0.000 r  U2/end_station_reg[10]/C
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_station_reg[10]/Q
                         net (fo=1, routed)           0.287     0.433    U3/seg_value_reg[6]_1[6]
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.478 r  U3/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.478    U3/seg_value[2]_i_1_n_0
    SLICE_X32Y98         FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.841     2.065    U3/sys_clk_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U2/start_station_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.847%)  route 0.290ns (55.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE                         0.000     0.000 r  U2/start_station_reg[0]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[0]/Q
                         net (fo=1, routed)           0.138     0.284    U3/seg_value_reg[6]_3[0]
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.329 r  U3/seg_value[0]_i_3/O
                         net (fo=1, routed)           0.152     0.481    U3/seg_value[0]_i_3_n_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.526 r  U3/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.526    U3/seg_value[0]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.841     2.065    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U2/start_station_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.235ns (43.647%)  route 0.303ns (56.353%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE                         0.000     0.000 r  U2/start_station_reg[3]/C
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[3]/Q
                         net (fo=1, routed)           0.084     0.230    U3/seg_value_reg[6]_3[1]
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  U3/seg_value[3]_i_3/O
                         net (fo=1, routed)           0.219     0.494    U3/seg_value[3]_i_3_n_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I2_O)        0.044     0.538 r  U3/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.538    U3/seg_value[3]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.841     2.065    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[3]/C

Slack:                    inf
  Source:                 U2/end_station_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.261ns (46.020%)  route 0.306ns (53.980%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE                         0.000     0.000 r  U2/end_station_reg[13]/C
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/end_station_reg[13]/Q
                         net (fo=1, routed)           0.162     0.329    U3/seg_value_reg[6]_1[9]
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.374 r  U3/seg_value[5]_i_2/O
                         net (fo=1, routed)           0.144     0.518    U3/seg_value[5]_i_2_n_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.049     0.567 r  U3/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.567    U3/seg_value[5]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.841     2.065    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U2/start_station_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.236ns (37.267%)  route 0.397ns (62.733%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE                         0.000     0.000 r  U2/start_station_reg[12]/C
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[12]/Q
                         net (fo=1, routed)           0.219     0.365    U3/seg_value_reg[6]_3[7]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.410 r  U3/seg_value[4]_i_3/O
                         net (fo=1, routed)           0.178     0.588    U3/seg_value[4]_i_3_n_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.633 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.633    U3/seg_value[4]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.841     2.065    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/start_station_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.303ns (46.929%)  route 0.343ns (53.071%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE                         0.000     0.000 r  U2/start_station_reg[14]/C
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[14]/Q
                         net (fo=1, routed)           0.200     0.346    U3/seg_value_reg[6]_3[9]
    SLICE_X32Y98         LUT5 (Prop_lut5_I2_O)        0.045     0.391 r  U3/seg_value[6]_i_5/O
                         net (fo=1, routed)           0.143     0.534    U3/seg_value[6]_i_5_n_0
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.112     0.646 r  U3/seg_value[6]_i_2/O
                         net (fo=1, routed)           0.000     0.646    U3/seg_value[6]_i_2_n_0
    SLICE_X33Y98         FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.841     2.065    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.203ns (25.781%)  route 0.584ns (74.219%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X37Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U4/price_reg[2]/Q
                         net (fo=8, routed)           0.584     0.742    U4/price[2]
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.045     0.787 r  U4/refer_money[5]_i_1/O
                         net (fo=1, routed)           0.000     0.787    U6/refer_money[0]
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.840     2.064    U6/sys_clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[5]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.201ns (24.685%)  route 0.613ns (75.315%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X37Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U4/price_reg[2]/Q
                         net (fo=8, routed)           0.613     0.771    U4/price[2]
    SLICE_X36Y99         LUT4 (Prop_lut4_I1_O)        0.043     0.814 r  U4/refer_money[9]_i_1/O
                         net (fo=1, routed)           0.000     0.814    U6/refer_money_reg[9]_1
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.840     2.064    U6/sys_clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[9]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.203ns (24.869%)  route 0.613ns (75.131%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X37Y125        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U4/price_reg[2]/Q
                         net (fo=8, routed)           0.613     0.771    U4/price[2]
    SLICE_X36Y99         LUT4 (Prop_lut4_I2_O)        0.045     0.816 r  U4/refer_money[11]_i_1/O
                         net (fo=1, routed)           0.000     0.816    U6/refer_money_reg[11]_1
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.840     2.064    U6/sys_clk_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  U6/refer_money_reg[11]/C





