# 4位计数器

## 程序代码

### count4.v

```
module count4(out,reset,clk); 
output[3:0] out; 
input reset,clk; 
reg[3:0] out; 
always @(posedge clk) 
     begin 
        if (reset) out<=0;              //同步复位 
        else out<=out+1;       //计数 
     end 
endmodule
```

### count4_tb

```
    `timescale 1ns/1ps 
    module coun4_tp; 
    reg clk,reset;                           //测试输入信号定义为 reg型 
    wire[3:0] out;                           //测试输出信号定义为wire型 
    parameter DELY=100; 
    count4 mycount(out,reset,clk);           //调用测试对象 
    always #(DELY/2) clk = ~clk;             //产生时钟波形 
    initial 
      begin                                  //激励信号定义 
                  clk =0; reset=0; 
        #DELY     reset=1; 
        #DELY     reset=0; 
        #(DELY*20) $finish; 
      end 
    //定义结果显示格式 
    initial $monitor($time,,,"clk=%d reset=%d out=%d", clk, reset,out); 
    endmodule

```

### 管脚约束

注意clk和reset有特殊的时钟和复位管脚

```
set_property IOSTANDARD LVCMOS33 [get_ports {out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property PACKAGE_PIN L14 [get_ports {out[0]}]
set_property PACKAGE_PIN M14 [get_ports {out[1]}]
set_property PACKAGE_PIN L15 [get_ports {out[2]}]
set_property PACKAGE_PIN M15 [get_ports {out[3]}]
set_property PACKAGE_PIN E3 [get_ports clk]
set_property PACKAGE_PIN K5 [get_ports reset]
```

![image-20200701161007007](4%E4%BD%8D%E8%AE%A1%E6%95%B0%E5%99%A8.assets/image-20200701161007007.png)

## 程序最终效果在文件夹中

## bin文件在文件夹中

   instruction[0] = 32'b000000_00011_00010_00001_00000_100000;
   instruction[1] = 32'b000000_00100_00101_00110_00000_100001;
   instruction[2] = 32'b000000_00001_00001_00100_00000_100100;
   instruction[3] = 32'b000000_00001_00001_00101_00000_100101;
   instruction[4] = 32'b001000_00001_01001_00000_00001_100100;