Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Sat Sep 28 18:43:46 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 19.8697%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 9 End Points          |           Type           
-------------------------------------------------------------------
{clk_slow_267_274__i6/SR   clk_slow_267_274__i7/SR}                           
                                        |           No arrival time
{clk_slow_267_274__i4/SR   clk_slow_267_274__i5/SR}                           
                                        |           No arrival time
{clk_slow_267_274__i2/SR   clk_slow_267_274__i3/SR}                           
                                        |           No arrival time
clk_slow_267_274__i1/SR                 |           No arrival time
clk_slow_267_274__i16/SR                |           No arrival time
{clk_slow_267_274__i14/SR   clk_slow_267_274__i15/SR}                           
                                        |           No arrival time
{clk_slow_267_274__i12/SR   clk_slow_267_274__i13/SR}                           
                                        |           No arrival time
{clk_slow_267_274__i10/SR   clk_slow_267_274__i11/SR}                           
                                        |           No arrival time
{clk_slow_267_274__i8/SR   clk_slow_267_274__i9/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         9
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
reset                                   |                     input
r_sel[3]                                |                    output
r_sel[0]                                |                    output
r_sel[1]                                |                    output
clk                                     |                    output
r_sel[2]                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk_c                                   |   clk_slow_267_274__i16/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_slow_267_274__i16/D                  |   31.591 ns 
clk_slow_267_274__i15/D                  |   32.423 ns 
clk_slow_267_274__i14/D                  |   32.700 ns 
clk_slow_267_274__i13/D                  |   32.977 ns 
clk_slow_267_274__i12/D                  |   33.254 ns 
clk_slow_267_274__i11/D                  |   33.531 ns 
clk_slow_267_274__i10/D                  |   33.808 ns 
clk_slow_267_274__i9/D                   |   34.085 ns 
clk_slow_267_274__i8/D                   |   34.362 ns 
clk_slow_267_274__i7/D                   |   35.194 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i16/D  (SLICE_R13C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.590 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.000                 11.746  2       
clk_slow_267_274_add_4_9/CI1->clk_slow_267_274_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n703                                                         NET DELAY               0.000                 12.023  2       
clk_slow_267_274_add_4_11/CI0->clk_slow_267_274_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1203                                                        NET DELAY               0.000                 12.300  2       
clk_slow_267_274_add_4_11/CI1->clk_slow_267_274_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n705                                                         NET DELAY               0.000                 12.577  2       
clk_slow_267_274_add_4_13/CI0->clk_slow_267_274_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n1206                                                        NET DELAY               0.000                 12.854  2       
clk_slow_267_274_add_4_13/CI1->clk_slow_267_274_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n707                                                         NET DELAY               0.000                 13.131  2       
clk_slow_267_274_add_4_15/CI0->clk_slow_267_274_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n1209                                                        NET DELAY               0.000                 13.408  2       
clk_slow_267_274_add_4_15/CI1->clk_slow_267_274_add_4_15/CO1
                                          SLICE_R13C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n709                                                         NET DELAY               1.216                 14.901  2       
clk_slow_267_274_add_4_17/D0->clk_slow_267_274_add_4_17/S0
                                          SLICE_R13C5A       D0_TO_F0_DELAY          0.476                 15.377  1       
n70                                                          NET DELAY               0.000                 15.377  1       
clk_slow_267_274__i16/D                                      ENDPOINT                0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
clk_slow_267_274__i16/CK                                     CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.590  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i15/D  (SLICE_R13C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.422 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.000                 11.746  2       
clk_slow_267_274_add_4_9/CI1->clk_slow_267_274_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n703                                                         NET DELAY               0.000                 12.023  2       
clk_slow_267_274_add_4_11/CI0->clk_slow_267_274_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1203                                                        NET DELAY               0.000                 12.300  2       
clk_slow_267_274_add_4_11/CI1->clk_slow_267_274_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n705                                                         NET DELAY               0.000                 12.577  2       
clk_slow_267_274_add_4_13/CI0->clk_slow_267_274_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n1206                                                        NET DELAY               0.000                 12.854  2       
clk_slow_267_274_add_4_13/CI1->clk_slow_267_274_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n707                                                         NET DELAY               0.000                 13.131  2       
clk_slow_267_274_add_4_15/CI0->clk_slow_267_274_add_4_15/CO0
                                          SLICE_R13C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n1209                                                        NET DELAY               0.661                 14.069  2       
clk_slow_267_274_add_4_15/D1->clk_slow_267_274_add_4_15/S1
                                          SLICE_R13C4D       D1_TO_F1_DELAY          0.476                 14.545  1       
n71                                                          NET DELAY               0.000                 14.545  1       
clk_slow_267_274__i15/D                                      ENDPOINT                0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i14/CK   clk_slow_267_274__i15/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.422  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i14/D  (SLICE_R13C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.699 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.000                 11.746  2       
clk_slow_267_274_add_4_9/CI1->clk_slow_267_274_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n703                                                         NET DELAY               0.000                 12.023  2       
clk_slow_267_274_add_4_11/CI0->clk_slow_267_274_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1203                                                        NET DELAY               0.000                 12.300  2       
clk_slow_267_274_add_4_11/CI1->clk_slow_267_274_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n705                                                         NET DELAY               0.000                 12.577  2       
clk_slow_267_274_add_4_13/CI0->clk_slow_267_274_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n1206                                                        NET DELAY               0.000                 12.854  2       
clk_slow_267_274_add_4_13/CI1->clk_slow_267_274_add_4_13/CO1
                                          SLICE_R13C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n707                                                         NET DELAY               0.661                 13.792  2       
clk_slow_267_274_add_4_15/D0->clk_slow_267_274_add_4_15/S0
                                          SLICE_R13C4D       D0_TO_F0_DELAY          0.476                 14.268  1       
n72                                                          NET DELAY               0.000                 14.268  1       
clk_slow_267_274__i14/D                                      ENDPOINT                0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i14/CK   clk_slow_267_274__i15/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.699  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i13/D  (SLICE_R13C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.976 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.000                 11.746  2       
clk_slow_267_274_add_4_9/CI1->clk_slow_267_274_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n703                                                         NET DELAY               0.000                 12.023  2       
clk_slow_267_274_add_4_11/CI0->clk_slow_267_274_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1203                                                        NET DELAY               0.000                 12.300  2       
clk_slow_267_274_add_4_11/CI1->clk_slow_267_274_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n705                                                         NET DELAY               0.000                 12.577  2       
clk_slow_267_274_add_4_13/CI0->clk_slow_267_274_add_4_13/CO0
                                          SLICE_R13C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n1206                                                        NET DELAY               0.661                 13.515  2       
clk_slow_267_274_add_4_13/D1->clk_slow_267_274_add_4_13/S1
                                          SLICE_R13C4C       D1_TO_F1_DELAY          0.476                 13.991  1       
n73                                                          NET DELAY               0.000                 13.991  1       
clk_slow_267_274__i13/D                                      ENDPOINT                0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i12/CK   clk_slow_267_274__i13/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.976  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i12/D  (SLICE_R13C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.253 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.000                 11.746  2       
clk_slow_267_274_add_4_9/CI1->clk_slow_267_274_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n703                                                         NET DELAY               0.000                 12.023  2       
clk_slow_267_274_add_4_11/CI0->clk_slow_267_274_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1203                                                        NET DELAY               0.000                 12.300  2       
clk_slow_267_274_add_4_11/CI1->clk_slow_267_274_add_4_11/CO1
                                          SLICE_R13C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n705                                                         NET DELAY               0.661                 13.238  2       
clk_slow_267_274_add_4_13/D0->clk_slow_267_274_add_4_13/S0
                                          SLICE_R13C4C       D0_TO_F0_DELAY          0.476                 13.714  1       
n74                                                          NET DELAY               0.000                 13.714  1       
clk_slow_267_274__i12/D                                      ENDPOINT                0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i12/CK   clk_slow_267_274__i13/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.253  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i11/D  (SLICE_R13C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.530 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.000                 11.746  2       
clk_slow_267_274_add_4_9/CI1->clk_slow_267_274_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n703                                                         NET DELAY               0.000                 12.023  2       
clk_slow_267_274_add_4_11/CI0->clk_slow_267_274_add_4_11/CO0
                                          SLICE_R13C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n1203                                                        NET DELAY               0.661                 12.961  2       
clk_slow_267_274_add_4_11/D1->clk_slow_267_274_add_4_11/S1
                                          SLICE_R13C4B       D1_TO_F1_DELAY          0.476                 13.437  1       
n75                                                          NET DELAY               0.000                 13.437  1       
clk_slow_267_274__i11/D                                      ENDPOINT                0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i10/CK   clk_slow_267_274__i11/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.530  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i10/D  (SLICE_R13C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.807 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.000                 11.746  2       
clk_slow_267_274_add_4_9/CI1->clk_slow_267_274_add_4_9/CO1
                                          SLICE_R13C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n703                                                         NET DELAY               0.661                 12.684  2       
clk_slow_267_274_add_4_11/D0->clk_slow_267_274_add_4_11/S0
                                          SLICE_R13C4B       D0_TO_F0_DELAY          0.476                 13.160  1       
n76                                                          NET DELAY               0.000                 13.160  1       
clk_slow_267_274__i10/D                                      ENDPOINT                0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i10/CK   clk_slow_267_274__i11/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.807  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i9/D  (SLICE_R13C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 34.084 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               0.555                 11.469  2       
clk_slow_267_274_add_4_9/CI0->clk_slow_267_274_add_4_9/CO0
                                          SLICE_R13C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n1200                                                        NET DELAY               0.661                 12.407  2       
clk_slow_267_274_add_4_9/D1->clk_slow_267_274_add_4_9/S1
                                          SLICE_R13C4A       D1_TO_F1_DELAY          0.476                 12.883  1       
n77                                                          NET DELAY               0.000                 12.883  1       
clk_slow_267_274__i9/D                                       ENDPOINT                0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i8/CK   clk_slow_267_274__i9/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       34.084  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i8/D  (SLICE_R13C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 34.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.000                 10.637  2       
clk_slow_267_274_add_4_7/CI1->clk_slow_267_274_add_4_7/CO1
                                          SLICE_R13C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n701                                                         NET DELAY               1.216                 12.130  2       
clk_slow_267_274_add_4_9/D0->clk_slow_267_274_add_4_9/S0
                                          SLICE_R13C4A       D0_TO_F0_DELAY          0.476                 12.606  1       
n78                                                          NET DELAY               0.000                 12.606  1       
clk_slow_267_274__i8/D                                       ENDPOINT                0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i8/CK   clk_slow_267_274__i9/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       34.361  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i7/D  (SLICE_R13C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 35.193 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  10      
int_osc                                                      NET DELAY               5.499                  5.499  10      
clk_slow_267_274__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n16                                                          NET DELAY               2.022                  8.909  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/CO1
                                          SLICE_R13C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n695                                                         NET DELAY               0.000                  9.252  2       
clk_slow_267_274_add_4_3/CI0->clk_slow_267_274_add_4_3/CO0
                                          SLICE_R13C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n1191                                                        NET DELAY               0.000                  9.529  2       
clk_slow_267_274_add_4_3/CI1->clk_slow_267_274_add_4_3/CO1
                                          SLICE_R13C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n697                                                         NET DELAY               0.000                  9.806  2       
clk_slow_267_274_add_4_5/CI0->clk_slow_267_274_add_4_5/CO0
                                          SLICE_R13C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n1194                                                        NET DELAY               0.000                 10.083  2       
clk_slow_267_274_add_4_5/CI1->clk_slow_267_274_add_4_5/CO1
                                          SLICE_R13C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n699                                                         NET DELAY               0.000                 10.360  2       
clk_slow_267_274_add_4_7/CI0->clk_slow_267_274_add_4_7/CO0
                                          SLICE_R13C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n1197                                                        NET DELAY               0.661                 11.298  2       
clk_slow_267_274_add_4_7/D1->clk_slow_267_274_add_4_7/S1
                                          SLICE_R13C3D       D1_TO_F1_DELAY          0.476                 11.774  1       
n79                                                          NET DELAY               0.000                 11.774  1       
clk_slow_267_274__i7/D                                       ENDPOINT                0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  10      
int_osc                                                      NET DELAY               5.499                 47.165  10      
{clk_slow_267_274__i6/CK   clk_slow_267_274__i7/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(11.773)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       35.193  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_slow_267_274__i14/D                  |    1.913 ns 
clk_slow_267_274__i15/D                  |    1.913 ns 
clk_slow_267_274__i16/D                  |    1.913 ns 
clk_slow_267_274__i1/D                   |    1.913 ns 
clk_slow_267_274__i2/D                   |    1.913 ns 
clk_slow_267_274__i3/D                   |    1.913 ns 
clk_slow_267_274__i4/D                   |    1.913 ns 
clk_slow_267_274__i5/D                   |    1.913 ns 
clk_slow_267_274__i6/D                   |    1.913 ns 
clk_slow_267_274__i7/D                   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_slow_267_274__i14/Q  (SLICE_R13C4D)
Path End         : clk_slow_267_274__i14/D  (SLICE_R13C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i14/CK   clk_slow_267_274__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i14/CK->clk_slow_267_274__i14/Q
                                          SLICE_R13C4D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n3                                                           NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_15/C0->clk_slow_267_274_add_4_15/S0
                                          SLICE_R13C4D       C0_TO_F0_DELAY   0.252                  4.997  1       
n72                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i14/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i14/CK   clk_slow_267_274__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i15/Q  (SLICE_R13C4D)
Path End         : clk_slow_267_274__i15/D  (SLICE_R13C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i14/CK   clk_slow_267_274__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i15/CK->clk_slow_267_274__i15/Q
                                          SLICE_R13C4D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n2                                                           NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_15/C1->clk_slow_267_274_add_4_15/S1
                                          SLICE_R13C4D       C1_TO_F1_DELAY   0.252                  4.997  1       
n71                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i15/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i14/CK   clk_slow_267_274__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i16/Q  (SLICE_R13C5A)
Path End         : clk_slow_267_274__i16/D  (SLICE_R13C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
clk_slow_267_274__i16/CK                                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i16/CK->clk_slow_267_274__i16/Q
                                          SLICE_R13C5A       CLK_TO_Q0_DELAY  0.779                  3.863  13      
clk_c                                                        NET DELAY        0.882                  4.745  13      
clk_slow_267_274_add_4_17/C0->clk_slow_267_274_add_4_17/S0
                                          SLICE_R13C5A       C0_TO_F0_DELAY   0.252                  4.997  1       
n70                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i16/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
clk_slow_267_274__i16/CK                                     CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i1/Q  (SLICE_R13C3A)
Path End         : clk_slow_267_274__i1/D  (SLICE_R13C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
clk_slow_267_274__i1/CK                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i1/CK->clk_slow_267_274__i1/Q
                                          SLICE_R13C3A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n16                                                          NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_1/C1->clk_slow_267_274_add_4_1/S1
                                          SLICE_R13C3A       C1_TO_F1_DELAY   0.252                  4.997  1       
n85                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i1/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
clk_slow_267_274__i1/CK                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i2/Q  (SLICE_R13C3B)
Path End         : clk_slow_267_274__i2/D  (SLICE_R13C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i2/CK   clk_slow_267_274__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i2/CK->clk_slow_267_274__i2/Q
                                          SLICE_R13C3B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n15                                                          NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_3/C0->clk_slow_267_274_add_4_3/S0
                                          SLICE_R13C3B       C0_TO_F0_DELAY   0.252                  4.997  1       
n84                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i2/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i2/CK   clk_slow_267_274__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i3/Q  (SLICE_R13C3B)
Path End         : clk_slow_267_274__i3/D  (SLICE_R13C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i2/CK   clk_slow_267_274__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i3/CK->clk_slow_267_274__i3/Q
                                          SLICE_R13C3B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n14                                                          NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_3/C1->clk_slow_267_274_add_4_3/S1
                                          SLICE_R13C3B       C1_TO_F1_DELAY   0.252                  4.997  1       
n83                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i3/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i2/CK   clk_slow_267_274__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i4/Q  (SLICE_R13C3C)
Path End         : clk_slow_267_274__i4/D  (SLICE_R13C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i4/CK   clk_slow_267_274__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i4/CK->clk_slow_267_274__i4/Q
                                          SLICE_R13C3C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n13                                                          NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_5/C0->clk_slow_267_274_add_4_5/S0
                                          SLICE_R13C3C       C0_TO_F0_DELAY   0.252                  4.997  1       
n82                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i4/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i4/CK   clk_slow_267_274__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i5/Q  (SLICE_R13C3C)
Path End         : clk_slow_267_274__i5/D  (SLICE_R13C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i4/CK   clk_slow_267_274__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i5/CK->clk_slow_267_274__i5/Q
                                          SLICE_R13C3C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n12                                                          NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_5/C1->clk_slow_267_274_add_4_5/S1
                                          SLICE_R13C3C       C1_TO_F1_DELAY   0.252                  4.997  1       
n81                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i5/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i4/CK   clk_slow_267_274__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i6/Q  (SLICE_R13C3D)
Path End         : clk_slow_267_274__i6/D  (SLICE_R13C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i6/CK   clk_slow_267_274__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i6/CK->clk_slow_267_274__i6/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n11                                                          NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_7/C0->clk_slow_267_274_add_4_7/S0
                                          SLICE_R13C3D       C0_TO_F0_DELAY   0.252                  4.997  1       
n80                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i6/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i6/CK   clk_slow_267_274__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_slow_267_274__i7/Q  (SLICE_R13C3D)
Path End         : clk_slow_267_274__i7/D  (SLICE_R13C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i6/CK   clk_slow_267_274__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clk_slow_267_274__i7/CK->clk_slow_267_274__i7/Q
                                          SLICE_R13C3D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n10                                                          NET DELAY        0.882                  4.745  1       
clk_slow_267_274_add_4_7/C1->clk_slow_267_274_add_4_7/S1
                                          SLICE_R13C3D       C1_TO_F1_DELAY   0.252                  4.997  1       
n79                                                          NET DELAY        0.000                  4.997  1       
clk_slow_267_274__i7/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  11      
int_osc                                                      NET DELAY        3.084                  3.084  11      
{clk_slow_267_274__i6/CK   clk_slow_267_274__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



