git clone --depth 1 --no-tags https://github.com/Raisa151/4_Bit_Computer_Using_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592356590
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab3CS161LCarryLookAheadAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596721697
git clone --depth 1 --no-tags https://github.com/vikasbansal97/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596571511
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab2CS161LRippleCarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593826947
git clone --depth 1 --no-tags https://github.com/wngalles/Test_Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595731436
git clone --depth 1 --no-tags https://github.com/ShakilAnwar/16Bit-Alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595690571
git clone --depth 1 --no-tags https://github.com/cmCoding/374-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595291187
git clone --depth 1 --no-tags https://github.com/brunasunagai/tcc-ufsc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592852247
git clone --depth 1 --no-tags https://github.com/Adagup/d_flip_flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592476631
git clone --depth 1 --no-tags https://github.com/ShayanBa2022/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591372476
git clone --depth 1 --no-tags https://github.com/Binh20182382/cable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590839105
git clone --depth 1 --no-tags https://github.com/ShwetaJ2023/Verilog-practice-codes-for-VLSI-aspirants.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591057316
git clone --depth 1 --no-tags https://github.com/lild4d4/asic_explore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591095568
git clone --depth 1 --no-tags https://github.com/aprilninth49/testchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595977744
git clone --depth 1 --no-tags https://github.com/SukanyaMore/SPI_Communication_Protcol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596194981
git clone --depth 1 --no-tags https://github.com/pratikbhuran/Parameterized-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596240499
git clone --depth 1 --no-tags https://github.com/salmanezzati/SobelCoreEdgeDetectionFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596271624
git clone --depth 1 --no-tags https://github.com/ruiszhang/Digital_Integrated_Circuit_Design_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590459275
git clone --depth 1 --no-tags https://github.com/nasifsadiq/ALU-Design-using-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591277610
git clone --depth 1 --no-tags https://github.com/Megha2899/BinToBCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592846405
git clone --depth 1 --no-tags https://github.com/Udesh245/mooreseqdetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592817931
git clone --depth 1 --no-tags https://github.com/0abhinav007/fulladder-using-instantiation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592818168
git clone --depth 1 --no-tags https://github.com/2725464014/5-Stage-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591061691
git clone --depth 1 --no-tags https://github.com/usanmazmert/K-z-lelma-Combat-Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593726732
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Uram-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594005308
git clone --depth 1 --no-tags https://github.com/afsanaafrin6/Simple-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594051019
git clone --depth 1 --no-tags https://github.com/chenyingyu-NCKU/Whack-A-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594350543
git clone --depth 1 --no-tags https://github.com/MostafaMahmoud54/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590183742
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab1_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590252847
git clone --depth 1 --no-tags https://github.com/samiaFife/itmo-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596580148
git clone --depth 1 --no-tags https://github.com/void-hoge/gpcgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596530116
git clone --depth 1 --no-tags https://github.com/jasminejade/elec374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592508812
git clone --depth 1 --no-tags https://github.com/DimitrisT1804/Final-Lab-4-ECE-333-digital-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592095377
git clone --depth 1 --no-tags https://github.com/morii31/desktop_fv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590380107
git clone --depth 1 --no-tags https://github.com/Caprio2000/APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591645809
git clone --depth 1 --no-tags https://github.com/manandraj20/CS220_assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591598276
git clone --depth 1 --no-tags https://github.com/andrijanamikovic/VLSI-P2-keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590011672
git clone --depth 1 --no-tags https://github.com/meosii/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590047222
git clone --depth 1 --no-tags https://github.com/hmh3913/DigitalSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592160337
git clone --depth 1 --no-tags https://github.com/tqnalpha/lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592050593
git clone --depth 1 --no-tags https://github.com/RGD2/icezerotools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593852483
git clone --depth 1 --no-tags https://github.com/gastonsartori/arq_com-tpfinal_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592831973
git clone --depth 1 --no-tags https://github.com/ignaciogodoy/oph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592889600
git clone --depth 1 --no-tags https://github.com/Perumaltuty/100RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596037476
git clone --depth 1 --no-tags https://github.com/saivittalb/simd-processor-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595893028
git clone --depth 1 --no-tags https://github.com/1234-jahanvi/msvsdfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596189012
git clone --depth 1 --no-tags https://github.com/connor1048/FPGA_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596769575
git clone --depth 1 --no-tags https://github.com/PhillipDo/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596767744
git clone --depth 1 --no-tags https://github.com/john-cabaj/UART_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596681858
git clone --depth 1 --no-tags https://github.com/Megha2899/SequenceDetecter_111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596650256
git clone --depth 1 --no-tags https://github.com/HarrishElango/Binary-ASCII-to-Morse-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594196791
git clone --depth 1 --no-tags https://github.com/Ambrz77/ca-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595657057
git clone --depth 1 --no-tags https://github.com/orgTestCodacy11KRepos110MB/repo-4741-oh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595519405
git clone --depth 1 --no-tags https://github.com/AsheshPangma/RTL_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594541391
git clone --depth 1 --no-tags https://github.com/Francis1408/Memory-Hierarchy-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592385393
git clone --depth 1 --no-tags https://github.com/DankCod/VerilogCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593475735
git clone --depth 1 --no-tags https://github.com/Nagarjun444/interview-questions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594294538
git clone --depth 1 --no-tags https://github.com/pkeating02/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593031000
git clone --depth 1 --no-tags https://github.com/os-fpga/ArchBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591584022
git clone --depth 1 --no-tags https://github.com/EliezerSpace/-IIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590707714
git clone --depth 1 --no-tags https://github.com/sanket1109/APB-and-AHB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591148673
git clone --depth 1 --no-tags https://github.com/NavinAnik/4-bit-ALU-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590864353
git clone --depth 1 --no-tags https://github.com/turkeyhan/CSE3016_Computer-Engineering-Design-and-Experiment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591582557
git clone --depth 1 --no-tags https://github.com/abhishekkr8399/digitalsystemdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592673551
git clone --depth 1 --no-tags https://github.com/abhirathsujith/LFSR-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592888716
git clone --depth 1 --no-tags https://github.com/marketingeda/first_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593417897
git clone --depth 1 --no-tags https://github.com/JiunJung/pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594252920
git clone --depth 1 --no-tags https://github.com/Cosh-y/myMIPS32CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594262014
git clone --depth 1 --no-tags https://github.com/husonma/Elevator-wVerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593543731
git clone --depth 1 --no-tags https://github.com/shbz1998/FPGA_PWM_LED_DIMMER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592481560
git clone --depth 1 --no-tags https://github.com/japawBlob/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592325161
git clone --depth 1 --no-tags https://github.com/sholle7/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592365169
git clone --depth 1 --no-tags https://github.com/adi271202/Wallace-tree-multiplier-8-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592005150
git clone --depth 1 --no-tags https://github.com/Sud-ana/opensource_physical_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592827128
git clone --depth 1 --no-tags https://github.com/adi271202/encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594805528
git clone --depth 1 --no-tags https://github.com/jay123q/ecen454.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594852948
git clone --depth 1 --no-tags https://github.com/rhit-weiy5/rhit-csse232-lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594849155
git clone --depth 1 --no-tags https://github.com/CasperXu/CA2022_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595000761
git clone --depth 1 --no-tags https://github.com/divinemathew/100-Days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596372863
git clone --depth 1 --no-tags https://github.com/niliev4/rng_self_calib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595232033
git clone --depth 1 --no-tags https://github.com/Knicksin4/CafeMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596637118
git clone --depth 1 --no-tags https://github.com/Bun-chan/NIOS_II_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595825693
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Practice-100-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595738808
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/NPTEL-COURSE-Hardware-Modeling-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596443398
git clone --depth 1 --no-tags https://github.com/SuperMB/ArcticFox_TemperatureAnomaly_Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596436855
git clone --depth 1 --no-tags https://github.com/aeteijeiro/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596740252
git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591769331
git clone --depth 1 --no-tags https://github.com/almogsc/RTL_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596184488
git clone --depth 1 --no-tags https://github.com/Rifur/little-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593557312
git clone --depth 1 --no-tags https://github.com/ozanyrtsever/Sum-N-integer-in-K-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591954395
git clone --depth 1 --no-tags https://github.com/thiago-monteiro/FPGA-PONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592576528
git clone --depth 1 --no-tags https://github.com/HakeemOS/BinarytoBCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593885519
git clone --depth 1 --no-tags https://github.com/Amitkumar9199/KGP-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593903609
git clone --depth 1 --no-tags https://github.com/20AAK00/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594064208
git clone --depth 1 --no-tags https://github.com/andreivasiliu/mini-riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594370099
