============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 12 2024  07:19:07 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin C0/out_d_reg[3]/CLK->D
     Startpoint: (R) C0/out_d_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) C0/out_d_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
             Setup:-     121                  
       Uncertainty:-       9                  
     Required Time:=     732                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  C0/out_d_reg[1]/CLK -       -      R     (arrival)                      9    -     0     -       0 
  C0/out_d_reg[1]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_2       5 23.7   130   397     397 
  C0/g502/Y           -       A->Y   F     sky130_fd_sc_hd__clkinv_4      3 13.4    49    74     471 
  C0/g64/Y            -       B->Y   R     sky130_fd_sc_hd__nand4_2       2  6.6    83    89     560 
  C0/g380/Y           -       B->Y   F     sky130_fd_sc_hd__nand2_1       1  3.6    49    62     622 
  C0/g379/Y           -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  3.7    52    61     683 
  C0/g378/Y           -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  3.2    36    49     732 
  C0/out_d_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0     732 
#----------------------------------------------------------------------------------------------------



Path 2: MET (2 ps) Setup Check with Pin C0/out_d_reg[2]/CLK->D
     Startpoint: (R) C0/out_d_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) C0/out_d_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
             Setup:-     127                  
       Uncertainty:-       9                  
     Required Time:=     726                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  C0/out_d_reg[1]/CLK -       -       R     (arrival)                       9    -     0     -       0 
  C0/out_d_reg[1]/Q   -       CLK->Q  R     sky130_fd_sc_hd__dfrtp_2        5 23.7   130   397     397 
  C0/g502/Y           -       A->Y    F     sky130_fd_sc_hd__clkinv_4       3 13.4    49    74     471 
  C0/g54/Y            -       B->Y    R     sky130_fd_sc_hd__nand3_2        1  3.7    51    66     537 
  C0/g53/Y            -       A->Y    F     sky130_fd_sc_hd__nand2_1        2  6.5    57    66     603 
  C0/g63/Y            -       A2_N->Y F     sky130_fd_sc_hd__o2bb2ai_1      1  3.2    47   122     725 
  C0/out_d_reg[2]/D   -       -       F     sky130_fd_sc_hd__dfrtp_2        1    -     -     0     725 
#------------------------------------------------------------------------------------------------------



Path 3: MET (2 ps) Setup Check with Pin C0/out_d_reg[1]/CLK->D
     Startpoint: (R) C0/out_d_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) C0/out_d_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
             Setup:-     122                  
       Uncertainty:-       9                  
     Required Time:=     732                  
      Launch Clock:-       0                  
         Data Path:-     730                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  C0/out_d_reg[1]/CLK -       -       R     (arrival)                       9    -     0     -       0 
  C0/out_d_reg[1]/Q   -       CLK->Q  R     sky130_fd_sc_hd__dfrtp_2        5 23.7   130   397     397 
  C0/g502/Y           -       A->Y    F     sky130_fd_sc_hd__clkinv_4       3 13.4    49    74     471 
  C0/g496/Y           -       A->Y    R     sky130_fd_sc_hd__nand2_1        1  5.9    73    75     546 
  C0/g493/Y           -       A->Y    F     sky130_fd_sc_hd__nand2_2        2 10.6    56    68     614 
  C0/g486/Y           -       A1_N->Y F     sky130_fd_sc_hd__o2bb2ai_2      1  3.2    35   116     730 
  C0/out_d_reg[1]/D   -       -       F     sky130_fd_sc_hd__dfrtp_2        1    -     -     0     730 
#------------------------------------------------------------------------------------------------------



Path 4: MET (97 ps) Late External Delay Assertion at pin out[0]
     Startpoint: (R) out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
      Output Delay:-     431                  
       Uncertainty:-       9                  
     Required Time:=     422                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      97                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[0]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[0]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 5: MET (97 ps) Late External Delay Assertion at pin out[1]
     Startpoint: (R) out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
      Output Delay:-     431                  
       Uncertainty:-       9                  
     Required Time:=     422                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      97                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[1]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[1]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 6: MET (97 ps) Late External Delay Assertion at pin out[2]
     Startpoint: (R) out_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
      Output Delay:-     431                  
       Uncertainty:-       9                  
     Required Time:=     422                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      97                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[2]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  out_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[2]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (97 ps) Late External Delay Assertion at pin out[3]
     Startpoint: (R) out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
      Output Delay:-     431                  
       Uncertainty:-       9                  
     Required Time:=     422                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      97                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[3]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  out_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[3]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 8: MET (188 ps) Setup Check with Pin out_reg[0]/CLK->D
     Startpoint: (R) C0/out_d_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
             Setup:-     119                  
       Uncertainty:-       9                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     547                  
             Slack:=     188                  

#---------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  C0/out_d_reg[0]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  C0/out_d_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      5 16.4    75   410     410 
  C0/fopt511/X        -       A->X   F     sky130_fd_sc_hd__buf_2        2  6.0    32   137     547 
  out_reg[0]/D        -       -      F     sky130_fd_sc_hd__dfrtp_1      2    -     -     0     547 
#---------------------------------------------------------------------------------------------------



Path 9: MET (192 ps) Setup Check with Pin C0/out_d_reg[0]/CLK->D
     Startpoint: (R) C0/out_d_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) C0/out_d_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
             Setup:-      69                  
       Uncertainty:-       9                  
     Required Time:=     784                  
      Launch Clock:-       0                  
         Data Path:-     593                  
             Slack:=     192                  

#---------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  C0/out_d_reg[0]/CLK -       -      R     (arrival)                     9    -     0     -       0 
  C0/out_d_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      5 16.4    75   410     410 
  C0/fopt511/X        -       A->X   F     sky130_fd_sc_hd__buf_2        2  6.0    32   137     547 
  C0/fopt510/Y        -       A->Y   R     sky130_fd_sc_hd__inv_1        1  3.3    38    46     593 
  C0/out_d_reg[0]/D   -       -      R     sky130_fd_sc_hd__dfrtp_2      1    -     -     0     593 
#---------------------------------------------------------------------------------------------------



Path 10: MET (262 ps) Setup Check with Pin out_reg[3]/CLK->D
     Startpoint: (R) C0/out_d_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     862            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     862            0     
                                              
             Setup:-     127                  
       Uncertainty:-       9                  
     Required Time:=     726                  
      Launch Clock:-       0                  
         Data Path:-     464                  
             Slack:=     262                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  C0/out_d_reg[3]/CLK -       -      R     (arrival)                      9    -     0     -       0 
  C0/out_d_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  3.4    44   340     340 
  C0/drc_bufs509/X    -       A->X   F     sky130_fd_sc_hd__clkbuf_2      3 10.9    52   123     464 
  out_reg[3]/D        -       -      F     sky130_fd_sc_hd__dfrtp_1       3    -     -     0     464 
#----------------------------------------------------------------------------------------------------

