<root><simulation><result_generated_time />2023-05-13 00:31:19<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7)], [('K', 2), ('C', 72)], []]<I />[[('OX', 7), ('OY', 7), ('K', 2)], [('C', 72)], []]<O />[[], [('OX', 7), ('OY', 7), ('K', 2), ('C', 72)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [128.0, 2.0, 1.0, 1.0], 'O': [8.0, 1, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1179648, 1179648], 'I': [392, 225792, 225792], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.02, 0.04, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.04, 0.0], 'I': [0.77, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 1179648], 'I': [392, 3136, 225792], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[92160, 92160], [92160, 92160], [92160, 0]]<I />[[56448, 28224], [28224, 28224], [28224, 0]]<O />[[(556640, 564480), (564480, 556640)], [(556640, 564480), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(556640, 564480), (564480, 556640)], [(556640, 564480), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[11520, 11520], [1440, 1440], [360, 0]]<I />[[7056, 3528], [441, 441], [110, 0]]<O />[[(69580, 70560), (70560, 69580)], [(8698, 8820), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([69580, 70560], [70560, 69580]), ([8698, 8820], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />0</mac_count></basic_info><energy><total_energy />9874524.0<mem_energy_breakdown><W />[8.1, 285.4, 479.5]<I />[3.7, 87.4, 146.8]<O />[98.2, 1748.0, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />0.0<total />9871626.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3604<utilization_without_data_loading />0.4194<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.3604<mac_utilize_temporal_without_data_loading />0.4194</mac_array_utilization><latency><latency_cycle_with_data_loading />19578<latency_cycle_without_data_loading />16826<ideal_computing_cycle />7056<data_loading><load_cycle_total />2752<load_cycle_individual />{'W': [16, 2304, 0], 'I': [7, 441, 0]}<load_cycle_combined />{'W': 2304, 'I': 441}</data_loading><mem_stalling><mem_stall_cycle_total />9770<mem_stall_cycle_individual />{'W': [[-7055], [-7007, -4719], [-7056, -7056]], 'I': [[-7055], [-3053, -3053], [-7056, -7056]], 'O': [[-7056], [-7056, 7056], [-6860, -7007]]}<mem_stall_cycle_shared />{'W': [[-7055], [-7007, 9770], [0, 0]], 'I': [[-7055], [-3053, 9770], [0, 0]], 'O': [[-7056], [-7056, 7056], [-6860, -7007]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1179648, 1179648], 'I': [392, 225792, 225792], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [8192, 1179648, 1179648], 'I': [3136, 225792, 225792], 'O': [1024, 100352, 100352]}<loop_cycles_each_level />{'W': [49, 7056, 7056], 'I': [98, 7056, 7056], 'O': [1, 7056, 7056]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [2, 1, 1], 'O': [1, 72, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 4.0], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [1024.0, 14.2], [14.2, 14.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 14.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [1024.0, 14.2], [14.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1269.4, 1223.2], [199.2, 14.2]], 'I': [[8.0, 8.0], [1269.4, 1223.2], [199.2, 14.2]], 'O': [[8.0, 8.0], [1269.4, 1223.2], [199.2, 14.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7056], [49, 49, 144], [7056, 7056, 1]], 'I': [[1, 1, 7056], [49, 98, 72], [7056, 7056, 1]], 'O': [[1, 1, 7056], [1, 1, 7056], [7056, 7056, 1]]}<trans_time_real />{'W': [[0, 1, 7056], [[0, 49, 144], [16, 49, 144]], [[2304, 7056, 1], [576, 7056, 1]]], 'I': [[0, 1, 7056], [[6, 98, 72], [6, 98, 72]], [[441, 7056, 1], [110, 7056, 1]]], 'O': [[0, 1, 7056], [[0, 1, 7056], [2, 1, 7056]], [[196, 7056, 1], [49, 7056, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-4752, -6480]], 'I': [[-1], [-43, -43], [-6615, -6946]], 'O': [[-1], [-1, 1], [-6860, -7007]]}<single_stall_count />{'W': [7055, 143, 0], 'I': [7055, 71, 0], 'O': [7056, 7056, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [2288, 0], 'I': [426, 0], 'O': [7056, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7056, -7056], [-6860, -7056]], 1: [[2714, -7056], [0, -6860]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>