Analysis & Synthesis report for clock
Thu Mar 01 09:07:10 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Mar 01 09:07:10 2018    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; clock                                    ;
; Top-level Entity Name       ; clock                                    ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; 216                                      ;
; Total pins                  ; 35                                       ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 0                                        ;
; Total PLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                          ; clock              ; clock              ;
; Family name                                                    ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                 ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+
; clock.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Administrator/Desktop/clock/clock.v ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Total logic elements                        ; 216       ;
;     -- Combinational with no register       ; 154       ;
;     -- Register only                        ; 5         ;
;     -- Combinational with a register        ; 57        ;
;                                             ;           ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 121       ;
;     -- 3 input functions                    ; 51        ;
;     -- 2 input functions                    ; 37        ;
;     -- 1 input functions                    ; 2         ;
;     -- 0 input functions                    ; 0         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 210       ;
;     -- arithmetic mode                      ; 6         ;
;     -- qfbk mode                            ; 0         ;
;     -- register cascade mode                ; 0         ;
;     -- synchronous clear/load mode          ; 17        ;
;     -- asynchronous clear/load mode         ; 0         ;
;                                             ;           ;
; Total registers                             ; 62        ;
; Total logic cells in carry chains           ; 8         ;
; I/O pins                                    ; 35        ;
; Maximum fan-out node                        ; alarm_set ;
; Maximum fan-out                             ; 40        ;
; Total fan-out                               ; 859       ;
; Average fan-out                             ; 3.42      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                      ;
+---------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+--------------+
; Compilation Hierarchy Node      ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name               ; Library Name ;
+---------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+--------------+
; |clock                          ; 216 (35)    ; 62           ; 0           ; 35   ; 0            ; 154 (35)     ; 5 (0)             ; 57 (0)           ; 8 (0)           ; 0 (0)      ; |clock                            ; work         ;
;    |alarm_clock:alarm_clock_ex| ; 63 (63)     ; 19           ; 0           ; 0    ; 0            ; 44 (44)      ; 2 (2)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |clock|alarm_clock:alarm_clock_ex ; work         ;
;    |change:change_ex|           ; 52 (52)     ; 18           ; 0           ; 0    ; 0            ; 34 (34)      ; 2 (2)             ; 16 (16)          ; 8 (8)           ; 0 (0)      ; |clock|change:change_ex           ; work         ;
;    |timing:timer|               ; 66 (66)     ; 25           ; 0           ; 0    ; 0            ; 41 (41)      ; 1 (1)             ; 24 (24)          ; 0 (0)           ; 0 (0)      ; |clock|timing:timer               ; work         ;
+---------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+---------------------------------------+-------------------------------------------------+
; Register name                         ; Reason for Removal                              ;
+---------------------------------------+-------------------------------------------------+
; change:change_ex|change_t             ; Merged with alarm_clock:alarm_clock_ex|change_t ;
; Total Number of Removed Registers = 1 ;                                                 ;
+---------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 62    ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 19    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; alarm_clock:alarm_clock_ex|hour_t_z_o[1] ; 6       ;
; alarm_clock:alarm_clock_ex|hour_s_z_o[0] ; 6       ;
; alarm_clock:alarm_clock_ex|hour_s_z_o[1] ; 6       ;
; Total number of inverted registers = 3   ;         ;
+------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |clock|timing:timer|second_s_x_o[3]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |clock|timing:timer|second_t_x_o[0]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |clock|timing:timer|minute_s_x_o[3]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |clock|timing:timer|minute_t_x_o[3]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |clock|timing:timer|hour_t_x_o[3]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |clock|timing:timer|hour_s_x_o[0]       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |clock|change:change_ex|hour_t_y_o[0]   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |clock|change:change_ex|minute_t_y_o[3] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |clock|hour_t~7                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Mar 01 09:07:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Info: Found 4 design units, including 4 entities, in source file clock.v
    Info: Found entity 1: clock
    Info: Found entity 2: timing
    Info: Found entity 3: change
    Info: Found entity 4: alarm_clock
Warning (10236): Verilog HDL Implicit Net warning at clock.v(11): created implicit net for "LD_h_y"
Warning (10236): Verilog HDL Implicit Net warning at clock.v(11): created implicit net for "LD_m_y"
Warning (10236): Verilog HDL Implicit Net warning at clock.v(13): created implicit net for "LD_h_z"
Warning (10236): Verilog HDL Implicit Net warning at clock.v(13): created implicit net for "LD_m_z"
Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for "hour_t" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(3): "hour_t" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for "hour_s" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(3): "hour_s" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for "minute_t" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(3): "minute_t" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for "minute_s" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(3): "minute_s" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for "second_t" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(3): "second_t" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(5): data type declaration for "second_s" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(3): "second_s" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for "hour_t_y_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(172): "hour_t_y_o" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for "hour_s_y_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(172): "hour_s_y_o" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for "minute_t_y_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(172): "minute_t_y_o" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(174): data type declaration for "minute_s_y_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(172): "minute_s_y_o" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for "hour_t_z_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(304): "hour_t_z_o" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for "hour_s_z_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(304): "hour_s_z_o" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for "minute_t_z_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(304): "minute_t_z_o" is declared here
Warning (10227): Verilog HDL Port Declaration warning at clock.v(305): data type declaration for "minute_s_z_o" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at clock.v(304): "minute_s_z_o" is declared here
Info: Elaborating entity "clock" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at clock.v(19): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "timing" for hierarchy "timing:timer"
Warning (10230): Verilog HDL assignment warning at clock.v(59): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(70): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(74): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at clock.v(85): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(103): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(110): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at clock.v(124): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(140): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "change" for hierarchy "change:change_ex"
Warning (10230): Verilog HDL assignment warning at clock.v(207): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(210): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(229): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(232): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(263): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(266): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(285): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(288): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "alarm_clock" for hierarchy "alarm_clock:alarm_clock_ex"
Warning (10230): Verilog HDL assignment warning at clock.v(346): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(349): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(375): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at clock.v(378): truncated value with size 32 to match size of target (4)
Info: Implemented 251 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 27 output pins
    Info: Implemented 216 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Thu Mar 01 09:07:10 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


