[2025-09-17 08:25:05] START suite=qualcomm_srv trace=srv567_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv567_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2608797 heartbeat IPC: 3.833 cumulative IPC: 3.833 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5060307 heartbeat IPC: 4.079 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5060307 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5060307 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14157919 heartbeat IPC: 1.099 cumulative IPC: 1.099 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23331144 heartbeat IPC: 1.09 cumulative IPC: 1.095 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32376092 heartbeat IPC: 1.106 cumulative IPC: 1.098 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41506220 heartbeat IPC: 1.095 cumulative IPC: 1.098 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 50528485 heartbeat IPC: 1.108 cumulative IPC: 1.1 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 59602635 heartbeat IPC: 1.102 cumulative IPC: 1.1 (Simulation time: 00 hr 08 min 26 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 68656165 heartbeat IPC: 1.105 cumulative IPC: 1.101 (Simulation time: 00 hr 09 min 39 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 77736601 heartbeat IPC: 1.101 cumulative IPC: 1.101 (Simulation time: 00 hr 10 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv567_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 86845179 heartbeat IPC: 1.098 cumulative IPC: 1.1 (Simulation time: 00 hr 12 min 03 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90944584 cumulative IPC: 1.1 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90944584 cumulative IPC: 1.1 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv567_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.1 instructions: 100000000 cycles: 90944584
CPU 0 Branch Prediction Accuracy: 90.95% MPKI: 15.91 Average ROB Occupancy at Mispredict: 25.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3816
BRANCH_INDIRECT: 0.4181
BRANCH_CONDITIONAL: 12.98
BRANCH_DIRECT_CALL: 0.9163
BRANCH_INDIRECT_CALL: 0.6003
BRANCH_RETURN: 0.6123


====Backend Stall Breakdown====
ROB_STALL: 75538
LQ_STALL: 0
SQ_STALL: 522117


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 104.35849
REPLAY_LOAD: 77.46342
NON_REPLAY_LOAD: 25.82353

== Total ==
ADDR_TRANS: 5531
REPLAY_LOAD: 6352
NON_REPLAY_LOAD: 63655

== Counts ==
ADDR_TRANS: 53
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 2465

cpu0->cpu0_STLB TOTAL        ACCESS:    1855041 HIT:    1850665 MISS:       4376 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1855041 HIT:    1850665 MISS:       4376 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 206.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8264976 HIT:    7083862 MISS:    1181114 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6718487 HIT:    5750422 MISS:     968065 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     555502 HIT:     373959 MISS:     181543 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     983068 HIT:     958771 MISS:      24297 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7919 HIT:        710 MISS:       7209 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15003811 HIT:    8063136 MISS:    6940675 MSHR_MERGE:    1644676
cpu0->cpu0_L1I LOAD         ACCESS:   15003811 HIT:    8063136 MISS:    6940675 MSHR_MERGE:    1644676
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30459926 HIT:   26970269 MISS:    3489657 MSHR_MERGE:    1503747
cpu0->cpu0_L1D LOAD         ACCESS:   17111314 HIT:   15309154 MISS:    1802160 MSHR_MERGE:     379671
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13339712 HIT:   11660243 MISS:    1679469 MSHR_MERGE:    1123967
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8900 HIT:        872 MISS:       8028 MSHR_MERGE:        109
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12451450 HIT:   10546208 MISS:    1905242 MSHR_MERGE:     958660
cpu0->cpu0_ITLB LOAD         ACCESS:   12451450 HIT:   10546208 MISS:    1905242 MSHR_MERGE:     958660
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.075 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28888997 HIT:   27668969 MISS:    1220028 MSHR_MERGE:     311569
cpu0->cpu0_DTLB LOAD         ACCESS:   28888997 HIT:   27668969 MISS:    1220028 MSHR_MERGE:     311569
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.923 cycles
cpu0->LLC TOTAL        ACCESS:    1434469 HIT:    1383731 MISS:      50738 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     968065 HIT:     949986 MISS:      18079 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     181543 HIT:     153019 MISS:      28524 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     277652 HIT:     277445 MISS:        207 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7209 HIT:       3281 MISS:       3928 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3168
  ROW_BUFFER_MISS:      47362
  AVG DBUS CONGESTED CYCLE: 3.446
Channel 0 WQ ROW_BUFFER_HIT:        913
  ROW_BUFFER_MISS:      20314
  FULL:          0
Channel 0 REFRESHES ISSUED:       7579

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       515159       428600        83583         2305
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          155          367          234
  STLB miss resolved @ L2C                0           87          173          291           79
  STLB miss resolved @ LLC                0          141          296         1635          663
  STLB miss resolved @ MEM                0            1          373         2337         2042

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163058        50404      1246569       150179          387
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           65          138           20
  STLB miss resolved @ L2C                0           65           90           89            5
  STLB miss resolved @ LLC                0           63          236          490           52
  STLB miss resolved @ MEM                0            0           65          234           69
[2025-09-17 08:38:14] END   suite=qualcomm_srv trace=srv567_ap (rc=0)
