strict digraph "" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd67a8a14d0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd67a8a15d0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd67a8a1f90>",
		fillcolor=turquoise,
		label="21:BL
q[63:62] <= data[63:62];
q[61:60] <= data[61:60];
q[59:56] <= data[59:56];
q[55:28] <= data[55:28];
q[27:0] <= data[27:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd67a8a1fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fd67a8b02d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd67a8b0590>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fd67a8b0850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd67a8b0b10>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd67b49ebd0>",
		fillcolor=turquoise,
		label="31:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd67adabd50>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL" -> "32:IF"	[cond="[]",
		lineno=None];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd67adab0d0>",
		fillcolor=turquoise,
		label="33:BL
q[63:62] <= q[55:28] >> 1;
q[61:60] <= q[37:0] >> 8;
q[59:56] <= q[55:28] >> 1;
q[55:28] <= q[27:0] << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd67adab710>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fd67adabe50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd67a8a1810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fd67a8a1b50>]",
		style=filled,
		typ=Block];
	"32:IF" -> "33:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=32];
	"20:IF" -> "21:BL"	[cond="['load']",
		label=load,
		lineno=20];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd67a8a4c90>",
		fillcolor=turquoise,
		label="29:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF" -> "29:BL"	[cond="['load']",
		label="!(load)",
		lineno=20];
	"33:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd67a8b0e50>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd685580d10>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:BL" -> "30:IF"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:BL"	[cond="['ena']",
		label=ena,
		lineno=30];
}
