#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x138ef3c80 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x138ef8c10 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x138ef8c50 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x138ef8c90 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x138ef8cd0 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x139157ce0_0 .var "A", 31 0;
v0x139157db0_0 .var "B", 31 0;
v0x139157e40_0 .net "fault", 0 0, v0x139157330_0;  1 drivers
v0x139157ed0_0 .var/i "infile", 31 0;
v0x139157f60_0 .var/i "line_no", 31 0;
v0x139158030_0 .net "mode", 0 0, v0x139157630_0;  1 drivers
v0x1391580c0_0 .var/i "rc", 31 0;
v0x139158150_0 .net "true_scale", 6 0, v0x1391576c0_0;  1 drivers
v0x139158210_0 .net "true_sum", 31 0, v0x139157750_0;  1 drivers
v0x139158340_0 .net "used_scale", 6 0, v0x1391579f0_0;  1 drivers
v0x1391583d0_0 .net "used_sum", 31 0, v0x139157b80_0;  1 drivers
S_0x138ef3600 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x138ef3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x138efd780 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x138efd7c0 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x138efd800 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x138efd840 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
v0x139156ef0_0 .net "A", 31 0, v0x139157ce0_0;  1 drivers
v0x139156f80_0 .net "B", 31 0, v0x139157db0_0;  1 drivers
v0x139157030_0 .net *"_ivl_11", 15 0, L_0x1391a7a40;  1 drivers
v0x1391570f0_0 .net *"_ivl_7", 15 0, L_0x1391a7960;  1 drivers
v0x1391571a0_0 .net "adder_full_out", 31 0, L_0x139189610;  1 drivers
v0x139157280_0 .net "adder_trunc_out", 15 0, L_0x1391a6f30;  1 drivers
v0x139157330_0 .var "fault", 0 0;
v0x1391573c0_0 .net "full_done", 0 0, L_0x139189730;  1 drivers
v0x139157470_0 .net "full_inf", 0 0, L_0x139159f80;  1 drivers
v0x1391575a0_0 .net "full_zero", 0 0, L_0x13915a030;  1 drivers
v0x139157630_0 .var "mode", 0 0;
v0x1391576c0_0 .var "true_scale", 6 0;
v0x139157750_0 .var "true_sum", 31 0;
v0x1391577e0_0 .net "trunc_done", 0 0, L_0x1391a77a0;  1 drivers
v0x139157890_0 .net "trunc_inf", 0 0, L_0x13918b4d0;  1 drivers
v0x139157940_0 .net "trunc_zero", 0 0, L_0x13918b580;  1 drivers
v0x1391579f0_0 .var "used_scale", 6 0;
v0x139157b80_0 .var "used_sum", 31 0;
E_0x148e434c0/0 .event anyedge, v0x139156ef0_0, v0x139156f80_0, v0x1391557b0_0, v0x139110c30_0;
E_0x148e434c0/1 .event anyedge, v0x139157630_0, v0x139157b80_0, v0x1391576c0_0, v0x1391579f0_0;
E_0x148e434c0 .event/or E_0x148e434c0/0, E_0x148e434c0/1;
L_0x1391898f0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x139157ce0_0 (v0x139113d70_0) S_0x139113bb0;
L_0x139189140 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x139157db0_0 (v0x139113d70_0) S_0x139113bb0;
L_0x1391a7960 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x139157ce0_0 (v0x139156dd0_0) S_0x139156b90;
L_0x1391a71d0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x1391a7960 (v0x139113a90_0) S_0x139113890;
L_0x1391a7a40 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x139157db0_0 (v0x139156dd0_0) S_0x139156b90;
L_0x1391a7ae0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x1391a7a40 (v0x139113a90_0) S_0x139113890;
S_0x138ef8950 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 46, 3 46 0, S_0x138ef3600;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x138ef8950
v0x148e06b60_0 .var/i "i", 31 0;
v0x138efed50_0 .var/i "width", 31 0;
v0x138ef06b0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x138efed50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148e06b60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x148e06b60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x138ef06b0_0;
    %load/vec4 v0x148e06b60_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x148e06b60_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x148e06b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x148e06b60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x138efd970 .scope module, "full_adder" "posit_add" 3 166, 4 2 0, S_0x138ef3600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x138eefe50 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x138eefe90 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x138eefed0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x130009f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x139158f10 .functor BUFZ 1, L_0x130009f48, C4<0>, C4<0>, C4<0>;
L_0x1391595c0 .functor NOT 1, L_0x1391591f0, C4<0>, C4<0>, C4<0>;
L_0x139159630 .functor AND 1, L_0x139159520, L_0x1391595c0, C4<1>, C4<1>;
L_0x139159840 .functor NOT 1, L_0x1391593f0, C4<0>, C4<0>, C4<0>;
L_0x1391598d0 .functor AND 1, L_0x139159740, L_0x139159840, C4<1>, C4<1>;
L_0x139159b00 .functor OR 1, L_0x1391599e0, L_0x1391591f0, C4<0>, C4<0>;
L_0x139159b90 .functor NOT 1, L_0x139159b00, C4<0>, C4<0>, C4<0>;
L_0x139159e10 .functor OR 1, L_0x139159c80, L_0x1391593f0, C4<0>, C4<0>;
L_0x139159e80 .functor NOT 1, L_0x139159e10, C4<0>, C4<0>, C4<0>;
L_0x139159f80 .functor OR 1, L_0x139159630, L_0x1391598d0, C4<0>, C4<0>;
L_0x13915a030 .functor AND 1, L_0x139159b90, L_0x139159e80, C4<1>, C4<1>;
L_0x1391745f0 .functor XNOR 1, L_0x139158f80, L_0x139159020, C4<0>, C4<0>;
L_0x139176340 .functor BUFZ 5, L_0x139176050, C4<00000>, C4<00000>, C4<00000>;
L_0x139177f10 .functor OR 1, L_0x139176210, L_0x139178050, C4<0>, C4<0>;
L_0x139187910 .functor OR 1, L_0x1391877d0, L_0x139187bd0, C4<0>, C4<0>;
L_0x139176430 .functor AND 1, L_0x1391853a0, L_0x139187910, C4<1>, C4<1>;
L_0x139187db0 .functor AND 1, L_0x139185300, L_0x1391853a0, C4<1>, C4<1>;
L_0x139187ef0 .functor OR 1, L_0x1391877d0, L_0x139187bd0, C4<0>, C4<0>;
L_0x139187cb0 .functor NOT 1, L_0x139187ef0, C4<0>, C4<0>, C4<0>;
L_0x139188040 .functor AND 1, L_0x139187db0, L_0x139187cb0, C4<1>, C4<1>;
L_0x1391880b0 .functor OR 1, L_0x139176430, L_0x139188040, C4<0>, C4<0>;
L_0x139188f80 .functor OR 1, L_0x139159f80, L_0x13915a030, C4<0>, C4<0>;
L_0x139189090 .functor NOT 1, L_0x139188ff0, C4<0>, C4<0>, C4<0>;
L_0x139189200 .functor OR 1, L_0x139188f80, L_0x139189090, C4<0>, C4<0>;
L_0x139189730 .functor BUFZ 1, L_0x139158f10, C4<0>, C4<0>, C4<0>;
v0x13910ca10_0 .net "DSR_e_diff", 4 0, L_0x139176340;  1 drivers
v0x13910cac0_0 .net "DSR_left_out", 31 0, L_0x139184660;  1 drivers
v0x13910cb70_0 .net "DSR_left_out_t", 31 0, L_0x139184430;  1 drivers
v0x13910cc40_0 .net "DSR_right_in", 31 0, L_0x139158480;  1 drivers
v0x13910cd00_0 .net "DSR_right_out", 31 0, L_0x1391775a0;  1 drivers
v0x13910ce60_0 .net "G", 0 0, L_0x1391853a0;  1 drivers
v0x13910cf00_0 .net "L", 0 0, L_0x139185300;  1 drivers
v0x13910cfa0_0 .net "LOD_in", 31 0, L_0x139178240;  1 drivers
v0x13910d080_0 .net "R", 0 0, L_0x1391877d0;  1 drivers
v0x13910d190_0 .net "St", 0 0, L_0x139187bd0;  1 drivers
v0x13910d220_0 .net *"_ivl_10", 30 0, L_0x139159110;  1 drivers
v0x13910d2d0_0 .net *"_ivl_100", 0 0, L_0x139175de0;  1 drivers
L_0x130009138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13910d370_0 .net/2u *"_ivl_101", 4 0, L_0x130009138;  1 drivers
v0x13910d420_0 .net *"_ivl_104", 4 0, L_0x139176170;  1 drivers
v0x13910d4d0_0 .net *"_ivl_112", 0 0, L_0x139176210;  1 drivers
v0x13910d580_0 .net *"_ivl_114", 0 0, L_0x139178050;  1 drivers
v0x13910d630_0 .net *"_ivl_115", 0 0, L_0x139177f10;  1 drivers
v0x13910d7c0_0 .net *"_ivl_118", 30 0, L_0x139177f80;  1 drivers
v0x13910d850_0 .net *"_ivl_124", 0 0, L_0x1391845c0;  1 drivers
v0x13910d900_0 .net *"_ivl_126", 30 0, L_0x139178360;  1 drivers
L_0x1300099a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13910d9b0_0 .net/2u *"_ivl_127", 0 0, L_0x1300099a8;  1 drivers
v0x13910da60_0 .net *"_ivl_129", 31 0, L_0x1391847d0;  1 drivers
L_0x130009a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13910db10_0 .net/2u *"_ivl_135", 2 0, L_0x130009a80;  1 drivers
v0x13910dbc0_0 .net *"_ivl_14", 30 0, L_0x139159310;  1 drivers
L_0x130009d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13910dc70_0 .net/2u *"_ivl_143", 31 0, L_0x130009d08;  1 drivers
v0x13910dd20_0 .net *"_ivl_154", 33 0, L_0x139187870;  1 drivers
v0x13910ddd0_0 .net *"_ivl_157", 0 0, L_0x139187910;  1 drivers
v0x13910de80_0 .net *"_ivl_159", 0 0, L_0x139176430;  1 drivers
v0x13910df30_0 .net *"_ivl_161", 0 0, L_0x139187db0;  1 drivers
v0x13910dfe0_0 .net *"_ivl_163", 0 0, L_0x139187ef0;  1 drivers
v0x13910e090_0 .net *"_ivl_165", 0 0, L_0x139187cb0;  1 drivers
v0x13910e140_0 .net *"_ivl_167", 0 0, L_0x139188040;  1 drivers
L_0x130009d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13910e1f0_0 .net/2u *"_ivl_171", 30 0, L_0x130009d50;  1 drivers
v0x13910d6e0_0 .net *"_ivl_177", 31 0, L_0x139188770;  1 drivers
v0x13910e480_0 .net *"_ivl_18", 0 0, L_0x139159520;  1 drivers
L_0x130009e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13910e510_0 .net *"_ivl_180", 26 0, L_0x130009e28;  1 drivers
L_0x130009e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x13910e5b0_0 .net/2u *"_ivl_181", 31 0, L_0x130009e70;  1 drivers
v0x13910e660_0 .net *"_ivl_183", 0 0, L_0x139188310;  1 drivers
v0x13910e700_0 .net *"_ivl_186", 31 0, L_0x139188450;  1 drivers
v0x13910e7b0_0 .net *"_ivl_188", 31 0, L_0x139188810;  1 drivers
v0x13910e860_0 .net *"_ivl_19", 0 0, L_0x1391595c0;  1 drivers
L_0x130009eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13910e910_0 .net *"_ivl_191", 31 0, L_0x130009eb8;  1 drivers
v0x13910e9c0_0 .net *"_ivl_194", 31 0, L_0x139188a80;  1 drivers
v0x13910ea70_0 .net *"_ivl_197", 0 0, L_0x139188f80;  1 drivers
v0x13910eb20_0 .net *"_ivl_200", 0 0, L_0x139188ff0;  1 drivers
v0x13910ebd0_0 .net *"_ivl_201", 0 0, L_0x139189090;  1 drivers
v0x13910ec80_0 .net *"_ivl_203", 0 0, L_0x139189200;  1 drivers
L_0x130009f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13910ed30_0 .net/2u *"_ivl_205", 30 0, L_0x130009f00;  1 drivers
v0x13910ede0_0 .net *"_ivl_207", 31 0, L_0x139189270;  1 drivers
v0x13910ee90_0 .net *"_ivl_210", 30 0, L_0x139188d20;  1 drivers
v0x13910ef40_0 .net *"_ivl_211", 31 0, L_0x139188dc0;  1 drivers
v0x13910eff0_0 .net *"_ivl_24", 0 0, L_0x139159740;  1 drivers
v0x13910f0a0_0 .net *"_ivl_25", 0 0, L_0x139159840;  1 drivers
v0x13910f150_0 .net *"_ivl_30", 0 0, L_0x1391599e0;  1 drivers
v0x13910f200_0 .net *"_ivl_31", 0 0, L_0x139159b00;  1 drivers
v0x13910f2b0_0 .net *"_ivl_36", 0 0, L_0x139159c80;  1 drivers
v0x13910f360_0 .net *"_ivl_37", 0 0, L_0x139159e10;  1 drivers
L_0x1300080e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13910f410_0 .net *"_ivl_45", 31 0, L_0x1300080e8;  1 drivers
v0x13910f4c0_0 .net *"_ivl_48", 31 0, L_0x13915a1f0;  1 drivers
L_0x130008130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13910f570_0 .net *"_ivl_51", 31 0, L_0x130008130;  1 drivers
v0x13910f620_0 .net *"_ivl_54", 31 0, L_0x13915a490;  1 drivers
v0x13910f6d0_0 .net *"_ivl_62", 30 0, L_0x1391741e0;  1 drivers
v0x13910f780_0 .net *"_ivl_64", 30 0, L_0x139174280;  1 drivers
v0x13910f830_0 .net *"_ivl_65", 0 0, L_0x139174140;  1 drivers
L_0x130008e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13910f8d0_0 .net/2u *"_ivl_67", 0 0, L_0x130008e68;  1 drivers
L_0x130008eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13910e2a0_0 .net/2u *"_ivl_69", 0 0, L_0x130008eb0;  1 drivers
v0x13910e350_0 .net *"_ivl_98", 2 0, L_0x139175f30;  1 drivers
v0x13910f960_0 .net "add_m", 32 0, L_0x139177c90;  1 drivers
v0x13910f9f0_0 .net "add_m_in1", 31 0, L_0x1391585d0;  1 drivers
v0x13910fa80_0 .net "diff", 8 0, L_0x139175c00;  1 drivers
v0x13910fb50_0 .net "done", 0 0, L_0x139189730;  alias, 1 drivers
v0x13910fbe0_0 .net "e1", 1 0, L_0x1391671f0;  1 drivers
v0x13910fc70_0 .net "e2", 1 0, L_0x139173cb0;  1 drivers
v0x13910fd00_0 .net "e_o", 1 0, L_0x139184f10;  1 drivers
v0x13910fd90_0 .net "exp_diff", 4 0, L_0x139176050;  1 drivers
v0x13910fe20_0 .net "in1", 31 0, L_0x1391898f0;  1 drivers
v0x13910feb0_0 .net "in1_gt_in2", 0 0, L_0x139174450;  1 drivers
v0x13910ff40_0 .net "in2", 31 0, L_0x139189140;  1 drivers
v0x13910fff0_0 .net "inf", 0 0, L_0x139159f80;  alias, 1 drivers
v0x139110090_0 .net "inf1", 0 0, L_0x139159630;  1 drivers
v0x139110130_0 .net "inf2", 0 0, L_0x1391598d0;  1 drivers
v0x1391101d0_0 .net "le", 1 0, L_0x139174c50;  1 drivers
v0x139110280_0 .net "le_o", 8 0, L_0x1391850e0;  1 drivers
v0x139110340_0 .net "le_o_tmp", 8 0, L_0x139184c30;  1 drivers
v0x1391103e0_0 .net "left_shift", 4 0, L_0x139182ce0;  1 drivers
v0x139110480_0 .net "lm", 30 0, L_0x139174f60;  1 drivers
v0x139110530_0 .net "lr", 4 0, L_0x139174990;  1 drivers
v0x1391105f0_0 .net "lr_N", 5 0, L_0x1391753c0;  1 drivers
v0x1391106b0_0 .net "lrc", 0 0, L_0x1391747a0;  1 drivers
v0x139110760_0 .net "ls", 0 0, L_0x1391743a0;  1 drivers
v0x139110800_0 .net "m1", 30 0, L_0x139173f00;  1 drivers
v0x1391108b0_0 .net "m2", 30 0, L_0x139174020;  1 drivers
v0x139110960_0 .net "mant1", 29 0, L_0x139167320;  1 drivers
v0x139110a20_0 .net "mant2", 29 0, L_0x139173de0;  1 drivers
v0x139110ae0_0 .net "mant_ovf", 1 0, L_0x139177e70;  1 drivers
v0x139110b80_0 .net "op", 0 0, L_0x1391745f0;  1 drivers
v0x139110c30_0 .net "out", 31 0, L_0x139189610;  alias, 1 drivers
v0x139110ce0_0 .net "r_o", 4 0, L_0x139185f70;  1 drivers
v0x139110dc0_0 .net "rc1", 0 0, L_0x13915a730;  1 drivers
v0x139110e50_0 .net "rc2", 0 0, L_0x1391674b0;  1 drivers
v0x139110f00_0 .net "regime1", 4 0, L_0x1391658d0;  1 drivers
v0x139110fb0_0 .net "regime2", 4 0, L_0x1391723b0;  1 drivers
v0x139111070_0 .net "rnd_ulp", 31 0, L_0x139187fa0;  1 drivers
v0x139111120_0 .net "s1", 0 0, L_0x139158f80;  1 drivers
v0x1391111c0_0 .net "s2", 0 0, L_0x139159020;  1 drivers
v0x139111260_0 .net "se", 1 0, L_0x139174a30;  1 drivers
v0x139111310_0 .net "sm", 30 0, L_0x139174cf0;  1 drivers
v0x1391113c0_0 .net "sr", 4 0, L_0x139174840;  1 drivers
v0x139111480_0 .net "sr_N", 5 0, L_0x139175860;  1 drivers
v0x139111540_0 .net "src", 0 0, L_0x1391744f0;  1 drivers
v0x1391115f0_0 .net "start", 0 0, L_0x130009f48;  1 drivers
v0x139111690_0 .net "start0", 0 0, L_0x139158f10;  1 drivers
v0x139111730_0 .net "tmp1_o", 98 0, L_0x139187600;  1 drivers
v0x1391117f0_0 .net "tmp1_oN", 31 0, L_0x139188ba0;  1 drivers
v0x1391118a0_0 .net "tmp1_o_rnd", 31 0, L_0x139188c80;  1 drivers
v0x139111950_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x139188590;  1 drivers
v0x139111a30_0 .net "tmp_o", 66 0, L_0x139158cf0;  1 drivers
v0x139111ae0_0 .net "ulp", 0 0, L_0x1391880b0;  1 drivers
v0x139111b80_0 .net "xin1", 31 0, L_0x13915a2f0;  1 drivers
v0x139111c40_0 .net "xin2", 31 0, L_0x13915a590;  1 drivers
v0x139111d00_0 .net "zero", 0 0, L_0x13915a030;  alias, 1 drivers
v0x139111d90_0 .net "zero1", 0 0, L_0x139159b90;  1 drivers
v0x139111e30_0 .net "zero2", 0 0, L_0x139159e80;  1 drivers
v0x139111ed0_0 .net "zero_tmp1", 0 0, L_0x1391591f0;  1 drivers
v0x139111f70_0 .net "zero_tmp2", 0 0, L_0x1391593f0;  1 drivers
L_0x139158750 .part L_0x1391850e0, 7, 1;
L_0x139158b90 .part L_0x1391850e0, 7, 1;
L_0x139158c30 .part L_0x139184660, 0, 31;
L_0x139158f80 .part L_0x1391898f0, 31, 1;
L_0x139159020 .part L_0x139189140, 31, 1;
L_0x139159110 .part L_0x1391898f0, 0, 31;
L_0x1391591f0 .reduce/or L_0x139159110;
L_0x139159310 .part L_0x139189140, 0, 31;
L_0x1391593f0 .reduce/or L_0x139159310;
L_0x139159520 .part L_0x1391898f0, 31, 1;
L_0x139159740 .part L_0x139189140, 31, 1;
L_0x1391599e0 .part L_0x1391898f0, 31, 1;
L_0x139159c80 .part L_0x139189140, 31, 1;
L_0x13915a1f0 .arith/sub 32, L_0x1300080e8, L_0x1391898f0;
L_0x13915a2f0 .functor MUXZ 32, L_0x1391898f0, L_0x13915a1f0, L_0x139158f80, C4<>;
L_0x13915a490 .arith/sub 32, L_0x130008130, L_0x139189140;
L_0x13915a590 .functor MUXZ 32, L_0x139189140, L_0x13915a490, L_0x139159020, C4<>;
L_0x139173f00 .concat [ 30 1 0 0], L_0x139167320, L_0x1391591f0;
L_0x139174020 .concat [ 30 1 0 0], L_0x139173de0, L_0x1391593f0;
L_0x1391741e0 .part L_0x13915a2f0, 0, 31;
L_0x139174280 .part L_0x13915a590, 0, 31;
L_0x139174140 .cmp/ge 31, L_0x1391741e0, L_0x139174280;
L_0x139174450 .functor MUXZ 1, L_0x130008eb0, L_0x130008e68, L_0x139174140, C4<>;
L_0x1391743a0 .functor MUXZ 1, L_0x139159020, L_0x139158f80, L_0x139174450, C4<>;
L_0x1391747a0 .functor MUXZ 1, L_0x1391674b0, L_0x13915a730, L_0x139174450, C4<>;
L_0x1391744f0 .functor MUXZ 1, L_0x13915a730, L_0x1391674b0, L_0x139174450, C4<>;
L_0x139174990 .functor MUXZ 5, L_0x1391723b0, L_0x1391658d0, L_0x139174450, C4<>;
L_0x139174840 .functor MUXZ 5, L_0x1391658d0, L_0x1391723b0, L_0x139174450, C4<>;
L_0x139174c50 .functor MUXZ 2, L_0x139173cb0, L_0x1391671f0, L_0x139174450, C4<>;
L_0x139174a30 .functor MUXZ 2, L_0x1391671f0, L_0x139173cb0, L_0x139174450, C4<>;
L_0x139174f60 .functor MUXZ 31, L_0x139174020, L_0x139173f00, L_0x139174450, C4<>;
L_0x139174cf0 .functor MUXZ 31, L_0x139173f00, L_0x139174020, L_0x139174450, C4<>;
L_0x139175d00 .concat [ 2 6 0 0], L_0x139174c50, L_0x1391753c0;
L_0x139175000 .concat [ 2 6 0 0], L_0x139174a30, L_0x139175860;
L_0x139175f30 .part L_0x139175c00, 5, 3;
L_0x139175de0 .reduce/or L_0x139175f30;
L_0x139176170 .part L_0x139175c00, 0, 5;
L_0x139176050 .functor MUXZ 5, L_0x139176170, L_0x130009138, L_0x139175de0, C4<>;
L_0x139177e70 .part L_0x139177c90, 31, 2;
L_0x139176210 .part L_0x139177c90, 32, 1;
L_0x139178050 .part L_0x139177c90, 31, 1;
L_0x139177f80 .part L_0x139177c90, 0, 31;
L_0x139178240 .concat [ 31 1 0 0], L_0x139177f80, L_0x139177f10;
L_0x139184520 .part L_0x139177c90, 1, 32;
L_0x1391845c0 .part L_0x139184430, 31, 1;
L_0x139178360 .part L_0x139184430, 0, 31;
L_0x1391847d0 .concat [ 1 31 0 0], L_0x1300099a8, L_0x139178360;
L_0x139184660 .functor MUXZ 32, L_0x1391847d0, L_0x139184430, L_0x1391845c0, C4<>;
L_0x139184db0 .concat [ 2 6 0 0], L_0x139174c50, L_0x1391753c0;
L_0x139184870 .concat [ 5 3 0 0], L_0x139182ce0, L_0x130009a80;
L_0x139185260 .part L_0x139177e70, 1, 1;
L_0x139186050 .part L_0x1391850e0, 0, 8;
L_0x1391876b0 .concat [ 32 67 0 0], L_0x130009d08, L_0x139158cf0;
L_0x139185300 .part L_0x139187600, 36, 1;
L_0x1391853a0 .part L_0x139187600, 35, 1;
L_0x1391877d0 .part L_0x139187600, 34, 1;
L_0x139187870 .part L_0x139187600, 0, 34;
L_0x139187bd0 .reduce/or L_0x139187870;
L_0x139187fa0 .concat [ 1 31 0 0], L_0x1391880b0, L_0x130009d50;
L_0x139188690 .part L_0x139187600, 35, 32;
L_0x139188770 .concat [ 5 27 0 0], L_0x139185f70, L_0x130009e28;
L_0x139188310 .cmp/gt 32, L_0x130009e70, L_0x139188770;
L_0x139188450 .part L_0x139188590, 0, 32;
L_0x139188810 .part L_0x139187600, 35, 32;
L_0x139188c80 .functor MUXZ 32, L_0x139188810, L_0x139188450, L_0x139188310, C4<>;
L_0x139188a80 .arith/sub 32, L_0x130009eb8, L_0x139188c80;
L_0x139188ba0 .functor MUXZ 32, L_0x139188c80, L_0x139188a80, L_0x1391743a0, C4<>;
L_0x139188ff0 .part L_0x139184660, 31, 1;
L_0x139189270 .concat [ 31 1 0 0], L_0x130009f00, L_0x139159f80;
L_0x139188d20 .part L_0x139188ba0, 1, 31;
L_0x139188dc0 .concat [ 31 1 0 0], L_0x139188d20, L_0x1391743a0;
L_0x139189610 .functor MUXZ 32, L_0x139188dc0, L_0x139189270, L_0x139189200, C4<>;
S_0x138fc2150 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x148e25430 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x148e25470 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x139184430 .functor BUFZ 32, L_0x139183e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130009960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fd3050_0 .net *"_ivl_11", 0 0, L_0x130009960;  1 drivers
v0x138fd1970_0 .net *"_ivl_6", 0 0, L_0x139183fa0;  1 drivers
v0x138fdd990_0 .net *"_ivl_7", 31 0, L_0x139184130;  1 drivers
v0x138fd9850_0 .net *"_ivl_9", 30 0, L_0x139184070;  1 drivers
v0x138fd6e30_0 .net "a", 31 0, L_0x139184520;  1 drivers
v0x138fdc500_0 .net "b", 4 0, L_0x139182ce0;  alias, 1 drivers
v0x138fdae20_0 .net "c", 31 0, L_0x139184430;  alias, 1 drivers
v0x138fe6f80 .array "tmp", 0 4;
v0x138fe6f80_0 .net v0x138fe6f80 0, 31 0, L_0x1391842d0; 1 drivers
v0x138fe6f80_1 .net v0x138fe6f80 1, 31 0, L_0x1391831a0; 1 drivers
v0x138fe6f80_2 .net v0x138fe6f80 2, 31 0, L_0x1391835e0; 1 drivers
v0x138fe6f80_3 .net v0x138fe6f80 3, 31 0, L_0x139183a00; 1 drivers
v0x138fe6f80_4 .net v0x138fe6f80 4, 31 0, L_0x139183e80; 1 drivers
L_0x139182ea0 .part L_0x139182ce0, 1, 1;
L_0x139183300 .part L_0x139182ce0, 2, 1;
L_0x139183700 .part L_0x139182ce0, 3, 1;
L_0x139183b20 .part L_0x139182ce0, 4, 1;
L_0x139183fa0 .part L_0x139182ce0, 0, 1;
L_0x139184070 .part L_0x139184520, 0, 31;
L_0x139184130 .concat [ 1 31 0 0], L_0x130009960, L_0x139184070;
L_0x1391842d0 .functor MUXZ 32, L_0x139184520, L_0x139184130, L_0x139183fa0, C4<>;
S_0x138fc1e40 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x138fc2150;
 .timescale -9 -12;
P_0x148e4ff30 .param/l "i" 1 4 296, +C4<01>;
v0x138fe8720_0 .net *"_ivl_1", 0 0, L_0x139182ea0;  1 drivers
v0x138ff26d0_0 .net *"_ivl_3", 31 0, L_0x139183040;  1 drivers
v0x138fed250_0 .net *"_ivl_5", 29 0, L_0x139182f40;  1 drivers
L_0x130009840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138fea830_0 .net *"_ivl_7", 1 0, L_0x130009840;  1 drivers
L_0x139182f40 .part L_0x1391842d0, 0, 30;
L_0x139183040 .concat [ 2 30 0 0], L_0x130009840, L_0x139182f40;
L_0x1391831a0 .functor MUXZ 32, L_0x1391842d0, L_0x139183040, L_0x139182ea0, C4<>;
S_0x138fc6960 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x138fc2150;
 .timescale -9 -12;
P_0x148e5a570 .param/l "i" 1 4 296, +C4<010>;
v0x138feff00_0 .net *"_ivl_1", 0 0, L_0x139183300;  1 drivers
v0x138fee820_0 .net *"_ivl_3", 31 0, L_0x139183480;  1 drivers
v0x138ffa840_0 .net *"_ivl_5", 27 0, L_0x1391833a0;  1 drivers
L_0x130009888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x138ff6700_0 .net *"_ivl_7", 3 0, L_0x130009888;  1 drivers
L_0x1391833a0 .part L_0x1391831a0, 0, 28;
L_0x139183480 .concat [ 4 28 0 0], L_0x130009888, L_0x1391833a0;
L_0x1391835e0 .functor MUXZ 32, L_0x1391831a0, L_0x139183480, L_0x139183300, C4<>;
S_0x138fc62e0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x138fc2150;
 .timescale -9 -12;
P_0x148e5c9a0 .param/l "i" 1 4 296, +C4<011>;
v0x138ff3ce0_0 .net *"_ivl_1", 0 0, L_0x139183700;  1 drivers
v0x138ff93b0_0 .net *"_ivl_3", 31 0, L_0x1391838a0;  1 drivers
v0x138ff7cd0_0 .net *"_ivl_5", 23 0, L_0x1391837a0;  1 drivers
L_0x1300098d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x138ffee30_0 .net *"_ivl_7", 7 0, L_0x1300098d0;  1 drivers
L_0x1391837a0 .part L_0x1391835e0, 0, 24;
L_0x1391838a0 .concat [ 8 24 0 0], L_0x1300098d0, L_0x1391837a0;
L_0x139183a00 .functor MUXZ 32, L_0x1391835e0, L_0x1391838a0, L_0x139183700, C4<>;
S_0x138fe8460 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x138fc2150;
 .timescale -9 -12;
P_0x148e58020 .param/l "i" 1 4 296, +C4<0100>;
v0x138fcb870_0 .net *"_ivl_1", 0 0, L_0x139183b20;  1 drivers
v0x138fd5820_0 .net *"_ivl_3", 31 0, L_0x139183da0;  1 drivers
v0x138fd03a0_0 .net *"_ivl_5", 15 0, L_0x139183cc0;  1 drivers
L_0x130009918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138fcd980_0 .net *"_ivl_7", 15 0, L_0x130009918;  1 drivers
L_0x139183cc0 .part L_0x139183a00, 0, 16;
L_0x139183da0 .concat [ 16 16 0 0], L_0x130009918, L_0x139183cc0;
L_0x139183e80 .functor MUXZ 32, L_0x139183a00, L_0x139183da0, L_0x139183b20, C4<>;
S_0x138fed440 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x148e24a00 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x148e24a40 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x1391775a0 .functor BUFZ 32, L_0x139177080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300092a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f426d0_0 .net *"_ivl_11", 0 0, L_0x1300092a0;  1 drivers
v0x138f3e590_0 .net *"_ivl_6", 0 0, L_0x1391771a0;  1 drivers
v0x138f3bb70_0 .net *"_ivl_7", 31 0, L_0x1391772e0;  1 drivers
v0x138f41240_0 .net *"_ivl_9", 30 0, L_0x139177240;  1 drivers
v0x138f3fb60_0 .net "a", 31 0, L_0x139158480;  alias, 1 drivers
v0x138f579b0_0 .net "b", 4 0, L_0x139176340;  alias, 1 drivers
v0x138f57860_0 .net "c", 31 0, L_0x1391775a0;  alias, 1 drivers
v0x138f4e390 .array "tmp", 0 4;
v0x138f4e390_0 .net v0x138f4e390 0, 31 0, L_0x139177440; 1 drivers
v0x138f4e390_1 .net v0x138f4e390 1, 31 0, L_0x1391766c0; 1 drivers
v0x138f4e390_2 .net v0x138f4e390 2, 31 0, L_0x139176b00; 1 drivers
v0x138f4e390_3 .net v0x138f4e390 3, 31 0, L_0x13916b880; 1 drivers
v0x138f4e390_4 .net v0x138f4e390 4, 31 0, L_0x139177080; 1 drivers
L_0x1391764a0 .part L_0x139176340, 1, 1;
L_0x139176820 .part L_0x139176340, 2, 1;
L_0x139176c20 .part L_0x139176340, 3, 1;
L_0x139176de0 .part L_0x139176340, 4, 1;
L_0x1391771a0 .part L_0x139176340, 0, 1;
L_0x139177240 .part L_0x139158480, 1, 31;
L_0x1391772e0 .concat [ 31 1 0 0], L_0x139177240, L_0x1300092a0;
L_0x139177440 .functor MUXZ 32, L_0x139158480, L_0x1391772e0, L_0x1391771a0, C4<>;
S_0x138ff28e0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x138fed440;
 .timescale -9 -12;
P_0x138ffec80 .param/l "i" 1 4 317, +C4<01>;
v0x138fe1f80_0 .net *"_ivl_1", 0 0, L_0x1391764a0;  1 drivers
v0x138fc3180_0 .net *"_ivl_3", 31 0, L_0x1391765e0;  1 drivers
v0x138fc2a30_0 .net *"_ivl_5", 29 0, L_0x139176540;  1 drivers
L_0x130009180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138f6c500_0 .net *"_ivl_7", 1 0, L_0x130009180;  1 drivers
L_0x139176540 .part L_0x139177440, 2, 30;
L_0x1391765e0 .concat [ 30 2 0 0], L_0x139176540, L_0x130009180;
L_0x1391766c0 .functor MUXZ 32, L_0x139177440, L_0x1391765e0, L_0x1391764a0, C4<>;
S_0x138ff68f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x138fed440;
 .timescale -9 -12;
P_0x138fb9220 .param/l "i" 1 4 317, +C4<010>;
v0x138fb9400_0 .net *"_ivl_1", 0 0, L_0x139176820;  1 drivers
v0x138fb8d70_0 .net *"_ivl_3", 31 0, L_0x1391769e0;  1 drivers
v0x138fad1e0_0 .net *"_ivl_5", 27 0, L_0x139176940;  1 drivers
L_0x1300091c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x138fac260_0 .net *"_ivl_7", 3 0, L_0x1300091c8;  1 drivers
L_0x139176940 .part L_0x1391766c0, 4, 28;
L_0x1391769e0 .concat [ 28 4 0 0], L_0x139176940, L_0x1300091c8;
L_0x139176b00 .functor MUXZ 32, L_0x1391766c0, L_0x1391769e0, L_0x139176820, C4<>;
S_0x138fe80b0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x138fed440;
 .timescale -9 -12;
P_0x138f576a0 .param/l "i" 1 4 317, +C4<011>;
v0x138fa9650_0 .net *"_ivl_1", 0 0, L_0x139176c20;  1 drivers
v0x138fae600_0 .net *"_ivl_3", 31 0, L_0x13916b760;  1 drivers
v0x138f44ea0_0 .net *"_ivl_5", 23 0, L_0x139176cc0;  1 drivers
L_0x130009210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x138f3a560_0 .net *"_ivl_7", 7 0, L_0x130009210;  1 drivers
L_0x139176cc0 .part L_0x139176b00, 8, 24;
L_0x13916b760 .concat [ 24 8 0 0], L_0x139176cc0, L_0x130009210;
L_0x13916b880 .functor MUXZ 32, L_0x139176b00, L_0x13916b760, L_0x139176c20, C4<>;
S_0x138fcb5b0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x138fed440;
 .timescale -9 -12;
P_0x138f23db0 .param/l "i" 1 4 317, +C4<0100>;
v0x138f350e0_0 .net *"_ivl_1", 0 0, L_0x139176de0;  1 drivers
v0x138f326c0_0 .net *"_ivl_3", 31 0, L_0x139176f60;  1 drivers
v0x138f37d90_0 .net *"_ivl_5", 15 0, L_0x139176e80;  1 drivers
L_0x130009258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138f366b0_0 .net *"_ivl_7", 15 0, L_0x130009258;  1 drivers
L_0x139176e80 .part L_0x13916b880, 16, 16;
L_0x139176f60 .concat [ 16 16 0 0], L_0x139176e80, L_0x130009258;
L_0x139177080 .functor MUXZ 32, L_0x13916b880, L_0x139176f60, L_0x139176de0, C4<>;
S_0x138fd0590 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x148e1dd60 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x148e1dda0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x139187600 .functor BUFZ 99, L_0x139186fb0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x130009cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f08290_0 .net *"_ivl_11", 0 0, L_0x130009cc0;  1 drivers
v0x138f0d960_0 .net *"_ivl_6", 0 0, L_0x1391870d0;  1 drivers
v0x138f0c280_0 .net *"_ivl_7", 98 0, L_0x139187340;  1 drivers
v0x138f240d0_0 .net *"_ivl_9", 97 0, L_0x1391872a0;  1 drivers
v0x138f23f80_0 .net "a", 98 0, L_0x1391876b0;  1 drivers
v0x138f1aab0_0 .net "b", 4 0, L_0x139185f70;  alias, 1 drivers
v0x138f15630_0 .net "c", 98 0, L_0x139187600;  alias, 1 drivers
v0x138f12c10 .array "tmp", 0 4;
v0x138f12c10_0 .net v0x138f12c10 0, 98 0, L_0x1391874a0; 1 drivers
v0x138f12c10_1 .net v0x138f12c10 1, 98 0, L_0x139186390; 1 drivers
v0x138f12c10_2 .net v0x138f12c10 2, 98 0, L_0x139186790; 1 drivers
v0x138f12c10_3 .net v0x138f12c10 3, 98 0, L_0x139186bb0; 1 drivers
v0x138f12c10_4 .net v0x138f12c10 4, 98 0, L_0x139186fb0; 1 drivers
L_0x1391860f0 .part L_0x139185f70, 1, 1;
L_0x1391864f0 .part L_0x139185f70, 2, 1;
L_0x1391868b0 .part L_0x139185f70, 3, 1;
L_0x139186cd0 .part L_0x139185f70, 4, 1;
L_0x1391870d0 .part L_0x139185f70, 0, 1;
L_0x1391872a0 .part L_0x1391876b0, 1, 98;
L_0x139187340 .concat [ 98 1 0 0], L_0x1391872a0, L_0x130009cc0;
L_0x1391874a0 .functor MUXZ 99, L_0x1391876b0, L_0x139187340, L_0x1391870d0, C4<>;
S_0x138fd5a30 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x138fd0590;
 .timescale -9 -12;
P_0x148e433f0 .param/l "i" 1 4 317, +C4<01>;
v0x138f48f10_0 .net *"_ivl_1", 0 0, L_0x1391860f0;  1 drivers
v0x138f464f0_0 .net *"_ivl_3", 98 0, L_0x1391862b0;  1 drivers
v0x138f4bbc0_0 .net *"_ivl_5", 96 0, L_0x139186210;  1 drivers
L_0x130009ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138f4a4e0_0 .net *"_ivl_7", 1 0, L_0x130009ba0;  1 drivers
L_0x139186210 .part L_0x1391874a0, 2, 97;
L_0x1391862b0 .concat [ 97 2 0 0], L_0x139186210, L_0x130009ba0;
L_0x139186390 .functor MUXZ 99, L_0x1391874a0, L_0x1391862b0, L_0x1391860f0, C4<>;
S_0x138fd9a40 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x138fd0590;
 .timescale -9 -12;
P_0x148e50b90 .param/l "i" 1 4 317, +C4<010>;
v0x138f56500_0 .net *"_ivl_1", 0 0, L_0x1391864f0;  1 drivers
v0x138f523c0_0 .net *"_ivl_3", 98 0, L_0x139186670;  1 drivers
v0x138f4f9a0_0 .net *"_ivl_5", 94 0, L_0x139186590;  1 drivers
L_0x130009be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x138f55070_0 .net *"_ivl_7", 3 0, L_0x130009be8;  1 drivers
L_0x139186590 .part L_0x139186390, 4, 95;
L_0x139186670 .concat [ 95 4 0 0], L_0x139186590, L_0x130009be8;
L_0x139186790 .functor MUXZ 99, L_0x139186390, L_0x139186670, L_0x1391864f0, C4<>;
S_0x138fe4d00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x138fd0590;
 .timescale -9 -12;
P_0x148e5d7f0 .param/l "i" 1 4 317, +C4<011>;
v0x138f53990_0 .net *"_ivl_1", 0 0, L_0x1391868b0;  1 drivers
v0x138f626b0_0 .net *"_ivl_3", 98 0, L_0x139186a50;  1 drivers
v0x138f5bfa0_0 .net *"_ivl_5", 90 0, L_0x139186950;  1 drivers
L_0x130009c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x138f115c0_0 .net *"_ivl_7", 7 0, L_0x130009c30;  1 drivers
L_0x139186950 .part L_0x139186790, 8, 91;
L_0x139186a50 .concat [ 91 8 0 0], L_0x139186950, L_0x130009c30;
L_0x139186bb0 .functor MUXZ 99, L_0x139186790, L_0x139186a50, L_0x1391868b0, C4<>;
S_0x138fe35e0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x138fd0590;
 .timescale -9 -12;
P_0x138ef0750 .param/l "i" 1 4 317, +C4<0100>;
v0x138f06c80_0 .net *"_ivl_1", 0 0, L_0x139186cd0;  1 drivers
v0x138f044f0_0 .net *"_ivl_3", 98 0, L_0x139186e50;  1 drivers
v0x138f0edf0_0 .net *"_ivl_5", 82 0, L_0x139186d70;  1 drivers
L_0x130009c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138f0acb0_0 .net *"_ivl_7", 15 0, L_0x130009c78;  1 drivers
L_0x139186d70 .part L_0x139186bb0, 16, 83;
L_0x139186e50 .concat [ 83 16 0 0], L_0x139186d70, L_0x130009c78;
L_0x139186fb0 .functor MUXZ 99, L_0x139186bb0, L_0x139186e50, L_0x139186cd0, C4<>;
S_0x138fc1970 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x138efd970;
 .timescale -9 -12;
L_0x130008010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f182e0_0 .net/2u *"_ivl_0", 0 0, L_0x130008010;  1 drivers
L_0x139158480 .concat [ 1 31 0 0], L_0x130008010, L_0x139174cf0;
S_0x138fbd6b0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x138efd970;
 .timescale -9 -12;
L_0x130008058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f16c00_0 .net/2u *"_ivl_0", 0 0, L_0x130008058;  1 drivers
L_0x1391585d0 .concat [ 1 31 0 0], L_0x130008058, L_0x139174f60;
S_0x138fb9bd0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x138efd970;
 .timescale -9 -12;
L_0x139158850 .functor NOT 1, L_0x139158750, C4<0>, C4<0>, C4<0>;
v0x138f22c20_0 .net *"_ivl_0", 0 0, L_0x139158750;  1 drivers
v0x138f1eae0_0 .net *"_ivl_1", 0 0, L_0x139158850;  1 drivers
v0x138f1c0c0_0 .net *"_ivl_3", 31 0, L_0x139158920;  1 drivers
v0x138f21790_0 .net *"_ivl_5", 0 0, L_0x139158b90;  1 drivers
v0x138f200b0_0 .net *"_ivl_6", 30 0, L_0x139158c30;  1 drivers
L_0x1300080a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f2edd0_0 .net/2u *"_ivl_7", 0 0, L_0x1300080a0;  1 drivers
LS_0x139158920_0_0 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_0_4 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_0_8 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_0_12 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_0_16 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_0_20 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_0_24 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_0_28 .concat [ 1 1 1 1], L_0x139158850, L_0x139158850, L_0x139158850, L_0x139158850;
LS_0x139158920_1_0 .concat [ 4 4 4 4], LS_0x139158920_0_0, LS_0x139158920_0_4, LS_0x139158920_0_8, LS_0x139158920_0_12;
LS_0x139158920_1_4 .concat [ 4 4 4 4], LS_0x139158920_0_16, LS_0x139158920_0_20, LS_0x139158920_0_24, LS_0x139158920_0_28;
L_0x139158920 .concat [ 16 16 0 0], LS_0x139158920_1_0, LS_0x139158920_1_4;
LS_0x139158cf0_0_0 .concat [ 1 31 2 1], L_0x1300080a0, L_0x139158c30, L_0x139184f10, L_0x139158b90;
LS_0x139158cf0_0_4 .concat [ 32 0 0 0], L_0x139158920;
L_0x139158cf0 .concat [ 35 32 0 0], LS_0x139158cf0_0_0, LS_0x139158cf0_0_4;
S_0x138f6d8e0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x138f2ee60 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x138f2eea0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x138fe12d0_0 .net "in", 31 0, L_0x139178240;  alias, 1 drivers
v0x138fe0990_0 .net "out", 4 0, L_0x139182ce0;  alias, 1 drivers
v0x138fe0a60_0 .net "vld", 0 0, L_0x1391829b0;  1 drivers
S_0x138fad450 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x138f6d8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f1eb70 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x138f1ebb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x138fcbff0_0 .net "in", 31 0, L_0x139178240;  alias, 1 drivers
v0x138fcc080_0 .net "out", 4 0, L_0x139182ce0;  alias, 1 drivers
v0x138fe7a20_0 .net "vld", 0 0, L_0x1391829b0;  alias, 1 drivers
L_0x13917d560 .part L_0x139178240, 0, 16;
L_0x139182910 .part L_0x139178240, 16, 16;
S_0x138f637e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138fad450;
 .timescale -9 -12;
L_0x1391829b0 .functor OR 1, L_0x13917d0d0, L_0x139182480, C4<0>, C4<0>;
L_0x1300097f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138ff4c80_0 .net/2u *"_ivl_4", 0 0, L_0x1300097f8;  1 drivers
v0x138ff4d10_0 .net *"_ivl_6", 4 0, L_0x139182a80;  1 drivers
v0x138ffa0e0_0 .net *"_ivl_8", 4 0, L_0x139182ba0;  1 drivers
v0x138ffa170_0 .net "out_h", 3 0, L_0x139182790;  1 drivers
v0x138ff76e0_0 .net "out_l", 3 0, L_0x13917d3e0;  1 drivers
v0x138ff7770_0 .net "out_vh", 0 0, L_0x139182480;  1 drivers
v0x138ff8c70_0 .net "out_vl", 0 0, L_0x13917d0d0;  1 drivers
L_0x139182a80 .concat [ 4 1 0 0], L_0x139182790, L_0x1300097f8;
L_0x139182ba0 .concat [ 4 1 0 0], L_0x13917d3e0, L_0x13917d0d0;
L_0x139182ce0 .functor MUXZ 5, L_0x139182ba0, L_0x139182a80, L_0x139182480, C4<>;
S_0x138f352d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f637e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f08320 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x138f08360 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x138f63470_0 .net "in", 15 0, L_0x139182910;  1 drivers
v0x138f63500_0 .net "out", 3 0, L_0x139182790;  alias, 1 drivers
v0x138f328b0_0 .net "vld", 0 0, L_0x139182480;  alias, 1 drivers
L_0x13917fc90 .part L_0x139182910, 0, 8;
L_0x1391823a0 .part L_0x139182910, 8, 8;
S_0x138f3a770 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f352d0;
 .timescale -9 -12;
L_0x139182480 .functor OR 1, L_0x13917f800, L_0x139181f10, C4<0>, C4<0>;
L_0x1300097b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fabc50_0 .net/2u *"_ivl_4", 0 0, L_0x1300097b0;  1 drivers
v0x138f77a70_0 .net *"_ivl_6", 3 0, L_0x139182530;  1 drivers
v0x138f77b00_0 .net *"_ivl_8", 3 0, L_0x139182650;  1 drivers
v0x138fb0860_0 .net "out_h", 2 0, L_0x139182220;  1 drivers
v0x138fb08f0_0 .net "out_l", 2 0, L_0x13917fb10;  1 drivers
v0x138f6bc90_0 .net "out_vh", 0 0, L_0x139181f10;  1 drivers
v0x138f6bd20_0 .net "out_vl", 0 0, L_0x13917f800;  1 drivers
L_0x139182530 .concat [ 3 1 0 0], L_0x139182220, L_0x1300097b0;
L_0x139182650 .concat [ 3 1 0 0], L_0x13917fb10, L_0x13917f800;
L_0x139182790 .functor MUXZ 4, L_0x139182650, L_0x139182530, L_0x139181f10, C4<>;
S_0x138f3e780 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f3a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f5c030 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x138f5c070 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x138ef6af0_0 .net "in", 7 0, L_0x1391823a0;  1 drivers
v0x138ef6b80_0 .net "out", 2 0, L_0x139182220;  alias, 1 drivers
v0x138efaf50_0 .net "vld", 0 0, L_0x139181f10;  alias, 1 drivers
L_0x139180d60 .part L_0x1391823a0, 0, 4;
L_0x139181e30 .part L_0x1391823a0, 4, 4;
S_0x138f45100 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f3e780;
 .timescale -9 -12;
L_0x139181f10 .functor OR 1, L_0x1391808d0, L_0x1391819a0, C4<0>, C4<0>;
L_0x130009768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139013d20_0 .net/2u *"_ivl_4", 0 0, L_0x130009768;  1 drivers
v0x1390366a0_0 .net *"_ivl_6", 2 0, L_0x139181fc0;  1 drivers
v0x1390316e0_0 .net *"_ivl_8", 2 0, L_0x1391820e0;  1 drivers
v0x138fb8c00_0 .net "out_h", 1 0, L_0x139181cb0;  1 drivers
v0x138fb8c90_0 .net "out_l", 1 0, L_0x139180be0;  1 drivers
v0x138ef2dc0_0 .net "out_vh", 0 0, L_0x1391819a0;  1 drivers
v0x138ef2e50_0 .net "out_vl", 0 0, L_0x1391808d0;  1 drivers
L_0x139181fc0 .concat [ 2 1 0 0], L_0x139181cb0, L_0x130009768;
L_0x1391820e0 .concat [ 2 1 0 0], L_0x139180be0, L_0x1391808d0;
L_0x139182220 .functor MUXZ 3, L_0x1391820e0, L_0x139181fc0, L_0x1391819a0, C4<>;
S_0x138f49100 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f45100;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f52450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f52490 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138fb7fa0_0 .net "in", 3 0, L_0x139181e30;  1 drivers
v0x138fb1840_0 .net "out", 1 0, L_0x139181cb0;  alias, 1 drivers
v0x138f74c50_0 .net "vld", 0 0, L_0x1391819a0;  alias, 1 drivers
L_0x1391812d0 .part L_0x139181e30, 0, 2;
L_0x139181880 .part L_0x139181e30, 2, 2;
S_0x138f4e5a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f49100;
 .timescale -9 -12;
L_0x1391819a0 .functor OR 1, L_0x139180e00, L_0x1391813f0, C4<0>, C4<0>;
L_0x130009720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f90ed0_0 .net/2u *"_ivl_4", 0 0, L_0x130009720;  1 drivers
v0x138f8e4b0_0 .net *"_ivl_6", 1 0, L_0x139181a50;  1 drivers
v0x138f93b80_0 .net *"_ivl_8", 1 0, L_0x139181b70;  1 drivers
v0x138f924a0_0 .net "out_h", 0 0, L_0x139181730;  1 drivers
v0x138f9e4c0_0 .net "out_l", 0 0, L_0x139181180;  1 drivers
v0x138f9a380_0 .net "out_vh", 0 0, L_0x1391813f0;  1 drivers
v0x138f97960_0 .net "out_vl", 0 0, L_0x139180e00;  1 drivers
L_0x139181a50 .concat [ 1 1 0 0], L_0x139181730, L_0x130009720;
L_0x139181b70 .concat [ 1 1 0 0], L_0x139181180, L_0x139180e00;
L_0x139181cb0 .functor MUXZ 2, L_0x139181b70, L_0x139181a50, L_0x1391813f0, C4<>;
S_0x138f525b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f4e5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f48fa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f48fe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f7a680_0 .net "in", 1 0, L_0x139181880;  1 drivers
v0x138f7fd50_0 .net "out", 0 0, L_0x139181730;  alias, 1 drivers
v0x138f7e670_0 .net "vld", 0 0, L_0x1391813f0;  alias, 1 drivers
L_0x1391814b0 .part L_0x139181880, 1, 1;
L_0x139181690 .part L_0x139181880, 0, 1;
S_0x138f5ed20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f525b0;
 .timescale -9 -12;
L_0x1391815c0 .functor NOT 1, L_0x1391814b0, C4<0>, C4<0>, C4<0>;
L_0x139181730 .functor AND 1, L_0x1391815c0, L_0x139181690, C4<1>, C4<1>;
v0x138f286c0_0 .net *"_ivl_2", 0 0, L_0x1391814b0;  1 drivers
v0x138f77690_0 .net *"_ivl_3", 0 0, L_0x1391815c0;  1 drivers
v0x138f8ce60_0 .net *"_ivl_5", 0 0, L_0x139181690;  1 drivers
L_0x1391813f0 .reduce/or L_0x139181880;
S_0x138f5d600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f525b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f5d600
v0x138f7d0a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138f7d0a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f7d0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x138f7d0a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x138f7d0a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f7d0a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x138f2ff00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f4e5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f7a710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f7a750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f9f970_0 .net "in", 1 0, L_0x1391812d0;  1 drivers
v0x138f9f820_0 .net "out", 0 0, L_0x139181180;  alias, 1 drivers
v0x138f96350_0 .net "vld", 0 0, L_0x139180e00;  alias, 1 drivers
L_0x139180f00 .part L_0x1391812d0, 1, 1;
L_0x1391810e0 .part L_0x1391812d0, 0, 1;
S_0x138f06e90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f2ff00;
 .timescale -9 -12;
L_0x139181010 .functor NOT 1, L_0x139180f00, C4<0>, C4<0>, C4<0>;
L_0x139181180 .functor AND 1, L_0x139181010, L_0x1391810e0, C4<1>, C4<1>;
v0x138f8a690_0 .net *"_ivl_2", 0 0, L_0x139180f00;  1 drivers
v0x138f86550_0 .net *"_ivl_3", 0 0, L_0x139181010;  1 drivers
v0x138f83b30_0 .net *"_ivl_5", 0 0, L_0x1391810e0;  1 drivers
L_0x139180e00 .reduce/or L_0x1391812d0;
S_0x138f0aea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f2ff00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f0aea0
v0x138f87b20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138f87b20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f87b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x138f87b20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x138f87b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f87b20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x138f11820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f49100;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f11820
v0x138f9b950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138f9b950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f9b950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x138f9b950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x138f9b950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f9b950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x138f15820 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f45100;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138fb8030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138fb8070 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139043f30_0 .net "in", 3 0, L_0x139180d60;  1 drivers
v0x13903eee0_0 .net "out", 1 0, L_0x139180be0;  alias, 1 drivers
v0x139018d20_0 .net "vld", 0 0, L_0x1391808d0;  alias, 1 drivers
L_0x139180200 .part L_0x139180d60, 0, 2;
L_0x1391807b0 .part L_0x139180d60, 2, 2;
S_0x138f1acc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f15820;
 .timescale -9 -12;
L_0x1391808d0 .functor OR 1, L_0x13917fd30, L_0x139180320, C4<0>, C4<0>;
L_0x1300096d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139021130_0 .net/2u *"_ivl_4", 0 0, L_0x1300096d8;  1 drivers
v0x13901e710_0 .net *"_ivl_6", 1 0, L_0x139180980;  1 drivers
v0x139023de0_0 .net *"_ivl_8", 1 0, L_0x139180aa0;  1 drivers
v0x139022700_0 .net "out_h", 0 0, L_0x139180660;  1 drivers
v0x13902e720_0 .net "out_l", 0 0, L_0x1391800b0;  1 drivers
v0x13902a5e0_0 .net "out_vh", 0 0, L_0x139180320;  1 drivers
v0x139027bc0_0 .net "out_vl", 0 0, L_0x13917fd30;  1 drivers
L_0x139180980 .concat [ 1 1 0 0], L_0x139180660, L_0x1300096d8;
L_0x139180aa0 .concat [ 1 1 0 0], L_0x1391800b0, L_0x13917fd30;
L_0x139180be0 .functor MUXZ 2, L_0x139180aa0, L_0x139180980, L_0x139180320, C4<>;
S_0x138f1ecd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f1acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f9a410 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f9a450 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139009330_0 .net "in", 1 0, L_0x1391807b0;  1 drivers
v0x1390454f0_0 .net "out", 0 0, L_0x139180660;  alias, 1 drivers
v0x1390450d0_0 .net "vld", 0 0, L_0x139180320;  alias, 1 drivers
L_0x1391803e0 .part L_0x1391807b0, 1, 1;
L_0x1391805c0 .part L_0x1391807b0, 0, 1;
S_0x138f2b440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f1ecd0;
 .timescale -9 -12;
L_0x1391804f0 .functor NOT 1, L_0x1391803e0, C4<0>, C4<0>, C4<0>;
L_0x139180660 .functor AND 1, L_0x1391804f0, L_0x1391805c0, C4<1>, C4<1>;
v0x138f6e540_0 .net *"_ivl_2", 0 0, L_0x1391803e0;  1 drivers
v0x138fa8fe0_0 .net *"_ivl_3", 0 0, L_0x1391804f0;  1 drivers
v0x138fa2910_0 .net *"_ivl_5", 0 0, L_0x1391805c0;  1 drivers
L_0x139180320 .reduce/or L_0x1391807b0;
S_0x138f29d20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f1ecd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f29d20
v0x139011d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139011d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139011d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x139011d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x139011d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139011d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x138f7d290 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f1acc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f865e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f86620 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139007eb0_0 .net "in", 1 0, L_0x139180200;  1 drivers
v0x13901b760_0 .net "out", 0 0, L_0x1391800b0;  alias, 1 drivers
v0x1390265b0_0 .net "vld", 0 0, L_0x13917fd30;  alias, 1 drivers
L_0x13917fe30 .part L_0x139180200, 1, 1;
L_0x139180010 .part L_0x139180200, 0, 1;
S_0x138f82730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f7d290;
 .timescale -9 -12;
L_0x13917ff40 .functor NOT 1, L_0x13917fe30, C4<0>, C4<0>, C4<0>;
L_0x1391800b0 .functor AND 1, L_0x13917ff40, L_0x139180010, C4<1>, C4<1>;
v0x139044cb0_0 .net *"_ivl_2", 0 0, L_0x13917fe30;  1 drivers
v0x13903a8a0_0 .net *"_ivl_3", 0 0, L_0x13917ff40;  1 drivers
v0x139039920_0 .net *"_ivl_5", 0 0, L_0x139180010;  1 drivers
L_0x13917fd30 .reduce/or L_0x139180200;
S_0x138f86740 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f7d290;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f86740
v0x13903bcc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13903bcc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13903bcc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x13903bcc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x13903bcc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13903bcc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x138f8d0c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f15820;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f8d0c0
v0x13902bbb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13902bbb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13902bbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x13902bbb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x13902bbb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13902bbb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x138f910c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f3e780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f910c0
v0x138ef6f30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138ef6f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138ef6f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x138ef6f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x138ef6f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138ef6f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x138f96560 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f3a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138fc2ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x138fc2b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x138fb0df0_0 .net "in", 7 0, L_0x13917fc90;  1 drivers
v0x138fb0e80_0 .net "out", 2 0, L_0x13917fb10;  alias, 1 drivers
v0x138fabbc0_0 .net "vld", 0 0, L_0x13917f800;  alias, 1 drivers
L_0x13917e650 .part L_0x13917fc90, 0, 4;
L_0x13917f720 .part L_0x13917fc90, 4, 4;
S_0x138f9a570 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f96560;
 .timescale -9 -12;
L_0x13917f800 .functor OR 1, L_0x13917e1c0, L_0x13917f290, C4<0>, C4<0>;
L_0x130009690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f65f60_0 .net/2u *"_ivl_4", 0 0, L_0x130009690;  1 drivers
v0x138f65ae0_0 .net *"_ivl_6", 2 0, L_0x13917f8b0;  1 drivers
v0x138f65b70_0 .net *"_ivl_8", 2 0, L_0x13917f9d0;  1 drivers
v0x138f65710_0 .net "out_h", 1 0, L_0x13917f5a0;  1 drivers
v0x138f657a0_0 .net "out_l", 1 0, L_0x13917e4d0;  1 drivers
v0x138f63eb0_0 .net "out_vh", 0 0, L_0x13917f290;  1 drivers
v0x138f63f40_0 .net "out_vl", 0 0, L_0x13917e1c0;  1 drivers
L_0x13917f8b0 .concat [ 2 1 0 0], L_0x13917f5a0, L_0x130009690;
L_0x13917f9d0 .concat [ 2 1 0 0], L_0x13917e4d0, L_0x13917e1c0;
L_0x13917fb10 .functor MUXZ 3, L_0x13917f9d0, L_0x13917f8b0, L_0x13917f290, C4<>;
S_0x138fb4610 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f9a570;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138fe2010 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138fe2050 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138fe7d40_0 .net "in", 3 0, L_0x13917f720;  1 drivers
v0x138fe7dd0_0 .net "out", 1 0, L_0x13917f5a0;  alias, 1 drivers
v0x138fcdb70_0 .net "vld", 0 0, L_0x13917f290;  alias, 1 drivers
L_0x13917ebc0 .part L_0x13917f720, 0, 2;
L_0x13917f170 .part L_0x13917f720, 2, 2;
S_0x138fb2ef0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138fb4610;
 .timescale -9 -12;
L_0x13917f290 .functor OR 1, L_0x13917e6f0, L_0x13917ece0, C4<0>, C4<0>;
L_0x130009648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138feeaa0_0 .net/2u *"_ivl_4", 0 0, L_0x130009648;  1 drivers
v0x138ffa6c0_0 .net *"_ivl_6", 1 0, L_0x13917f340;  1 drivers
v0x138ffa750_0 .net *"_ivl_8", 1 0, L_0x13917f460;  1 drivers
v0x138ff3ed0_0 .net "out_h", 0 0, L_0x13917f020;  1 drivers
v0x138ff3f60_0 .net "out_l", 0 0, L_0x13917ea70;  1 drivers
v0x138ff9230_0 .net "out_vh", 0 0, L_0x13917ece0;  1 drivers
v0x138ff92c0_0 .net "out_vl", 0 0, L_0x13917e6f0;  1 drivers
L_0x13917f340 .concat [ 1 1 0 0], L_0x13917f020, L_0x130009648;
L_0x13917f460 .concat [ 1 1 0 0], L_0x13917ea70, L_0x13917e6f0;
L_0x13917f5a0 .functor MUXZ 2, L_0x13917f460, L_0x13917f340, L_0x13917ece0, C4<>;
S_0x138f712c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138fb2ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138fd98e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138fd9920 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138fc5aa0_0 .net "in", 1 0, L_0x13917f170;  1 drivers
v0x138fc5b30_0 .net "out", 0 0, L_0x13917f020;  alias, 1 drivers
v0x138fc9b80_0 .net "vld", 0 0, L_0x13917ece0;  alias, 1 drivers
L_0x13917eda0 .part L_0x13917f170, 1, 1;
L_0x13917ef80 .part L_0x13917f170, 0, 1;
S_0x138f6fba0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f712c0;
 .timescale -9 -12;
L_0x13917eeb0 .functor NOT 1, L_0x13917eda0, C4<0>, C4<0>, C4<0>;
L_0x13917f020 .functor AND 1, L_0x13917eeb0, L_0x13917ef80, C4<1>, C4<1>;
v0x138efafe0_0 .net *"_ivl_2", 0 0, L_0x13917eda0;  1 drivers
v0x138efef40_0 .net *"_ivl_3", 0 0, L_0x13917eeb0;  1 drivers
v0x138efefd0_0 .net *"_ivl_5", 0 0, L_0x13917ef80;  1 drivers
L_0x13917ece0 .reduce/or L_0x13917f170;
S_0x138fa5650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f712c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fa5650
v0x138fc2370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138fc2370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fc2370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x138fc2370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x138fc2370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fc2370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x138fa3f30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138fb2ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138ff9440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138ff9480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138fefd80_0 .net "in", 1 0, L_0x13917ebc0;  1 drivers
v0x138fefe10_0 .net "out", 0 0, L_0x13917ea70;  alias, 1 drivers
v0x138feea10_0 .net "vld", 0 0, L_0x13917e6f0;  alias, 1 drivers
L_0x13917e7f0 .part L_0x13917ebc0, 1, 1;
L_0x13917e9d0 .part L_0x13917ebc0, 0, 1;
S_0x13904d780 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138fa3f30;
 .timescale -9 -12;
L_0x13917e900 .functor NOT 1, L_0x13917e7f0, C4<0>, C4<0>, C4<0>;
L_0x13917ea70 .functor AND 1, L_0x13917e900, L_0x13917e9d0, C4<1>, C4<1>;
v0x138fc9c10_0 .net *"_ivl_2", 0 0, L_0x13917e7f0;  1 drivers
v0x138fc97d0_0 .net *"_ivl_3", 0 0, L_0x13917e900;  1 drivers
v0x138fc9860_0 .net *"_ivl_5", 0 0, L_0x13917e9d0;  1 drivers
L_0x13917e6f0 .reduce/or L_0x13917ebc0;
S_0x139049580 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fa3f30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139049580
v0x138feaab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138feaab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138feaab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x138feaab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x138feaab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138feaab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x139045b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fb4610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139045b00
v0x138ff7f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x138ff7f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138ff7f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x138ff7f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x138ff7f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138ff7f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x1390130c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f9a570;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138fb16c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138fb1700 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138f662e0_0 .net "in", 3 0, L_0x13917e650;  1 drivers
v0x138f66370_0 .net "out", 1 0, L_0x13917e4d0;  alias, 1 drivers
v0x138f65ed0_0 .net "vld", 0 0, L_0x13917e1c0;  alias, 1 drivers
L_0x13917daf0 .part L_0x13917e650, 0, 2;
L_0x13917e0a0 .part L_0x13917e650, 2, 2;
S_0x13903ab10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1390130c0;
 .timescale -9 -12;
L_0x13917e1c0 .functor OR 1, L_0x13917d680, L_0x13917dc10, C4<0>, C4<0>;
L_0x130009600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f677c0_0 .net/2u *"_ivl_4", 0 0, L_0x130009600;  1 drivers
v0x138f67320_0 .net *"_ivl_6", 1 0, L_0x13917e270;  1 drivers
v0x138f673b0_0 .net *"_ivl_8", 1 0, L_0x13917e390;  1 drivers
v0x138f66f10_0 .net "out_h", 0 0, L_0x13917df50;  1 drivers
v0x138f66fa0_0 .net "out_l", 0 0, L_0x13917d9a0;  1 drivers
v0x138f66b00_0 .net "out_vh", 0 0, L_0x13917dc10;  1 drivers
v0x138f66b90_0 .net "out_vl", 0 0, L_0x13917d680;  1 drivers
L_0x13917e270 .concat [ 1 1 0 0], L_0x13917df50, L_0x130009600;
L_0x13917e390 .concat [ 1 1 0 0], L_0x13917d9a0, L_0x13917d680;
L_0x13917e4d0 .functor MUXZ 2, L_0x13917e390, L_0x13917e270, L_0x13917dc10, C4<>;
S_0x139009000 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13903ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139031770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1390317b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138fdd810_0 .net "in", 1 0, L_0x13917e0a0;  1 drivers
v0x138fdd8a0_0 .net "out", 0 0, L_0x13917df50;  alias, 1 drivers
v0x138fd7020_0 .net "vld", 0 0, L_0x13917dc10;  alias, 1 drivers
L_0x13917dcd0 .part L_0x13917e0a0, 1, 1;
L_0x13917deb0 .part L_0x13917e0a0, 0, 1;
S_0x139005c30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139009000;
 .timescale -9 -12;
L_0x13917dde0 .functor NOT 1, L_0x13917dcd0, C4<0>, C4<0>, C4<0>;
L_0x13917df50 .functor AND 1, L_0x13917dde0, L_0x13917deb0, C4<1>, C4<1>;
v0x138fcdc00_0 .net *"_ivl_2", 0 0, L_0x13917dcd0;  1 drivers
v0x138fd2ed0_0 .net *"_ivl_3", 0 0, L_0x13917dde0;  1 drivers
v0x138fd2f60_0 .net *"_ivl_5", 0 0, L_0x13917deb0;  1 drivers
L_0x13917dc10 .reduce/or L_0x13917e0a0;
S_0x139004500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139009000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139004500
v0x138fd1bf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x138fd1bf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fd1bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x138fd1bf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x138fd1bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fd1bf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x139021320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13903ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139022790 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1390227d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f67b40_0 .net "in", 1 0, L_0x13917daf0;  1 drivers
v0x138f67bd0_0 .net "out", 0 0, L_0x13917d9a0;  alias, 1 drivers
v0x138f67730_0 .net "vld", 0 0, L_0x13917d680;  alias, 1 drivers
L_0x13917d720 .part L_0x13917daf0, 1, 1;
L_0x13917d900 .part L_0x13917daf0, 0, 1;
S_0x1390267c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139021320;
 .timescale -9 -12;
L_0x13917d830 .functor NOT 1, L_0x13917d720, C4<0>, C4<0>, C4<0>;
L_0x13917d9a0 .functor AND 1, L_0x13917d830, L_0x13917d900, C4<1>, C4<1>;
v0x138fd70b0_0 .net *"_ivl_2", 0 0, L_0x13917d720;  1 drivers
v0x138fdc380_0 .net *"_ivl_3", 0 0, L_0x13917d830;  1 drivers
v0x138fdc410_0 .net *"_ivl_5", 0 0, L_0x13917d900;  1 drivers
L_0x13917d680 .reduce/or L_0x13917daf0;
S_0x13902a7d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139021320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13902a7d0
v0x138fdb0a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138fdb0a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fdb0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x138fdb0a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x138fdb0a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fdb0a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x139041cb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390130c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139041cb0
v0x138f66780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138f66780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f66780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x138f66780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x138f66780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f66780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x139040590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f96560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139040590
v0x138f63b80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138f63b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f63b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x138f63b80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x138f63b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f63b80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x139016aa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f352d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139016aa0
v0x138f30600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x138f30600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f30600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x138f30600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x138f30600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f30600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x139015380 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f637e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13904e7d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13904e810 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x138ff6180_0 .net "in", 15 0, L_0x13917d560;  1 drivers
v0x138ff36f0_0 .net "out", 3 0, L_0x13917d3e0;  alias, 1 drivers
v0x138ff3780_0 .net "vld", 0 0, L_0x13917d0d0;  alias, 1 drivers
L_0x13917a8e0 .part L_0x13917d560, 0, 8;
L_0x13917cff0 .part L_0x13917d560, 8, 8;
S_0x139034420 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139015380;
 .timescale -9 -12;
L_0x13917d0d0 .functor OR 1, L_0x13917a450, L_0x13917cb60, C4<0>, C4<0>;
L_0x1300095b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138feb860_0 .net/2u *"_ivl_4", 0 0, L_0x1300095b8;  1 drivers
v0x138ff0c30_0 .net *"_ivl_6", 3 0, L_0x13917d180;  1 drivers
v0x138ff0cc0_0 .net *"_ivl_8", 3 0, L_0x13917d2a0;  1 drivers
v0x138fee230_0 .net "out_h", 2 0, L_0x13917ce70;  1 drivers
v0x138fee2c0_0 .net "out_l", 2 0, L_0x13917a760;  1 drivers
v0x138fef7c0_0 .net "out_vh", 0 0, L_0x13917cb60;  1 drivers
v0x138fef850_0 .net "out_vl", 0 0, L_0x13917a450;  1 drivers
L_0x13917d180 .concat [ 3 1 0 0], L_0x13917ce70, L_0x1300095b8;
L_0x13917d2a0 .concat [ 3 1 0 0], L_0x13917a760, L_0x13917a450;
L_0x13917d3e0 .functor MUXZ 4, L_0x13917d2a0, L_0x13917d180, L_0x13917cb60, C4<>;
S_0x139032d00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139034420;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f32940 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x138f32980 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13900b370_0 .net "in", 7 0, L_0x13917cff0;  1 drivers
v0x13900af10_0 .net "out", 2 0, L_0x13917ce70;  alias, 1 drivers
v0x13900afa0_0 .net "vld", 0 0, L_0x13917cb60;  alias, 1 drivers
L_0x13917b9b0 .part L_0x13917cff0, 0, 4;
L_0x13917ca80 .part L_0x13917cff0, 4, 4;
S_0x138ef9950 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139032d00;
 .timescale -9 -12;
L_0x13917cb60 .functor OR 1, L_0x13917b520, L_0x13917c5f0, C4<0>, C4<0>;
L_0x130009570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13900c710_0 .net/2u *"_ivl_4", 0 0, L_0x130009570;  1 drivers
v0x13900c7a0_0 .net *"_ivl_6", 2 0, L_0x13917cc10;  1 drivers
v0x13900c300_0 .net *"_ivl_8", 2 0, L_0x13917cd30;  1 drivers
v0x13900c3a0_0 .net "out_h", 1 0, L_0x13917c900;  1 drivers
v0x13900bf10_0 .net "out_l", 1 0, L_0x13917b830;  1 drivers
v0x13900bae0_0 .net "out_vh", 0 0, L_0x13917c5f0;  1 drivers
v0x13900bb70_0 .net "out_vl", 0 0, L_0x13917b520;  1 drivers
L_0x13917cc10 .concat [ 2 1 0 0], L_0x13917c900, L_0x130009570;
L_0x13917cd30 .concat [ 2 1 0 0], L_0x13917b830, L_0x13917b520;
L_0x13917ce70 .functor MUXZ 3, L_0x13917cd30, L_0x13917cc10, L_0x13917c5f0, C4<>;
S_0x138fe9420 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138ef9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f368a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f368e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138f1c2b0_0 .net "in", 3 0, L_0x13917ca80;  1 drivers
v0x138f1c340_0 .net "out", 1 0, L_0x13917c900;  alias, 1 drivers
v0x138f21610_0 .net "vld", 0 0, L_0x13917c5f0;  alias, 1 drivers
L_0x13917bf20 .part L_0x13917ca80, 0, 2;
L_0x13917c4d0 .part L_0x13917ca80, 2, 2;
S_0x138fcc570 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138fe9420;
 .timescale -9 -12;
L_0x13917c5f0 .functor OR 1, L_0x13917ba50, L_0x13917c040, C4<0>, C4<0>;
L_0x130009528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f0d850_0 .net/2u *"_ivl_4", 0 0, L_0x130009528;  1 drivers
v0x138f0c470_0 .net *"_ivl_6", 1 0, L_0x13917c6a0;  1 drivers
v0x138f0c500_0 .net *"_ivl_8", 1 0, L_0x13917c7c0;  1 drivers
v0x138f12e00_0 .net "out_h", 0 0, L_0x13917c380;  1 drivers
v0x138f18160_0 .net "out_l", 0 0, L_0x13917bdd0;  1 drivers
v0x138f181f0_0 .net "out_vh", 0 0, L_0x13917c040;  1 drivers
v0x138f16df0_0 .net "out_vl", 0 0, L_0x13917ba50;  1 drivers
L_0x13917c6a0 .concat [ 1 1 0 0], L_0x13917c380, L_0x130009528;
L_0x13917c7c0 .concat [ 1 1 0 0], L_0x13917bdd0, L_0x13917ba50;
L_0x13917c900 .functor MUXZ 2, L_0x13917c7c0, L_0x13917c6a0, L_0x13917c040, C4<>;
S_0x138fe5780 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138fcc570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f3bd60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f3bda0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f56380_0 .net "in", 1 0, L_0x13917c4d0;  1 drivers
v0x138f56410_0 .net "out", 0 0, L_0x13917c380;  alias, 1 drivers
v0x138f4fb90_0 .net "vld", 0 0, L_0x13917c040;  alias, 1 drivers
L_0x13917c100 .part L_0x13917c4d0, 1, 1;
L_0x13917c2e0 .part L_0x13917c4d0, 0, 1;
S_0x138f312b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138fe5780;
 .timescale -9 -12;
L_0x13917c210 .functor NOT 1, L_0x13917c100, C4<0>, C4<0>, C4<0>;
L_0x13917c380 .functor AND 1, L_0x13917c210, L_0x13917c2e0, C4<1>, C4<1>;
v0x138f46730_0 .net *"_ivl_2", 0 0, L_0x13917c100;  1 drivers
v0x138f4ba40_0 .net *"_ivl_3", 0 0, L_0x13917c210;  1 drivers
v0x138f4bad0_0 .net *"_ivl_5", 0 0, L_0x13917c2e0;  1 drivers
L_0x13917c040 .reduce/or L_0x13917c4d0;
S_0x138f5f7a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fe5780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f5f7a0
v0x138f4a760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138f4a760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f4a760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x138f4a760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x138f4a760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f4a760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x138f2bec0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138fcc570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f54ef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f54f30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f0ed00_0 .net "in", 1 0, L_0x13917bf20;  1 drivers
v0x138f08480_0 .net "out", 0 0, L_0x13917bdd0;  alias, 1 drivers
v0x138f08530_0 .net "vld", 0 0, L_0x13917ba50;  alias, 1 drivers
L_0x13917bb50 .part L_0x13917bf20, 1, 1;
L_0x13917bd30 .part L_0x13917bf20, 0, 1;
S_0x138f79270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f2bec0;
 .timescale -9 -12;
L_0x13917bc60 .functor NOT 1, L_0x13917bb50, C4<0>, C4<0>, C4<0>;
L_0x13917bdd0 .functor AND 1, L_0x13917bc60, L_0x13917bd30, C4<1>, C4<1>;
v0x138f2fb90_0 .net *"_ivl_2", 0 0, L_0x13917bb50;  1 drivers
v0x138f2fc20_0 .net *"_ivl_3", 0 0, L_0x13917bc60;  1 drivers
v0x138f04330_0 .net *"_ivl_5", 0 0, L_0x13917bd30;  1 drivers
L_0x13917ba50 .reduce/or L_0x13917bf20;
S_0x138fb5090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f2bec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fb5090
v0x138f0ec70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138f0ec70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f0ec70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x138f0ec70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x138f0ec70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f0ec70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x138f71d40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fe9420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f71d40
v0x138f22b30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138f22b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f22b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x138f22b30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x138f22b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f22b30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x138fa60d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138ef9950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f202a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f202e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13900cf30_0 .net "in", 3 0, L_0x13917b9b0;  1 drivers
v0x13900cfd0_0 .net "out", 1 0, L_0x13917b830;  alias, 1 drivers
v0x13900cb30_0 .net "vld", 0 0, L_0x13917b520;  alias, 1 drivers
L_0x13917ae50 .part L_0x13917b9b0, 0, 2;
L_0x13917b400 .part L_0x13917b9b0, 2, 2;
S_0x1390066b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138fa60d0;
 .timescale -9 -12;
L_0x13917b520 .functor OR 1, L_0x13917a980, L_0x13917af70, C4<0>, C4<0>;
L_0x1300094e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f9e340_0 .net/2u *"_ivl_4", 0 0, L_0x1300094e0;  1 drivers
v0x138f9e3d0_0 .net *"_ivl_6", 1 0, L_0x13917b5d0;  1 drivers
v0x138f97b50_0 .net *"_ivl_8", 1 0, L_0x13917b6f0;  1 drivers
v0x138f97be0_0 .net "out_h", 0 0, L_0x13917b2b0;  1 drivers
v0x138f9ceb0_0 .net "out_l", 0 0, L_0x13917ad00;  1 drivers
v0x138f9bb40_0 .net "out_vh", 0 0, L_0x13917af70;  1 drivers
v0x138f9bbd0_0 .net "out_vl", 0 0, L_0x13917a980;  1 drivers
L_0x13917b5d0 .concat [ 1 1 0 0], L_0x13917b2b0, L_0x1300094e0;
L_0x13917b6f0 .concat [ 1 1 0 0], L_0x13917ad00, L_0x13917a980;
L_0x13917b830 .functor MUXZ 2, L_0x13917b6f0, L_0x13917b5d0, L_0x13917af70, C4<>;
S_0x13901d300 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1390066b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f20320 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f20360 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f7fc60_0 .net "in", 1 0, L_0x13917b400;  1 drivers
v0x138f7e860_0 .net "out", 0 0, L_0x13917b2b0;  alias, 1 drivers
v0x138f7e8f0_0 .net "vld", 0 0, L_0x13917af70;  alias, 1 drivers
L_0x13917b030 .part L_0x13917b400, 1, 1;
L_0x13917b210 .part L_0x13917b400, 0, 1;
S_0x139042730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13901d300;
 .timescale -9 -12;
L_0x13917b140 .functor NOT 1, L_0x13917b030, C4<0>, C4<0>, C4<0>;
L_0x13917b2b0 .functor AND 1, L_0x13917b140, L_0x13917b210, C4<1>, C4<1>;
v0x138fab670_0 .net *"_ivl_2", 0 0, L_0x13917b030;  1 drivers
v0x138fab700_0 .net *"_ivl_3", 0 0, L_0x13917b140;  1 drivers
v0x138f7a870_0 .net *"_ivl_5", 0 0, L_0x13917b210;  1 drivers
L_0x13917af70 .reduce/or L_0x13917b400;
S_0x139017520 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13901d300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139017520
v0x138f7fbd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x138f7fbd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f7fbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x138f7fbd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x138f7fbd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f7fbd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x139034ea0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1390066b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f8a580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f8a5c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f93a00_0 .net "in", 1 0, L_0x13917ae50;  1 drivers
v0x138f93a90_0 .net "out", 0 0, L_0x13917ad00;  alias, 1 drivers
v0x138f92690_0 .net "vld", 0 0, L_0x13917a980;  alias, 1 drivers
L_0x13917aa80 .part L_0x13917ae50, 1, 1;
L_0x13917ac60 .part L_0x13917ae50, 0, 1;
S_0x138ef2600 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139034ea0;
 .timescale -9 -12;
L_0x13917ab90 .functor NOT 1, L_0x13917aa80, C4<0>, C4<0>, C4<0>;
L_0x13917ad00 .functor AND 1, L_0x13917ab90, L_0x13917ac60, C4<1>, C4<1>;
v0x138f89120_0 .net *"_ivl_2", 0 0, L_0x13917aa80;  1 drivers
v0x138f87d10_0 .net *"_ivl_3", 0 0, L_0x13917ab90;  1 drivers
v0x138f87da0_0 .net *"_ivl_5", 0 0, L_0x13917ac60;  1 drivers
L_0x13917a980 .reduce/or L_0x13917ae50;
S_0x138fc52e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139034ea0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fc52e0
v0x138f8e730_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138f8e730_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f8e730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x138f8e730_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x138f8e730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f8e730_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x138fff850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fa60d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fff850
v0x13900d3d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13900d3d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13900d3d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x13900d3d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x13900d3d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13900d3d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x138fe4080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139032d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fe4080
v0x13900b2e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13900b2e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13900b2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x13900b2e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x13900b2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13900b2e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x138fe29a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139034420;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139009710 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139009750 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x138fea240_0 .net "in", 7 0, L_0x13917a8e0;  1 drivers
v0x138fea2d0_0 .net "out", 2 0, L_0x13917a760;  alias, 1 drivers
v0x138feb7d0_0 .net "vld", 0 0, L_0x13917a450;  alias, 1 drivers
L_0x1391792a0 .part L_0x13917a8e0, 0, 4;
L_0x13917a370 .part L_0x13917a8e0, 4, 4;
S_0x138f30280 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138fe29a0;
 .timescale -9 -12;
L_0x13917a450 .functor OR 1, L_0x139178e20, L_0x139179ee0, C4<0>, C4<0>;
L_0x130009498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138ffe0f0_0 .net/2u *"_ivl_4", 0 0, L_0x130009498;  1 drivers
v0x138ffe180_0 .net *"_ivl_6", 2 0, L_0x13917a500;  1 drivers
v0x138ffd840_0 .net *"_ivl_8", 2 0, L_0x13917a620;  1 drivers
v0x138ffd8d0_0 .net "out_h", 1 0, L_0x13917a1f0;  1 drivers
v0x138ffca00_0 .net "out_l", 1 0, L_0x139179120;  1 drivers
v0x138ffcad0_0 .net "out_vh", 0 0, L_0x139179ee0;  1 drivers
v0x138ff20c0_0 .net "out_vl", 0 0, L_0x139178e20;  1 drivers
L_0x13917a500 .concat [ 2 1 0 0], L_0x13917a1f0, L_0x130009498;
L_0x13917a620 .concat [ 2 1 0 0], L_0x139179120, L_0x139178e20;
L_0x13917a760 .functor MUXZ 3, L_0x13917a620, L_0x13917a500, L_0x139179ee0, C4<>;
S_0x138f60ea0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f30280;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13903e490 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13903e4d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138fc8940_0 .net "in", 3 0, L_0x13917a370;  1 drivers
v0x138fc89d0_0 .net "out", 1 0, L_0x13917a1f0;  alias, 1 drivers
v0x138fc7e30_0 .net "vld", 0 0, L_0x139179ee0;  alias, 1 drivers
L_0x139179810 .part L_0x13917a370, 0, 2;
L_0x139179dc0 .part L_0x13917a370, 2, 2;
S_0x138f603a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f60ea0;
 .timescale -9 -12;
L_0x139179ee0 .functor OR 1, L_0x139179340, L_0x139179930, C4<0>, C4<0>;
L_0x130009450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13902bda0_0 .net/2u *"_ivl_4", 0 0, L_0x130009450;  1 drivers
v0x13902be30_0 .net *"_ivl_6", 1 0, L_0x139179f90;  1 drivers
v0x138ef6750_0 .net *"_ivl_8", 1 0, L_0x13917a0b0;  1 drivers
v0x138ef67e0_0 .net "out_h", 0 0, L_0x139179c70;  1 drivers
v0x138ef5c60_0 .net "out_l", 0 0, L_0x1391796c0;  1 drivers
v0x138ef5150_0 .net "out_vh", 0 0, L_0x139179930;  1 drivers
v0x138ef51e0_0 .net "out_vl", 0 0, L_0x139179340;  1 drivers
L_0x139179f90 .concat [ 1 1 0 0], L_0x139179c70, L_0x130009450;
L_0x13917a0b0 .concat [ 1 1 0 0], L_0x1391796c0, L_0x139179340;
L_0x13917a1f0 .functor MUXZ 2, L_0x13917a0b0, L_0x139179f90, L_0x139179930, C4<>;
S_0x138f5e0a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f603a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13901bb40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13901bb80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13901b270_0 .net "in", 1 0, L_0x139179dc0;  1 drivers
v0x139019f20_0 .net "out", 0 0, L_0x139179c70;  alias, 1 drivers
v0x139019fb0_0 .net "vld", 0 0, L_0x139179930;  alias, 1 drivers
L_0x1391799f0 .part L_0x139179dc0, 1, 1;
L_0x139179bd0 .part L_0x139179dc0, 0, 1;
S_0x138f5c9c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f5e0a0;
 .timescale -9 -12;
L_0x139179b00 .functor NOT 1, L_0x1391799f0, C4<0>, C4<0>, C4<0>;
L_0x139179c70 .functor AND 1, L_0x139179b00, L_0x139179bd0, C4<1>, C4<1>;
v0x139008c90_0 .net *"_ivl_2", 0 0, L_0x1391799f0;  1 drivers
v0x139008d20_0 .net *"_ivl_3", 0 0, L_0x139179b00;  1 drivers
v0x139048b50_0 .net *"_ivl_5", 0 0, L_0x139179bd0;  1 drivers
L_0x139179930 .reduce/or L_0x139179dc0;
S_0x138f2d5c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f5e0a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f2d5c0
v0x13901b1e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13901b1e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13901b1e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x13901b1e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x13901b1e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13901b1e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x138f2cac0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f603a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139038d90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139038dd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139027db0_0 .net "in", 1 0, L_0x139179810;  1 drivers
v0x139027e40_0 .net "out", 0 0, L_0x1391796c0;  alias, 1 drivers
v0x13902d110_0 .net "vld", 0 0, L_0x139179340;  alias, 1 drivers
L_0x139179440 .part L_0x139179810, 1, 1;
L_0x139179620 .part L_0x139179810, 0, 1;
S_0x138f2a7c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f2cac0;
 .timescale -9 -12;
L_0x139179550 .functor NOT 1, L_0x139179440, C4<0>, C4<0>, C4<0>;
L_0x1391796c0 .functor AND 1, L_0x139179550, L_0x139179620, C4<1>, C4<1>;
v0x139023cb0_0 .net *"_ivl_2", 0 0, L_0x139179440;  1 drivers
v0x1390228f0_0 .net *"_ivl_3", 0 0, L_0x139179550;  1 drivers
v0x139022980_0 .net *"_ivl_5", 0 0, L_0x139179620;  1 drivers
L_0x139179340 .reduce/or L_0x139179810;
S_0x138f290e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f2cac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f290e0
v0x13902e630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13902e630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13902e630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x13902e630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x13902e630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13902e630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x138fb6790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f60ea0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fb6790
v0x138fc94c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x138fc94c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fc94c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x138fc94c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x138fc94c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fc94c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x138fb5c90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f30280;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f6c1d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f6c210 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138fc73c0_0 .net "in", 3 0, L_0x1391792a0;  1 drivers
v0x138fe8ea0_0 .net "out", 1 0, L_0x139179120;  alias, 1 drivers
v0x138fe8f30_0 .net "vld", 0 0, L_0x139178e20;  alias, 1 drivers
L_0x1391787e0 .part L_0x1391792a0, 0, 2;
L_0x139178d00 .part L_0x1391792a0, 2, 2;
S_0x138fb3990 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138fb5c90;
 .timescale -9 -12;
L_0x139178e20 .functor OR 1, L_0x1391780f0, L_0x139178900, C4<0>, C4<0>;
L_0x130009408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138efe7f0_0 .net/2u *"_ivl_4", 0 0, L_0x130009408;  1 drivers
v0x138effcf0_0 .net *"_ivl_6", 1 0, L_0x139178ed0;  1 drivers
v0x138effd80_0 .net *"_ivl_8", 1 0, L_0x139178fe0;  1 drivers
v0x138ef2180_0 .net "out_h", 0 0, L_0x139178bd0;  1 drivers
v0x138ef2210_0 .net "out_l", 0 0, L_0x1391786b0;  1 drivers
v0x138fcb140_0 .net "out_vh", 0 0, L_0x139178900;  1 drivers
v0x138fcb1f0_0 .net "out_vl", 0 0, L_0x1391780f0;  1 drivers
L_0x139178ed0 .concat [ 1 1 0 0], L_0x139178bd0, L_0x130009408;
L_0x139178fe0 .concat [ 1 1 0 0], L_0x1391786b0, L_0x1391780f0;
L_0x139179120 .functor MUXZ 2, L_0x139178fe0, L_0x139178ed0, L_0x139178900, C4<>;
S_0x138fb22b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138fb3990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f6c250 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f6c290 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138ef84e0_0 .net "in", 1 0, L_0x139178d00;  1 drivers
v0x138ef8570_0 .net "out", 0 0, L_0x139178bd0;  alias, 1 drivers
v0x138ef79d0_0 .net "vld", 0 0, L_0x139178900;  alias, 1 drivers
L_0x1391789a0 .part L_0x139178d00, 1, 1;
L_0x139178b30 .part L_0x139178d00, 0, 1;
S_0x138f73440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138fb22b0;
 .timescale -9 -12;
L_0x139178a80 .functor NOT 1, L_0x1391789a0, C4<0>, C4<0>, C4<0>;
L_0x139178bd0 .functor AND 1, L_0x139178a80, L_0x139178b30, C4<1>, C4<1>;
v0x139011a20_0 .net *"_ivl_2", 0 0, L_0x1391789a0;  1 drivers
v0x1390479a0_0 .net *"_ivl_3", 0 0, L_0x139178a80;  1 drivers
v0x139047a30_0 .net *"_ivl_5", 0 0, L_0x139178b30;  1 drivers
L_0x139178900 .reduce/or L_0x139178d00;
S_0x138f72940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fb22b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f72940
v0x13903b5a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13903b5a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13903b5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x13903b5a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x13903b5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13903b5a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x138f70640 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138fb3990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138ef7ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138ef7af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138efbd00_0 .net "in", 1 0, L_0x1391787e0;  1 drivers
v0x138efbd90_0 .net "out", 0 0, L_0x1391786b0;  alias, 1 drivers
v0x138efe760_0 .net "vld", 0 0, L_0x1391780f0;  alias, 1 drivers
L_0x1391784c0 .part L_0x1391787e0, 1, 1;
L_0x139178610 .part L_0x1391787e0, 0, 1;
S_0x138f6ef60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f70640;
 .timescale -9 -12;
L_0x139178560 .functor NOT 1, L_0x1391784c0, C4<0>, C4<0>, C4<0>;
L_0x1391786b0 .functor AND 1, L_0x139178560, L_0x139178610, C4<1>, C4<1>;
v0x138ef9430_0 .net *"_ivl_2", 0 0, L_0x1391784c0;  1 drivers
v0x138efd170_0 .net *"_ivl_3", 0 0, L_0x139178560;  1 drivers
v0x138efd200_0 .net *"_ivl_5", 0 0, L_0x139178610;  1 drivers
L_0x1391780f0 .reduce/or L_0x1391787e0;
S_0x138fa77d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f70640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fa77d0
v0x138efa800_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138efa800_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138efa800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x138efa800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x138efa800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138efa800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x138fa6cd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fb5c90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fa6cd0
v0x138fc7330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138fc7330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fc7330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x138fc7330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x138fc7330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fc7330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x138fa49d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fe29a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fa49d0
v0x138feccd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138feccd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138feccd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x138feccd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x138feccd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138feccd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x138fa32f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139015380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138fa32f0
v0x138ff60f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x138ff60f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138ff60f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x138ff60f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x138ff60f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138ff60f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x13904df90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fad450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13904df90
v0x138fffab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x138fffab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fffab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x138fffab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x138fffab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fffab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x13904e590 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x138f6d8e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13904e590
v0x138fe1240_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x138fe1240_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fe1240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x138fe1240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x138fe1240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fe1240_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x139004fb0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x138efd970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139004fb0
v0x138fd5210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x138fd5210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fd5210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x138fd5210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x138fd5210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fd5210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x139041030 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x138f15700 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1300099f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fd3da0_0 .net/2u *"_ivl_0", 0 0, L_0x1300099f0;  1 drivers
L_0x130009a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fd1380_0 .net/2u *"_ivl_4", 0 0, L_0x130009a38;  1 drivers
v0x138fd1410_0 .net "a", 7 0, L_0x139184db0;  1 drivers
v0x138fd2910_0 .net "ain", 8 0, L_0x1391849f0;  1 drivers
v0x138fd29a0_0 .net "b", 7 0, L_0x139184870;  1 drivers
v0x138fde6c0_0 .net "bin", 8 0, L_0x139184b10;  1 drivers
v0x138fde750_0 .net "c", 8 0, L_0x139184c30;  alias, 1 drivers
L_0x1391849f0 .concat [ 8 1 0 0], L_0x139184db0, L_0x1300099f0;
L_0x139184b10 .concat [ 8 1 0 0], L_0x139184870, L_0x130009a38;
S_0x13903f950 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x139041030;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x138fcd390 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x138fcfd90_0 .net "a", 8 0, L_0x1391849f0;  alias, 1 drivers
v0x138fce920_0 .net "b", 8 0, L_0x139184b10;  alias, 1 drivers
v0x138fce9b0_0 .net "c", 8 0, L_0x139184c30;  alias, 1 drivers
L_0x139184c30 .arith/sub 9, L_0x1391849f0, L_0x139184b10;
S_0x139015e20 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x138fd9290 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x130008ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fd6890_0 .net/2u *"_ivl_0", 0 0, L_0x130008ef8;  1 drivers
v0x138fd7dd0_0 .net *"_ivl_11", 5 0, L_0x1391752c0;  1 drivers
v0x138fd7e60_0 .net *"_ivl_2", 5 0, L_0x139175100;  1 drivers
L_0x130008f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fdd230_0 .net/2u *"_ivl_4", 0 0, L_0x130008f40;  1 drivers
v0x138fdd2c0_0 .net *"_ivl_6", 5 0, L_0x1391751a0;  1 drivers
L_0x130008f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x138fda830_0 .net *"_ivl_8", 5 0, L_0x130008f88;  1 drivers
v0x138fda8c0_0 .net "rc", 0 0, L_0x1391747a0;  alias, 1 drivers
v0x138fdbdc0_0 .net "regime", 4 0, L_0x139174990;  alias, 1 drivers
v0x138fdbe50_0 .net "regime_N", 5 0, L_0x1391753c0;  alias, 1 drivers
L_0x139175100 .concat [ 5 1 0 0], L_0x139174990, L_0x130008ef8;
L_0x1391751a0 .concat [ 5 1 0 0], L_0x139174990, L_0x130008f40;
L_0x1391752c0 .arith/sub 6, L_0x130008f88, L_0x1391751a0;
L_0x1391753c0 .functor MUXZ 6, L_0x1391752c0, L_0x139175100, L_0x1391747a0, C4<>;
S_0x139014740 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x138fdd350 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x130008fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fe6b40_0 .net/2u *"_ivl_0", 0 0, L_0x130008fd0;  1 drivers
v0x138fe6bf0_0 .net *"_ivl_11", 5 0, L_0x139175720;  1 drivers
v0x138fe5940_0 .net *"_ivl_2", 5 0, L_0x139175520;  1 drivers
L_0x130009018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138fe59d0_0 .net/2u *"_ivl_4", 0 0, L_0x130009018;  1 drivers
v0x138fe4250_0 .net *"_ivl_6", 5 0, L_0x139175600;  1 drivers
L_0x130009060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x138fe42e0_0 .net *"_ivl_8", 5 0, L_0x130009060;  1 drivers
v0x138fe2b70_0 .net "rc", 0 0, L_0x1391744f0;  alias, 1 drivers
v0x138fe2c00_0 .net "regime", 4 0, L_0x139174840;  alias, 1 drivers
v0x138fc4e60_0 .net "regime_N", 5 0, L_0x139175860;  alias, 1 drivers
L_0x139175520 .concat [ 5 1 0 0], L_0x139174840, L_0x130008fd0;
L_0x139175600 .concat [ 5 1 0 0], L_0x139174840, L_0x130009018;
L_0x139175720 .arith/sub 6, L_0x130009060, L_0x139175600;
L_0x139175860 .functor MUXZ 6, L_0x139175720, L_0x139175520, L_0x1391744f0, C4<>;
S_0x1390337a0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x138fe6e80 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x138f65330_0 .net *"_ivl_0", 8 0, L_0x139184910;  1 drivers
L_0x130009ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x138fc1530_0 .net *"_ivl_3", 7 0, L_0x130009ac8;  1 drivers
v0x138fc15e0_0 .net "a", 8 0, L_0x139184c30;  alias, 1 drivers
v0x138fbf4b0_0 .net "c", 8 0, L_0x1391850e0;  alias, 1 drivers
v0x138fbe900_0 .net "mant_ovf", 0 0, L_0x139185260;  1 drivers
L_0x139184910 .concat [ 1 8 0 0], L_0x139185260, L_0x130009ac8;
L_0x1391850e0 .arith/sum 9, L_0x139184c30, L_0x139184910;
S_0x1390320c0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x138fbe9e0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x138f39f50_0 .net "a", 31 0, L_0x1391585d0;  alias, 1 drivers
v0x138f39fe0_0 .net "b", 31 0, L_0x1391775a0;  alias, 1 drivers
v0x138f34ad0_0 .net "c", 32 0, L_0x139177c90;  alias, 1 drivers
v0x138f34b60_0 .net "c_add", 32 0, L_0x139177890;  1 drivers
v0x138f320d0_0 .net "c_sub", 32 0, L_0x139177b90;  1 drivers
v0x138f321a0_0 .net "op", 0 0, L_0x1391745f0;  alias, 1 drivers
L_0x139177c90 .functor MUXZ 33, L_0x139177b90, L_0x139177890, L_0x1391745f0, C4<>;
S_0x138ffbba0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x1390320c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x138ffbd10 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1300092e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f78d70_0 .net/2u *"_ivl_0", 0 0, L_0x1300092e8;  1 drivers
L_0x130009330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f6d490_0 .net/2u *"_ivl_4", 0 0, L_0x130009330;  1 drivers
v0x138f6d520_0 .net "a", 31 0, L_0x1391585d0;  alias, 1 drivers
v0x138fad9b0_0 .net "ain", 32 0, L_0x139177650;  1 drivers
v0x138fada40_0 .net "b", 31 0, L_0x1391775a0;  alias, 1 drivers
v0x138f6b870_0 .net "bin", 32 0, L_0x139177770;  1 drivers
v0x138f6b900_0 .net "c", 32 0, L_0x139177890;  alias, 1 drivers
L_0x139177650 .concat [ 32 1 0 0], L_0x1391585d0, L_0x1300092e8;
L_0x139177770 .concat [ 32 1 0 0], L_0x1391775a0, L_0x130009330;
S_0x138fdecf0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x138ffbba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x138fdeeb0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x138faa4a0_0 .net "a", 32 0, L_0x139177650;  alias, 1 drivers
v0x138faa530_0 .net "b", 32 0, L_0x139177770;  alias, 1 drivers
v0x138f78ce0_0 .net "c", 32 0, L_0x139177890;  alias, 1 drivers
L_0x139177890 .arith/sum 33, L_0x139177650, L_0x139177770;
S_0x138f58cf0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x1390320c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x138f58ec0 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x130009378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f5b260_0 .net/2u *"_ivl_0", 0 0, L_0x130009378;  1 drivers
L_0x1300093c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f5b2f0_0 .net/2u *"_ivl_4", 0 0, L_0x1300093c0;  1 drivers
v0x138f5a990_0 .net "a", 31 0, L_0x1391585d0;  alias, 1 drivers
v0x138f5aa20_0 .net "ain", 32 0, L_0x139177990;  1 drivers
v0x138f59b50_0 .net "b", 31 0, L_0x1391775a0;  alias, 1 drivers
v0x138f59c20_0 .net "bin", 32 0, L_0x139177ab0;  1 drivers
v0x138f44890_0 .net "c", 32 0, L_0x139177b90;  alias, 1 drivers
L_0x139177990 .concat [ 32 1 0 0], L_0x1391585d0, L_0x130009378;
L_0x139177ab0 .concat [ 32 1 0 0], L_0x1391775a0, L_0x1300093c0;
S_0x138f43a30 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x138f58cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x138f43bf0 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x138f30d80_0 .net "a", 32 0, L_0x139177990;  alias, 1 drivers
v0x138f63150_0 .net "b", 32 0, L_0x139177ab0;  alias, 1 drivers
v0x138f631e0_0 .net "c", 32 0, L_0x139177b90;  alias, 1 drivers
L_0x139177b90 .arith/sub 33, L_0x139177990, L_0x139177ab0;
S_0x138f25410 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x138f255d0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x130009d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f37650_0 .net/2u *"_ivl_0", 0 0, L_0x130009d98;  1 drivers
L_0x130009de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f376e0_0 .net/2u *"_ivl_4", 0 0, L_0x130009de0;  1 drivers
v0x138f43400_0 .net "a", 31 0, L_0x139188690;  1 drivers
v0x138f43490_0 .net "ain", 32 0, L_0x139187a00;  1 drivers
v0x138f3df80_0 .net "b", 31 0, L_0x139187fa0;  alias, 1 drivers
v0x138f3e050_0 .net "bin", 32 0, L_0x139187b20;  1 drivers
v0x138f3b580_0 .net "c", 32 0, L_0x139188590;  alias, 1 drivers
L_0x139187a00 .concat [ 32 1 0 0], L_0x139188690, L_0x130009d98;
L_0x139187b20 .concat [ 32 1 0 0], L_0x139187fa0, L_0x130009de0;
S_0x138f10150 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x138f25410;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x138f10310 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x138f38b50_0 .net "a", 32 0, L_0x139187a00;  alias, 1 drivers
v0x138f360c0_0 .net "b", 32 0, L_0x139187b20;  alias, 1 drivers
v0x138f36150_0 .net "c", 32 0, L_0x139188590;  alias, 1 drivers
L_0x139188590 .arith/sum 33, L_0x139187a00, L_0x139187b20;
S_0x138fa0cb0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x138f3cb10 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x138f3cb50 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x138f3cb90 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13915a6c0 .functor BUFZ 32, L_0x13915a2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13915a850 .functor NOT 32, L_0x13915a6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300085b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1391654e0 .functor XOR 1, L_0x13915a730, L_0x1300085b0, C4<0>, C4<0>;
v0x13905a9e0_0 .net/2u *"_ivl_10", 0 0, L_0x1300085b0;  1 drivers
v0x13905aa90_0 .net *"_ivl_12", 0 0, L_0x1391654e0;  1 drivers
L_0x1300085f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13905ab40_0 .net/2u *"_ivl_16", 4 0, L_0x1300085f8;  1 drivers
v0x13905ac00_0 .net *"_ivl_18", 4 0, L_0x139165790;  1 drivers
v0x13905acb0_0 .net *"_ivl_23", 29 0, L_0x139166ff0;  1 drivers
L_0x1300087a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13905ada0_0 .net/2u *"_ivl_24", 1 0, L_0x1300087a8;  1 drivers
v0x13905ae50_0 .net *"_ivl_4", 31 0, L_0x13915a850;  1 drivers
v0x13905af00_0 .net *"_ivl_9", 30 0, L_0x139165400;  1 drivers
v0x13905afb0_0 .net "exp", 1 0, L_0x1391671f0;  alias, 1 drivers
v0x13905b0c0_0 .net "in", 31 0, L_0x13915a2f0;  alias, 1 drivers
v0x13905b170_0 .net "k", 4 0, L_0x139165240;  1 drivers
v0x13905b210_0 .net "mant", 29 0, L_0x139167320;  alias, 1 drivers
v0x13905b2c0_0 .net "rc", 0 0, L_0x13915a730;  alias, 1 drivers
v0x13905b360_0 .net "regime", 4 0, L_0x1391658d0;  alias, 1 drivers
v0x13905b410_0 .net "xin", 31 0, L_0x13915a6c0;  1 drivers
v0x13905b4c0_0 .net "xin_r", 31 0, L_0x13915a8c0;  1 drivers
v0x13905b570_0 .net "xin_tmp", 31 0, L_0x139166f00;  1 drivers
L_0x13915a730 .part L_0x13915a6c0, 30, 1;
L_0x13915a8c0 .functor MUXZ 32, L_0x13915a6c0, L_0x13915a850, L_0x13915a730, C4<>;
L_0x139165400 .part L_0x13915a8c0, 0, 31;
L_0x139165610 .concat [ 1 31 0 0], L_0x1391654e0, L_0x139165400;
L_0x139165790 .arith/sub 5, L_0x139165240, L_0x1300085f8;
L_0x1391658d0 .functor MUXZ 5, L_0x139165240, L_0x139165790, L_0x13915a730, C4<>;
L_0x139166ff0 .part L_0x13915a6c0, 0, 30;
L_0x1391670d0 .concat [ 2 30 0 0], L_0x1300087a8, L_0x139166ff0;
L_0x1391671f0 .part L_0x139166f00, 30, 2;
L_0x139167320 .part L_0x139166f00, 0, 30;
S_0x138f8b9f0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x138fa0cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f8b9f0
v0x138f42040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x138f42040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f42040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x138f42040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x138f42040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f42040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x13902fa80 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x138fa0cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x138f3f570 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x138f3f5b0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x139166f00 .functor BUFZ 32, L_0x139166950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130008760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f4b510_0 .net *"_ivl_11", 0 0, L_0x130008760;  1 drivers
v0x138f57230_0 .net *"_ivl_6", 0 0, L_0x139166a70;  1 drivers
v0x138f572c0_0 .net *"_ivl_7", 31 0, L_0x139166c00;  1 drivers
v0x138f51db0_0 .net *"_ivl_9", 30 0, L_0x139166b40;  1 drivers
v0x138f51e40_0 .net "a", 31 0, L_0x1391670d0;  1 drivers
v0x138f4f3b0_0 .net "b", 4 0, L_0x139165240;  alias, 1 drivers
v0x138f4f440_0 .net "c", 31 0, L_0x139166f00;  alias, 1 drivers
v0x138f50940 .array "tmp", 0 4;
v0x138f50940_0 .net v0x138f50940 0, 31 0, L_0x139166da0; 1 drivers
v0x138f50940_1 .net v0x138f50940 1, 31 0, L_0x139165c90; 1 drivers
v0x138f50940_2 .net v0x138f50940 2, 31 0, L_0x139166150; 1 drivers
v0x138f50940_3 .net v0x138f50940 3, 31 0, L_0x139166550; 1 drivers
v0x138f50940_4 .net v0x138f50940 4, 31 0, L_0x139166950; 1 drivers
L_0x1391659f0 .part L_0x139165240, 1, 1;
L_0x139165df0 .part L_0x139165240, 2, 1;
L_0x139166270 .part L_0x139165240, 3, 1;
L_0x139166670 .part L_0x139165240, 4, 1;
L_0x139166a70 .part L_0x139165240, 0, 1;
L_0x139166b40 .part L_0x1391670d0, 0, 31;
L_0x139166c00 .concat [ 1 31 0 0], L_0x130008760, L_0x139166b40;
L_0x139166da0 .functor MUXZ 32, L_0x1391670d0, L_0x139166c00, L_0x139166a70, C4<>;
S_0x138efc2c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13902fa80;
 .timescale -9 -12;
P_0x138f40bd0 .param/l "i" 1 4 296, +C4<01>;
v0x138efc440_0 .net *"_ivl_1", 0 0, L_0x1391659f0;  1 drivers
v0x138f586c0_0 .net *"_ivl_3", 31 0, L_0x139165b30;  1 drivers
v0x138f58750_0 .net *"_ivl_5", 29 0, L_0x139165a90;  1 drivers
L_0x130008640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138f4dd80_0 .net *"_ivl_7", 1 0, L_0x130008640;  1 drivers
L_0x139165a90 .part L_0x139166da0, 0, 30;
L_0x139165b30 .concat [ 2 30 0 0], L_0x130008640, L_0x139165a90;
L_0x139165c90 .functor MUXZ 32, L_0x139166da0, L_0x139165b30, L_0x1391659f0, C4<>;
S_0x138ff1210 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13902fa80;
 .timescale -9 -12;
P_0x138f4de10 .param/l "i" 1 4 296, +C4<010>;
v0x138ff1380_0 .net *"_ivl_1", 0 0, L_0x139165df0;  1 drivers
v0x138f48900_0 .net *"_ivl_3", 31 0, L_0x139166070;  1 drivers
v0x138f48990_0 .net *"_ivl_5", 27 0, L_0x139165f90;  1 drivers
L_0x130008688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x138f45f00_0 .net *"_ivl_7", 3 0, L_0x130008688;  1 drivers
L_0x139165f90 .part L_0x139165c90, 0, 28;
L_0x139166070 .concat [ 4 28 0 0], L_0x130008688, L_0x139165f90;
L_0x139166150 .functor MUXZ 32, L_0x139165c90, L_0x139166070, L_0x139165df0, C4<>;
S_0x138febd90 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13902fa80;
 .timescale -9 -12;
P_0x138f45f90 .param/l "i" 1 4 296, +C4<011>;
v0x138febf00_0 .net *"_ivl_1", 0 0, L_0x139166270;  1 drivers
v0x138f47490_0 .net *"_ivl_3", 31 0, L_0x1391663f0;  1 drivers
v0x138f47520_0 .net *"_ivl_5", 23 0, L_0x139166310;  1 drivers
L_0x1300086d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x138f4c8f0_0 .net *"_ivl_7", 7 0, L_0x1300086d0;  1 drivers
L_0x139166310 .part L_0x139166150, 0, 24;
L_0x1391663f0 .concat [ 8 24 0 0], L_0x1300086d0, L_0x139166310;
L_0x139166550 .functor MUXZ 32, L_0x139166150, L_0x1391663f0, L_0x139166270, C4<>;
S_0x138ff5240 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13902fa80;
 .timescale -9 -12;
P_0x138f4c980 .param/l "i" 1 4 296, +C4<0100>;
v0x138ff53b0_0 .net *"_ivl_1", 0 0, L_0x139166670;  1 drivers
v0x138f49ef0_0 .net *"_ivl_3", 31 0, L_0x1391667f0;  1 drivers
v0x138f49f80_0 .net *"_ivl_5", 15 0, L_0x139166710;  1 drivers
L_0x130008718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138f4b480_0 .net *"_ivl_7", 15 0, L_0x130008718;  1 drivers
L_0x139166710 .part L_0x139166550, 0, 16;
L_0x1391667f0 .concat [ 16 16 0 0], L_0x130008718, L_0x139166710;
L_0x139166950 .functor MUXZ 32, L_0x139166550, L_0x1391667f0, L_0x139166670, C4<>;
S_0x138fd4360 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x138fa0cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x138fd44d0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x138fd4510 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x13905a780_0 .net "in", 31 0, L_0x139165610;  1 drivers
v0x13905a850_0 .net "out", 4 0, L_0x139165240;  alias, 1 drivers
v0x13905a920_0 .net "vld", 0 0, L_0x139164f10;  1 drivers
S_0x138fceee0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x138fd4360;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f55da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x138f55de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x13905a200_0 .net "in", 31 0, L_0x139165610;  alias, 1 drivers
v0x13905a2c0_0 .net "out", 4 0, L_0x139165240;  alias, 1 drivers
v0x13905a380_0 .net "vld", 0 0, L_0x139164f10;  alias, 1 drivers
L_0x13915fa40 .part L_0x139165610, 0, 16;
L_0x139164e70 .part L_0x139165610, 16, 16;
S_0x138fd8390 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138fceee0;
 .timescale -9 -12;
L_0x139164f10 .functor OR 1, L_0x13915f5b0, L_0x1391649e0, C4<0>, C4<0>;
L_0x130008568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139059a00_0 .net/2u *"_ivl_4", 0 0, L_0x130008568;  1 drivers
v0x139059ac0_0 .net *"_ivl_6", 4 0, L_0x139164fe0;  1 drivers
v0x139059b60_0 .net *"_ivl_8", 4 0, L_0x139165100;  1 drivers
v0x139059c10_0 .net "out_h", 3 0, L_0x139164cf0;  1 drivers
v0x139059cd0_0 .net "out_l", 3 0, L_0x13915f8c0;  1 drivers
v0x139059da0_0 .net "out_vh", 0 0, L_0x1391649e0;  1 drivers
v0x139059e50_0 .net "out_vl", 0 0, L_0x13915f5b0;  1 drivers
L_0x139164fe0 .concat [ 4 1 0 0], L_0x139164cf0, L_0x130008568;
L_0x139165100 .concat [ 4 1 0 0], L_0x13915f8c0, L_0x13915f5b0;
L_0x139165240 .functor MUXZ 5, L_0x139165100, L_0x139164fe0, L_0x1391649e0, C4<>;
S_0x138f390a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138fd8390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138fcf090 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x138fcf0d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x138fb3bf0_0 .net "in", 15 0, L_0x139164e70;  1 drivers
v0x138fb2480_0 .net "out", 3 0, L_0x139164cf0;  alias, 1 drivers
v0x138fb2510_0 .net "vld", 0 0, L_0x1391649e0;  alias, 1 drivers
L_0x139162170 .part L_0x139164e70, 0, 8;
L_0x139164900 .part L_0x139164e70, 8, 8;
S_0x138f33c20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f390a0;
 .timescale -9 -12;
L_0x1391649e0 .functor OR 1, L_0x139161ce0, L_0x139164470, C4<0>, C4<0>;
L_0x130008520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f9c980_0 .net/2u *"_ivl_4", 0 0, L_0x130008520;  1 drivers
v0x138fb7de0_0 .net *"_ivl_6", 3 0, L_0x139164a90;  1 drivers
v0x138fb7e70_0 .net *"_ivl_8", 3 0, L_0x139164bb0;  1 drivers
v0x138fb7b60_0 .net "out_h", 2 0, L_0x139164780;  1 drivers
v0x138fb7bf0_0 .net "out_l", 2 0, L_0x139161ff0;  1 drivers
v0x138fb6960_0 .net "out_vh", 0 0, L_0x139164470;  1 drivers
v0x138fb6a10_0 .net "out_vl", 0 0, L_0x139161ce0;  1 drivers
L_0x139164a90 .concat [ 3 1 0 0], L_0x139164780, L_0x130008520;
L_0x139164bb0 .concat [ 3 1 0 0], L_0x139161ff0, L_0x139161ce0;
L_0x139164cf0 .functor MUXZ 4, L_0x139164bb0, L_0x139164a90, L_0x139164470, C4<>;
S_0x138f3d0d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f33c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f39250 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x138f39290 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x138f22550_0 .net "in", 7 0, L_0x139164900;  1 drivers
v0x138f1fac0_0 .net "out", 2 0, L_0x139164780;  alias, 1 drivers
v0x138f1fb50_0 .net "vld", 0 0, L_0x139164470;  alias, 1 drivers
L_0x139163240 .part L_0x139164900, 0, 4;
L_0x139164390 .part L_0x139164900, 4, 4;
S_0x138f4ced0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f3d0d0;
 .timescale -9 -12;
L_0x139164470 .functor OR 1, L_0x139162db0, L_0x139163e80, C4<0>, C4<0>;
L_0x1300084d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f17c30_0 .net/2u *"_ivl_4", 0 0, L_0x1300084d8;  1 drivers
v0x138f23950_0 .net *"_ivl_6", 2 0, L_0x139164520;  1 drivers
v0x138f239e0_0 .net *"_ivl_8", 2 0, L_0x139164640;  1 drivers
v0x138f1e4d0_0 .net "out_h", 1 0, L_0x139164270;  1 drivers
v0x138f1e560_0 .net "out_l", 1 0, L_0x1391630c0;  1 drivers
v0x138f1bad0_0 .net "out_vh", 0 0, L_0x139163e80;  1 drivers
v0x138f1bb60_0 .net "out_vl", 0 0, L_0x139162db0;  1 drivers
L_0x139164520 .concat [ 2 1 0 0], L_0x139164270, L_0x1300084d8;
L_0x139164640 .concat [ 2 1 0 0], L_0x1391630c0, L_0x139162db0;
L_0x139164780 .functor MUXZ 3, L_0x139164640, L_0x139164520, L_0x139163e80, C4<>;
S_0x138f47a50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f4ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f3d2d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f3d310 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138f11040_0 .net "in", 3 0, L_0x139164390;  1 drivers
v0x138f06670_0 .net "out", 1 0, L_0x139164270;  alias, 1 drivers
v0x138f06700_0 .net "vld", 0 0, L_0x139163e80;  alias, 1 drivers
L_0x1391637b0 .part L_0x139164390, 0, 2;
L_0x139163d60 .part L_0x139164390, 2, 2;
S_0x138f50f00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f47a50;
 .timescale -9 -12;
L_0x139163e80 .functor OR 1, L_0x1391632e0, L_0x1391638d0, C4<0>, C4<0>;
L_0x130008490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f2f900_0 .net/2u *"_ivl_4", 0 0, L_0x130008490;  1 drivers
v0x138f27980_0 .net *"_ivl_6", 1 0, L_0x139164030;  1 drivers
v0x138f27a10_0 .net *"_ivl_8", 1 0, L_0x139164150;  1 drivers
v0x138f270b0_0 .net "out_h", 0 0, L_0x139163c10;  1 drivers
v0x138f27140_0 .net "out_l", 0 0, L_0x139163660;  1 drivers
v0x138f26270_0 .net "out_vh", 0 0, L_0x1391638d0;  1 drivers
v0x138f26300_0 .net "out_vl", 0 0, L_0x1391632e0;  1 drivers
L_0x139164030 .concat [ 1 1 0 0], L_0x139163c10, L_0x130008490;
L_0x139164150 .concat [ 1 1 0 0], L_0x139163660, L_0x1391632e0;
L_0x139164270 .functor MUXZ 2, L_0x139164150, L_0x139164030, L_0x1391638d0, C4<>;
S_0x138f057c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f47bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f47c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f62300_0 .net "in", 1 0, L_0x139163d60;  1 drivers
v0x138f61070_0 .net "out", 0 0, L_0x139163c10;  alias, 1 drivers
v0x138f61100_0 .net "vld", 0 0, L_0x1391638d0;  alias, 1 drivers
L_0x139163990 .part L_0x139163d60, 1, 1;
L_0x139163b70 .part L_0x139163d60, 0, 1;
S_0x138f097f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f057c0;
 .timescale -9 -12;
L_0x139163aa0 .functor NOT 1, L_0x139163990, C4<0>, C4<0>, C4<0>;
L_0x139163c10 .functor AND 1, L_0x139163aa0, L_0x139163b70, C4<1>, C4<1>;
v0x138f09960_0 .net *"_ivl_2", 0 0, L_0x139163990;  1 drivers
v0x138f624f0_0 .net *"_ivl_3", 0 0, L_0x139163aa0;  1 drivers
v0x138f62580_0 .net *"_ivl_5", 0 0, L_0x139163b70;  1 drivers
L_0x1391638d0 .reduce/or L_0x139163d60;
S_0x138f195f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f057c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f195f0
v0x138f62270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138f62270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f62270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x138f62270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x138f62270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f62270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x138f14170 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f50f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f099f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f09a30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f5cb90_0 .net "in", 1 0, L_0x1391637b0;  1 drivers
v0x138f5cc20_0 .net "out", 0 0, L_0x139163660;  alias, 1 drivers
v0x138f2f870_0 .net "vld", 0 0, L_0x1391632e0;  alias, 1 drivers
L_0x1391633e0 .part L_0x1391637b0, 1, 1;
L_0x1391635c0 .part L_0x1391637b0, 0, 1;
S_0x138f1d620 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f14170;
 .timescale -9 -12;
L_0x1391634f0 .functor NOT 1, L_0x1391633e0, C4<0>, C4<0>, C4<0>;
L_0x139163660 .functor AND 1, L_0x1391634f0, L_0x1391635c0, C4<1>, C4<1>;
v0x138f5fa20_0 .net *"_ivl_2", 0 0, L_0x1391633e0;  1 drivers
v0x138f1d790_0 .net *"_ivl_3", 0 0, L_0x1391634f0;  1 drivers
v0x138f5e270_0 .net *"_ivl_5", 0 0, L_0x1391635c0;  1 drivers
L_0x1391632e0 .reduce/or L_0x1391637b0;
S_0x138f81060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f14170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f81060
v0x138f811d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138f811d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f811d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x138f811d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x138f811d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f811d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x138f7bbe0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f47a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x138f7bbe0
v0x138f10fb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138f10fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f10fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x138f10fb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x138f10fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f10fb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x138f85090 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f4ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f85250 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f85290 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138f16610_0 .net "in", 3 0, L_0x139163240;  1 drivers
v0x138f166a0_0 .net "out", 1 0, L_0x1391630c0;  alias, 1 drivers
v0x138f17ba0_0 .net "vld", 0 0, L_0x139162db0;  alias, 1 drivers
L_0x1391626e0 .part L_0x139163240, 0, 2;
L_0x139162c90 .part L_0x139163240, 2, 2;
S_0x138f94e90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x138f85090;
 .timescale -9 -12;
L_0x139162db0 .functor OR 1, L_0x139162210, L_0x139162800, C4<0>, C4<0>;
L_0x130008448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f1a4a0_0 .net/2u *"_ivl_4", 0 0, L_0x130008448;  1 drivers
v0x138f1a530_0 .net *"_ivl_6", 1 0, L_0x139162e60;  1 drivers
v0x138f15020_0 .net *"_ivl_8", 1 0, L_0x139162f80;  1 drivers
v0x138f150b0_0 .net "out_h", 0 0, L_0x139162b40;  1 drivers
v0x138f12620_0 .net "out_l", 0 0, L_0x139162590;  1 drivers
v0x138f126f0_0 .net "out_vh", 0 0, L_0x139162800;  1 drivers
v0x138f13bb0_0 .net "out_vl", 0 0, L_0x139162210;  1 drivers
L_0x139162e60 .concat [ 1 1 0 0], L_0x139162b40, L_0x130008448;
L_0x139162f80 .concat [ 1 1 0 0], L_0x139162590, L_0x139162210;
L_0x1391630c0 .functor MUXZ 2, L_0x139162f80, L_0x139162e60, L_0x139162800, C4<>;
S_0x138f8fa10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x138f94e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f051e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f05220 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f07ca0_0 .net "in", 1 0, L_0x139162c90;  1 drivers
v0x138f07d30_0 .net "out", 0 0, L_0x139162b40;  alias, 1 drivers
v0x138f09230_0 .net "vld", 0 0, L_0x139162800;  alias, 1 drivers
L_0x1391628c0 .part L_0x139162c90, 1, 1;
L_0x139162aa0 .part L_0x139162c90, 0, 1;
S_0x138f98ec0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x138f8fa10;
 .timescale -9 -12;
L_0x1391629d0 .functor NOT 1, L_0x1391628c0, C4<0>, C4<0>, C4<0>;
L_0x139162b40 .functor AND 1, L_0x1391629d0, L_0x139162aa0, C4<1>, C4<1>;
v0x138f99080_0 .net *"_ivl_2", 0 0, L_0x1391628c0;  1 drivers
v0x138f0fb70_0 .net *"_ivl_3", 0 0, L_0x1391629d0;  1 drivers
v0x138f0a6a0_0 .net *"_ivl_5", 0 0, L_0x139162aa0;  1 drivers
L_0x139162800 .reduce/or L_0x139162c90;
S_0x1390250f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f8fa10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1390250f0
v0x139025260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139025260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139025260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x139025260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x139025260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139025260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x13901fc70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f94e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f092c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f09300 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f0d2b0_0 .net "in", 1 0, L_0x1391626e0;  1 drivers
v0x138f24de0_0 .net "out", 0 0, L_0x139162590;  alias, 1 drivers
v0x138f24e70_0 .net "vld", 0 0, L_0x139162210;  alias, 1 drivers
L_0x139162310 .part L_0x1391626e0, 1, 1;
L_0x1391624f0 .part L_0x1391626e0, 0, 1;
S_0x139029120 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13901fc70;
 .timescale -9 -12;
L_0x139162420 .functor NOT 1, L_0x139162310, C4<0>, C4<0>, C4<0>;
L_0x139162590 .functor AND 1, L_0x139162420, L_0x1391624f0, C4<1>, C4<1>;
v0x138f0e730_0 .net *"_ivl_2", 0 0, L_0x139162310;  1 drivers
v0x139029290_0 .net *"_ivl_3", 0 0, L_0x139162420;  1 drivers
v0x138f0bc90_0 .net *"_ivl_5", 0 0, L_0x1391624f0;  1 drivers
L_0x139162210 .reduce/or L_0x1391626e0;
S_0x148e4ab60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13901fc70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e4ab60
v0x138f0d220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138f0d220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f0d220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x138f0d220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x138f0d220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f0d220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x148e4acd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f85090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e4acd0
v0x138f190a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138f190a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f190a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x138f190a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x138f190a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f190a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x148e473e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f3d0d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e473e0
v0x138f224c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138f224c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f224c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x138f224c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x138f224c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f224c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x148e47550 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138f33c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f210a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x138f210e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x138f9b360_0 .net "in", 7 0, L_0x139162170;  1 drivers
v0x138f9b3f0_0 .net "out", 2 0, L_0x139161ff0;  alias, 1 drivers
v0x138f9c8f0_0 .net "vld", 0 0, L_0x139161ce0;  alias, 1 drivers
L_0x139160b30 .part L_0x139162170, 0, 4;
L_0x139161c00 .part L_0x139162170, 4, 4;
S_0x148e51340 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148e47550;
 .timescale -9 -12;
L_0x139161ce0 .functor OR 1, L_0x1391606a0, L_0x139161770, C4<0>, C4<0>;
L_0x130008400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f9f1f0_0 .net/2u *"_ivl_4", 0 0, L_0x130008400;  1 drivers
v0x138f9f2a0_0 .net *"_ivl_6", 2 0, L_0x139161d90;  1 drivers
v0x138f99d70_0 .net *"_ivl_8", 2 0, L_0x139161eb0;  1 drivers
v0x138f99e10_0 .net "out_h", 1 0, L_0x139161a80;  1 drivers
v0x138f97370_0 .net "out_l", 1 0, L_0x1391609b0;  1 drivers
v0x138f97440_0 .net "out_vh", 0 0, L_0x139161770;  1 drivers
v0x138f98920_0 .net "out_vl", 0 0, L_0x1391606a0;  1 drivers
L_0x139161d90 .concat [ 2 1 0 0], L_0x139161a80, L_0x130008400;
L_0x139161eb0 .concat [ 2 1 0 0], L_0x1391609b0, L_0x1391606a0;
L_0x139161ff0 .functor MUXZ 3, L_0x139161eb0, L_0x139161d90, L_0x139161770, C4<>;
S_0x148e514b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148e51340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f21120 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f21160 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138f81fa0_0 .net "in", 3 0, L_0x139161c00;  1 drivers
v0x138f7ca90_0 .net "out", 1 0, L_0x139161a80;  alias, 1 drivers
v0x138f7cb20_0 .net "vld", 0 0, L_0x139161770;  alias, 1 drivers
L_0x1391610a0 .part L_0x139161c00, 0, 2;
L_0x139161650 .part L_0x139161c00, 2, 2;
S_0x148e230c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148e514b0;
 .timescale -9 -12;
L_0x139161770 .functor OR 1, L_0x139160bd0, L_0x1391611c0, C4<0>, C4<0>;
L_0x1300083b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f693a0_0 .net/2u *"_ivl_4", 0 0, L_0x1300083b8;  1 drivers
v0x138fab250_0 .net *"_ivl_6", 1 0, L_0x139161820;  1 drivers
v0x138fab2e0_0 .net *"_ivl_8", 1 0, L_0x139161940;  1 drivers
v0x138faab90_0 .net "out_h", 0 0, L_0x139161500;  1 drivers
v0x138faac20_0 .net "out_l", 0 0, L_0x139160f50;  1 drivers
v0x138fa1b10_0 .net "out_vh", 0 0, L_0x1391611c0;  1 drivers
v0x138fa1ba0_0 .net "out_vl", 0 0, L_0x139160bd0;  1 drivers
L_0x139161820 .concat [ 1 1 0 0], L_0x139161500, L_0x1300083b8;
L_0x139161940 .concat [ 1 1 0 0], L_0x139160f50, L_0x139160bd0;
L_0x139161a80 .functor MUXZ 2, L_0x139161940, L_0x139161820, L_0x1391611c0, C4<>;
S_0x148e23230 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148e230c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f2e9d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f2ea10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138fbc8f0_0 .net "in", 1 0, L_0x139161650;  1 drivers
v0x138fbc1a0_0 .net "out", 0 0, L_0x139161500;  alias, 1 drivers
v0x138fbc230_0 .net "vld", 0 0, L_0x1391611c0;  alias, 1 drivers
L_0x139161280 .part L_0x139161650, 1, 1;
L_0x139161460 .part L_0x139161650, 0, 1;
S_0x148e1d9b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148e23230;
 .timescale -9 -12;
L_0x139161390 .functor NOT 1, L_0x139161280, C4<0>, C4<0>, C4<0>;
L_0x139161500 .functor AND 1, L_0x139161390, L_0x139161460, C4<1>, C4<1>;
v0x138f2a990_0 .net *"_ivl_2", 0 0, L_0x139161280;  1 drivers
v0x138f2aa40_0 .net *"_ivl_3", 0 0, L_0x139161390;  1 drivers
v0x138f292b0_0 .net *"_ivl_5", 0 0, L_0x139161460;  1 drivers
L_0x1391611c0 .reduce/or L_0x139161650;
S_0x148e1db20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e23230;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e1db20
v0x138fbc860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138fbc860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fbc860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x138fbc860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x138fbc860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fbc860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x148e06630 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148e230c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f76d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f76db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f6aaf0_0 .net "in", 1 0, L_0x1391610a0;  1 drivers
v0x138f6ab80_0 .net "out", 0 0, L_0x139160f50;  alias, 1 drivers
v0x138f69310_0 .net "vld", 0 0, L_0x139160bd0;  alias, 1 drivers
L_0x139160cd0 .part L_0x1391610a0, 1, 1;
L_0x139160eb0 .part L_0x1391610a0, 0, 1;
S_0x148e067a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148e06630;
 .timescale -9 -12;
L_0x139160de0 .functor NOT 1, L_0x139160cd0, C4<0>, C4<0>, C4<0>;
L_0x139160f50 .functor AND 1, L_0x139160de0, L_0x139160eb0, C4<1>, C4<1>;
v0x138f75a80_0 .net *"_ivl_2", 0 0, L_0x139160cd0;  1 drivers
v0x138f75370_0 .net *"_ivl_3", 0 0, L_0x139160de0;  1 drivers
v0x138f75400_0 .net *"_ivl_5", 0 0, L_0x139160eb0;  1 drivers
L_0x139160bd0 .reduce/or L_0x1391610a0;
S_0x148e41ba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e06630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e41ba0
v0x138facb50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138facb50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138facb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x138facb50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x138facb50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138facb50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x148e41d10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e514b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e41d10
v0x138f81f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x138f81f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f81f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x138f81f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x138f81f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f81f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x148e50670 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148e51340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f7a090 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f7a0d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x138f91f40_0 .net "in", 3 0, L_0x139160b30;  1 drivers
v0x138f93440_0 .net "out", 1 0, L_0x1391609b0;  alias, 1 drivers
v0x138f934d0_0 .net "vld", 0 0, L_0x1391606a0;  alias, 1 drivers
L_0x13915ffd0 .part L_0x139160b30, 0, 2;
L_0x139160580 .part L_0x139160b30, 2, 2;
S_0x148e507e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148e50670;
 .timescale -9 -12;
L_0x1391606a0 .functor OR 1, L_0x13915fb20, L_0x1391600f0, C4<0>, C4<0>;
L_0x130008370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f95dd0_0 .net/2u *"_ivl_4", 0 0, L_0x130008370;  1 drivers
v0x138f908c0_0 .net *"_ivl_6", 1 0, L_0x139160750;  1 drivers
v0x138f90950_0 .net *"_ivl_8", 1 0, L_0x139160870;  1 drivers
v0x138f8dec0_0 .net "out_h", 0 0, L_0x139160430;  1 drivers
v0x138f8df70_0 .net "out_l", 0 0, L_0x13915fe80;  1 drivers
v0x138f8f490_0 .net "out_vh", 0 0, L_0x1391600f0;  1 drivers
v0x138f8f520_0 .net "out_vl", 0 0, L_0x13915fb20;  1 drivers
L_0x139160750 .concat [ 1 1 0 0], L_0x139160430, L_0x130008370;
L_0x139160870 .concat [ 1 1 0 0], L_0x13915fe80, L_0x13915fb20;
L_0x1391609b0 .functor MUXZ 2, L_0x139160870, L_0x139160750, L_0x1391600f0, C4<>;
S_0x148e4c880 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148e507e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f7a150 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f7a190 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138f85f40_0 .net "in", 1 0, L_0x139160580;  1 drivers
v0x138f85fd0_0 .net "out", 0 0, L_0x139160430;  alias, 1 drivers
v0x138f83540_0 .net "vld", 0 0, L_0x1391600f0;  alias, 1 drivers
L_0x1391601b0 .part L_0x139160580, 1, 1;
L_0x139160390 .part L_0x139160580, 0, 1;
S_0x148e4c9f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148e4c880;
 .timescale -9 -12;
L_0x1391602c0 .functor NOT 1, L_0x1391601b0, C4<0>, C4<0>, C4<0>;
L_0x139160430 .functor AND 1, L_0x1391602c0, L_0x139160390, C4<1>, C4<1>;
v0x138f7e120_0 .net *"_ivl_2", 0 0, L_0x1391601b0;  1 drivers
v0x138f7f610_0 .net *"_ivl_3", 0 0, L_0x1391602c0;  1 drivers
v0x138f7f6a0_0 .net *"_ivl_5", 0 0, L_0x139160390;  1 drivers
L_0x1391600f0 .reduce/or L_0x139160580;
S_0x148e4b990 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e4c880;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e4b990
v0x138f8b450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x138f8b450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f8b450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x138f8b450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x138f8b450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f8b450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x148e4bb00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148e507e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f83620 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f83660 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138fa0680_0 .net "in", 1 0, L_0x13915ffd0;  1 drivers
v0x138fa0710_0 .net "out", 0 0, L_0x13915fe80;  alias, 1 drivers
v0x138f95d40_0 .net "vld", 0 0, L_0x13915fb20;  alias, 1 drivers
L_0x13915fc00 .part L_0x13915ffd0, 1, 1;
L_0x13915fde0 .part L_0x13915ffd0, 0, 1;
S_0x148e49000 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148e4bb00;
 .timescale -9 -12;
L_0x13915fd10 .functor NOT 1, L_0x13915fc00, C4<0>, C4<0>, C4<0>;
L_0x13915fe80 .functor AND 1, L_0x13915fd10, L_0x13915fde0, C4<1>, C4<1>;
v0x138f89fd0_0 .net *"_ivl_2", 0 0, L_0x13915fc00;  1 drivers
v0x138f87530_0 .net *"_ivl_3", 0 0, L_0x13915fd10;  1 drivers
v0x138f875c0_0 .net *"_ivl_5", 0 0, L_0x13915fde0;  1 drivers
L_0x13915fb20 .reduce/or L_0x13915ffd0;
S_0x148e49170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e4bb00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e49170
v0x138f88b50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138f88b50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f88b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x138f88b50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x138f88b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f88b50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x148e4e600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e50670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e4e600
v0x138f91eb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x138f91eb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f91eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x138f91eb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x138f91eb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f91eb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x148e4e770 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e47550;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e4e770
v0x138f9ddf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x138f9ddf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138f9ddf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x138f9ddf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x138f9ddf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138f9ddf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x148e4f490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138f390a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e4f490
v0x138fb3b60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x138fb3b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fb3b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x138fb3b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x138fb3b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fb3b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x148e4f600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x138fd8390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f74ae0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x138f74b20 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x139059790_0 .net "in", 15 0, L_0x13915fa40;  1 drivers
v0x139059850_0 .net "out", 3 0, L_0x13915f8c0;  alias, 1 drivers
v0x139059900_0 .net "vld", 0 0, L_0x13915f5b0;  alias, 1 drivers
L_0x13915cd80 .part L_0x13915fa40, 0, 8;
L_0x13915f4d0 .part L_0x13915fa40, 8, 8;
S_0x148e59db0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148e4f600;
 .timescale -9 -12;
L_0x13915f5b0 .functor OR 1, L_0x13915c900, L_0x13915f040, C4<0>, C4<0>;
L_0x130008328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139058f90_0 .net/2u *"_ivl_4", 0 0, L_0x130008328;  1 drivers
v0x139059050_0 .net *"_ivl_6", 3 0, L_0x13915f660;  1 drivers
v0x1390590f0_0 .net *"_ivl_8", 3 0, L_0x13915f780;  1 drivers
v0x1390591a0_0 .net "out_h", 2 0, L_0x13915f350;  1 drivers
v0x139059260_0 .net "out_l", 2 0, L_0x13915cc00;  1 drivers
v0x139059330_0 .net "out_vh", 0 0, L_0x13915f040;  1 drivers
v0x1390593e0_0 .net "out_vl", 0 0, L_0x13915c900;  1 drivers
L_0x13915f660 .concat [ 3 1 0 0], L_0x13915f350, L_0x130008328;
L_0x13915f780 .concat [ 3 1 0 0], L_0x13915cc00, L_0x13915c900;
L_0x13915f8c0 .functor MUXZ 4, L_0x13915f780, L_0x13915f660, L_0x13915f040, C4<>;
S_0x148e59f20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148e59db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f74810 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x138f74850 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13902a060_0 .net "in", 7 0, L_0x13915f4d0;  1 drivers
v0x1390275d0_0 .net "out", 2 0, L_0x13915f350;  alias, 1 drivers
v0x139027660_0 .net "vld", 0 0, L_0x13915f040;  alias, 1 drivers
L_0x13915de90 .part L_0x13915f4d0, 0, 4;
L_0x13915ef60 .part L_0x13915f4d0, 4, 4;
S_0x148e5c1b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148e59f20;
 .timescale -9 -12;
L_0x13915f040 .functor OR 1, L_0x13915d9c0, L_0x13915ead0, C4<0>, C4<0>;
L_0x1300082e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13901f760_0 .net/2u *"_ivl_4", 0 0, L_0x1300082e0;  1 drivers
v0x139024b20_0 .net *"_ivl_6", 2 0, L_0x13915f0f0;  1 drivers
v0x139024bc0_0 .net *"_ivl_8", 2 0, L_0x13915f210;  1 drivers
v0x139022110_0 .net "out_h", 1 0, L_0x13915ede0;  1 drivers
v0x1390221d0_0 .net "out_l", 1 0, L_0x13915dd10;  1 drivers
v0x1390236e0_0 .net "out_vh", 0 0, L_0x13915ead0;  1 drivers
v0x13902f450_0 .net "out_vl", 0 0, L_0x13915d9c0;  1 drivers
L_0x13915f0f0 .concat [ 2 1 0 0], L_0x13915ede0, L_0x1300082e0;
L_0x13915f210 .concat [ 2 1 0 0], L_0x13915dd10, L_0x13915d9c0;
L_0x13915f350 .functor MUXZ 3, L_0x13915f210, L_0x13915f0f0, L_0x13915ead0, C4<>;
S_0x148e5c320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148e5c1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f736a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x138f736e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139011100_0 .net "in", 3 0, L_0x13915ef60;  1 drivers
v0x1390109b0_0 .net "out", 1 0, L_0x13915ede0;  alias, 1 drivers
v0x139010a40_0 .net "vld", 0 0, L_0x13915ead0;  alias, 1 drivers
L_0x13915e400 .part L_0x13915ef60, 0, 2;
L_0x13915e9b0 .part L_0x13915ef60, 2, 2;
S_0x148e572d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x148e5c320;
 .timescale -9 -12;
L_0x13915ead0 .functor OR 1, L_0x13915df30, L_0x13915e520, C4<0>, C4<0>;
L_0x130008298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1390447b0_0 .net/2u *"_ivl_4", 0 0, L_0x130008298;  1 drivers
v0x139037b60_0 .net *"_ivl_6", 1 0, L_0x13915eb80;  1 drivers
v0x139037bf0_0 .net *"_ivl_8", 1 0, L_0x13915eca0;  1 drivers
v0x13901cdb0_0 .net "out_h", 0 0, L_0x13915e860;  1 drivers
v0x13901ce40_0 .net "out_l", 0 0, L_0x13915e2b0;  1 drivers
v0x139012c70_0 .net "out_vh", 0 0, L_0x13915e520;  1 drivers
v0x139012d00_0 .net "out_vl", 0 0, L_0x13915df30;  1 drivers
L_0x13915eb80 .concat [ 1 1 0 0], L_0x13915e860, L_0x130008298;
L_0x13915eca0 .concat [ 1 1 0 0], L_0x13915e2b0, L_0x13915df30;
L_0x13915ede0 .functor MUXZ 2, L_0x13915eca0, L_0x13915eb80, L_0x13915e520, C4<>;
S_0x148e57440 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x148e572d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138f70810 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138f70850 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x138fa6320_0 .net "in", 1 0, L_0x13915e9b0;  1 drivers
v0x138fa4ba0_0 .net "out", 0 0, L_0x13915e860;  alias, 1 drivers
v0x138fa4c30_0 .net "vld", 0 0, L_0x13915e520;  alias, 1 drivers
L_0x13915e5e0 .part L_0x13915e9b0, 1, 1;
L_0x13915e7c0 .part L_0x13915e9b0, 0, 1;
S_0x148e54800 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x148e57440;
 .timescale -9 -12;
L_0x13915e6f0 .functor NOT 1, L_0x13915e5e0, C4<0>, C4<0>, C4<0>;
L_0x13915e860 .functor AND 1, L_0x13915e6f0, L_0x13915e7c0, C4<1>, C4<1>;
v0x138fa8ba0_0 .net *"_ivl_2", 0 0, L_0x13915e5e0;  1 drivers
v0x138fa8c30_0 .net *"_ivl_3", 0 0, L_0x13915e6f0;  1 drivers
v0x138fa79a0_0 .net *"_ivl_5", 0 0, L_0x13915e7c0;  1 drivers
L_0x13915e520 .reduce/or L_0x13915e9b0;
S_0x148e54970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e57440;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x148e54970
v0x138fa6290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x138fa6290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x138fa6290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x138fa6290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x138fa6290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x138fa6290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x139053280 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148e572d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x138fa3510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x138fa3550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13904a860_0 .net "in", 1 0, L_0x13915e400;  1 drivers
v0x1390471c0_0 .net "out", 0 0, L_0x13915e2b0;  alias, 1 drivers
v0x139047250_0 .net "vld", 0 0, L_0x13915df30;  alias, 1 drivers
L_0x13915e030 .part L_0x13915e400, 1, 1;
L_0x13915e210 .part L_0x13915e400, 0, 1;
S_0x1390533f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139053280;
 .timescale -9 -12;
L_0x13915e140 .functor NOT 1, L_0x13915e030, C4<0>, C4<0>, C4<0>;
L_0x13915e2b0 .functor AND 1, L_0x13915e140, L_0x13915e210, C4<1>, C4<1>;
v0x13904d330_0 .net *"_ivl_2", 0 0, L_0x13915e030;  1 drivers
v0x13904d3c0_0 .net *"_ivl_3", 0 0, L_0x13915e140;  1 drivers
v0x13904b2e0_0 .net *"_ivl_5", 0 0, L_0x13915e210;  1 drivers
L_0x13915df30 .reduce/or L_0x13915e400;
S_0x139053560 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139053280;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139053560
v0x13904a7d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13904a7d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13904a7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x13904a7d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x13904a7d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13904a7d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x1390536d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e5c320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1390536d0
v0x139011070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139011070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139011070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x139011070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x139011070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139011070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x139053840 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148e5c1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139008950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139008990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13901e120_0 .net "in", 3 0, L_0x13915de90;  1 drivers
v0x13901e1b0_0 .net "out", 1 0, L_0x13915dd10;  alias, 1 drivers
v0x13901f6b0_0 .net "vld", 0 0, L_0x13915d9c0;  alias, 1 drivers
L_0x13915d2f0 .part L_0x13915de90, 0, 2;
L_0x13915d8a0 .part L_0x13915de90, 2, 2;
S_0x1390539b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139053840;
 .timescale -9 -12;
L_0x13915d9c0 .functor OR 1, L_0x13915ce20, L_0x13915d410, C4<0>, C4<0>;
L_0x130008250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139038910_0 .net/2u *"_ivl_4", 0 0, L_0x130008250;  1 drivers
v0x1390389c0_0 .net *"_ivl_6", 1 0, L_0x13915daf0;  1 drivers
v0x139038250_0 .net *"_ivl_8", 1 0, L_0x13915dbd0;  1 drivers
v0x1390382f0_0 .net "out_h", 0 0, L_0x13915d750;  1 drivers
v0x1390308e0_0 .net "out_l", 0 0, L_0x13915d1a0;  1 drivers
v0x1390309b0_0 .net "out_vh", 0 0, L_0x13915d410;  1 drivers
v0x139025fc0_0 .net "out_vl", 0 0, L_0x13915ce20;  1 drivers
L_0x13915daf0 .concat [ 1 1 0 0], L_0x13915d750, L_0x130008250;
L_0x13915dbd0 .concat [ 1 1 0 0], L_0x13915d1a0, L_0x13915ce20;
L_0x13915dd10 .functor MUXZ 2, L_0x13915dbd0, L_0x13915daf0, L_0x13915d410, C4<>;
S_0x139053b20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1390539b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139008a10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139008a50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139048070_0 .net "in", 1 0, L_0x13915d8a0;  1 drivers
v0x139048110_0 .net "out", 0 0, L_0x13915d750;  alias, 1 drivers
v0x13901adc0_0 .net "vld", 0 0, L_0x13915d410;  alias, 1 drivers
L_0x13915d4d0 .part L_0x13915d8a0, 1, 1;
L_0x13915d6b0 .part L_0x13915d8a0, 0, 1;
S_0x139053c90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139053b20;
 .timescale -9 -12;
L_0x13915d5e0 .functor NOT 1, L_0x13915d4d0, C4<0>, C4<0>, C4<0>;
L_0x13915d750 .functor AND 1, L_0x13915d5e0, L_0x13915d6b0, C4<1>, C4<1>;
v0x139006910_0 .net *"_ivl_2", 0 0, L_0x13915d4d0;  1 drivers
v0x139005180_0 .net *"_ivl_3", 0 0, L_0x13915d5e0;  1 drivers
v0x139005210_0 .net *"_ivl_5", 0 0, L_0x13915d6b0;  1 drivers
L_0x13915d410 .reduce/or L_0x13915d8a0;
S_0x139053e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139053b20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139053e00
v0x1390487c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1390487c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390487c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x1390487c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x1390487c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390487c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x139053f70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1390539b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13901a700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13901a740 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139010380_0 .net "in", 1 0, L_0x13915d2f0;  1 drivers
v0x13900eb10_0 .net "out", 0 0, L_0x13915d1a0;  alias, 1 drivers
v0x13900eba0_0 .net "vld", 0 0, L_0x13915ce20;  alias, 1 drivers
L_0x13915cf20 .part L_0x13915d2f0, 1, 1;
L_0x13915d100 .part L_0x13915d2f0, 0, 1;
S_0x1390540e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139053f70;
 .timescale -9 -12;
L_0x13915d030 .functor NOT 1, L_0x13915cf20, C4<0>, C4<0>, C4<0>;
L_0x13915d1a0 .functor AND 1, L_0x13915d030, L_0x13915d100, C4<1>, C4<1>;
v0x139019440_0 .net *"_ivl_2", 0 0, L_0x13915cf20;  1 drivers
v0x1390194d0_0 .net *"_ivl_3", 0 0, L_0x13915d030;  1 drivers
v0x13903a180_0 .net *"_ivl_5", 0 0, L_0x13915d100;  1 drivers
L_0x13915ce20 .reduce/or L_0x13915d2f0;
S_0x139054250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139053f70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139054250
v0x1390102f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1390102f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390102f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x1390102f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x1390102f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390102f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x1390543c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139053840;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1390543c0
v0x139020bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139020bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139020bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x139020bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x139020bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139020bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x139054530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e59f20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139054530
v0x139029fd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139029fd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139029fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x139029fd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x139029fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139029fd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x1390546a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x148e59db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139028bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139028c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x139058d20_0 .net "in", 7 0, L_0x13915cd80;  1 drivers
v0x139058de0_0 .net "out", 2 0, L_0x13915cc00;  alias, 1 drivers
v0x139058e90_0 .net "vld", 0 0, L_0x13915c900;  alias, 1 drivers
L_0x13915b870 .part L_0x13915cd80, 0, 4;
L_0x13915c820 .part L_0x13915cd80, 4, 4;
S_0x139054810 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1390546a0;
 .timescale -9 -12;
L_0x13915c900 .functor OR 1, L_0x13915b460, L_0x13915c3b0, C4<0>, C4<0>;
L_0x130008208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139058520_0 .net/2u *"_ivl_4", 0 0, L_0x130008208;  1 drivers
v0x1390585e0_0 .net *"_ivl_6", 2 0, L_0x13915c9b0;  1 drivers
v0x139058680_0 .net *"_ivl_8", 2 0, L_0x13915cac0;  1 drivers
v0x139058730_0 .net "out_h", 1 0, L_0x13915c6a0;  1 drivers
v0x1390587f0_0 .net "out_l", 1 0, L_0x13915b710;  1 drivers
v0x1390588c0_0 .net "out_vh", 0 0, L_0x13915c3b0;  1 drivers
v0x139058970_0 .net "out_vl", 0 0, L_0x13915b460;  1 drivers
L_0x13915c9b0 .concat [ 2 1 0 0], L_0x13915c6a0, L_0x130008208;
L_0x13915cac0 .concat [ 2 1 0 0], L_0x13915b710, L_0x13915b460;
L_0x13915cc00 .functor MUXZ 3, L_0x13915cac0, L_0x13915c9b0, L_0x13915c3b0, C4<>;
S_0x139054980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139054810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13902dfc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13902e000 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139055910_0 .net "in", 3 0, L_0x13915c820;  1 drivers
v0x1390559d0_0 .net "out", 1 0, L_0x13915c6a0;  alias, 1 drivers
v0x139055a80_0 .net "vld", 0 0, L_0x13915c3b0;  alias, 1 drivers
L_0x13915bd50 .part L_0x13915c820, 0, 2;
L_0x13915c290 .part L_0x13915c820, 2, 2;
S_0x139054af0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139054980;
 .timescale -9 -12;
L_0x13915c3b0 .functor OR 1, L_0x13915b910, L_0x13915be70, C4<0>, C4<0>;
L_0x1300081c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139035090_0 .net/2u *"_ivl_4", 0 0, L_0x1300081c0;  1 drivers
v0x139033970_0 .net *"_ivl_6", 1 0, L_0x13915c460;  1 drivers
v0x139033a00_0 .net *"_ivl_8", 1 0, L_0x13915c560;  1 drivers
v0x139032290_0 .net "out_h", 0 0, L_0x13915c140;  1 drivers
v0x139032320_0 .net "out_l", 0 0, L_0x13915bc20;  1 drivers
v0x139055500_0 .net "out_vh", 0 0, L_0x13915be70;  1 drivers
v0x139055590_0 .net "out_vl", 0 0, L_0x13915b910;  1 drivers
L_0x13915c460 .concat [ 1 1 0 0], L_0x13915c140, L_0x1300081c0;
L_0x13915c560 .concat [ 1 1 0 0], L_0x13915bc20, L_0x13915b910;
L_0x13915c6a0 .functor MUXZ 2, L_0x13915c560, L_0x13915c460, L_0x13915be70, C4<>;
S_0x139054c60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139054af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13902b6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13902b6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13903fbb0_0 .net "in", 1 0, L_0x13915c290;  1 drivers
v0x139018b60_0 .net "out", 0 0, L_0x13915c140;  alias, 1 drivers
v0x139018bf0_0 .net "vld", 0 0, L_0x13915be70;  alias, 1 drivers
L_0x13915bf10 .part L_0x13915c290, 1, 1;
L_0x13915c0a0 .part L_0x13915c290, 0, 1;
S_0x139054dd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139054c60;
 .timescale -9 -12;
L_0x13915bff0 .functor NOT 1, L_0x13915bf10, C4<0>, C4<0>, C4<0>;
L_0x13915c140 .functor AND 1, L_0x13915bff0, L_0x13915c0a0, C4<1>, C4<1>;
v0x1390428f0_0 .net *"_ivl_2", 0 0, L_0x13915bf10;  1 drivers
v0x139042980_0 .net *"_ivl_3", 0 0, L_0x13915bff0;  1 drivers
v0x139041200_0 .net *"_ivl_5", 0 0, L_0x13915c0a0;  1 drivers
L_0x13915be70 .reduce/or L_0x13915c290;
S_0x139054f40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139054c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139054f40
v0x13903fb20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13903fb20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13903fb20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x13903fb20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x13903fb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13903fb20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x1390550b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139054af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139018930 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139018970 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139036570_0 .net "in", 1 0, L_0x13915bd50;  1 drivers
v0x139036260_0 .net "out", 0 0, L_0x13915bc20;  alias, 1 drivers
v0x1390362f0_0 .net "vld", 0 0, L_0x13915b910;  alias, 1 drivers
L_0x13915b9f0 .part L_0x13915bd50, 1, 1;
L_0x13915bb80 .part L_0x13915bd50, 0, 1;
S_0x139055220 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1390550b0;
 .timescale -9 -12;
L_0x13915bad0 .functor NOT 1, L_0x13915b9f0, C4<0>, C4<0>, C4<0>;
L_0x13915bc20 .functor AND 1, L_0x13915bad0, L_0x13915bb80, C4<1>, C4<1>;
v0x139015ff0_0 .net *"_ivl_2", 0 0, L_0x13915b9f0;  1 drivers
v0x139016080_0 .net *"_ivl_3", 0 0, L_0x13915bad0;  1 drivers
v0x139014910_0 .net *"_ivl_5", 0 0, L_0x13915bb80;  1 drivers
L_0x13915b910 .reduce/or L_0x13915bd50;
S_0x139055390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390550b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139055390
v0x1390364e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1390364e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390364e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x1390364e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x1390364e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390364e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x139055620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139054980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139055620
v0x139055870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139055870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139055870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x139055870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x139055870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139055870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x139055b80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139054810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139055d50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139055d90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1390582b0_0 .net "in", 3 0, L_0x13915b870;  1 drivers
v0x139058370_0 .net "out", 1 0, L_0x13915b710;  alias, 1 drivers
v0x139058420_0 .net "vld", 0 0, L_0x13915b460;  alias, 1 drivers
L_0x13915ae20 .part L_0x13915b870, 0, 2;
L_0x13915b340 .part L_0x13915b870, 2, 2;
S_0x139055f60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139055b80;
 .timescale -9 -12;
L_0x13915b460 .functor OR 1, L_0x13915a9e0, L_0x13915af40, C4<0>, C4<0>;
L_0x130008178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139057ab0_0 .net/2u *"_ivl_4", 0 0, L_0x130008178;  1 drivers
v0x139057b70_0 .net *"_ivl_6", 1 0, L_0x13915b510;  1 drivers
v0x139057c10_0 .net *"_ivl_8", 1 0, L_0x13915b5f0;  1 drivers
v0x139057cc0_0 .net "out_h", 0 0, L_0x13915b210;  1 drivers
v0x139057d80_0 .net "out_l", 0 0, L_0x13915acf0;  1 drivers
v0x139057e50_0 .net "out_vh", 0 0, L_0x13915af40;  1 drivers
v0x139057f00_0 .net "out_vl", 0 0, L_0x13915a9e0;  1 drivers
L_0x13915b510 .concat [ 1 1 0 0], L_0x13915b210, L_0x130008178;
L_0x13915b5f0 .concat [ 1 1 0 0], L_0x13915acf0, L_0x13915a9e0;
L_0x13915b710 .functor MUXZ 2, L_0x13915b5f0, L_0x13915b510, L_0x13915af40, C4<>;
S_0x139056120 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139055f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139055e10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139055e50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139056b50_0 .net "in", 1 0, L_0x13915b340;  1 drivers
v0x139056c10_0 .net "out", 0 0, L_0x13915b210;  alias, 1 drivers
v0x139056cc0_0 .net "vld", 0 0, L_0x13915af40;  alias, 1 drivers
L_0x13915afe0 .part L_0x13915b340, 1, 1;
L_0x13915b170 .part L_0x13915b340, 0, 1;
S_0x1390564a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139056120;
 .timescale -9 -12;
L_0x13915b0c0 .functor NOT 1, L_0x13915afe0, C4<0>, C4<0>, C4<0>;
L_0x13915b210 .functor AND 1, L_0x13915b0c0, L_0x13915b170, C4<1>, C4<1>;
v0x139056670_0 .net *"_ivl_2", 0 0, L_0x13915afe0;  1 drivers
v0x139056730_0 .net *"_ivl_3", 0 0, L_0x13915b0c0;  1 drivers
v0x1390567d0_0 .net *"_ivl_5", 0 0, L_0x13915b170;  1 drivers
L_0x13915af40 .reduce/or L_0x13915b340;
S_0x139056860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139056120;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139056860
v0x139056ab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139056ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139056ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x139056ab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x139056ab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139056ab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x139056dc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139055f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139056f90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139056fd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139057840_0 .net "in", 1 0, L_0x13915ae20;  1 drivers
v0x139057900_0 .net "out", 0 0, L_0x13915acf0;  alias, 1 drivers
v0x1390579b0_0 .net "vld", 0 0, L_0x13915a9e0;  alias, 1 drivers
L_0x13915aac0 .part L_0x13915ae20, 1, 1;
L_0x13915ac50 .part L_0x13915ae20, 0, 1;
S_0x1390571a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139056dc0;
 .timescale -9 -12;
L_0x13915aba0 .functor NOT 1, L_0x13915aac0, C4<0>, C4<0>, C4<0>;
L_0x13915acf0 .functor AND 1, L_0x13915aba0, L_0x13915ac50, C4<1>, C4<1>;
v0x139057360_0 .net *"_ivl_2", 0 0, L_0x13915aac0;  1 drivers
v0x139057420_0 .net *"_ivl_3", 0 0, L_0x13915aba0;  1 drivers
v0x1390574c0_0 .net *"_ivl_5", 0 0, L_0x13915ac50;  1 drivers
L_0x13915a9e0 .reduce/or L_0x13915ae20;
S_0x139057550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139056dc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139057550
v0x1390577a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1390577a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390577a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x1390577a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x1390577a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390577a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x139057fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139055b80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139057fb0
v0x139058200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139058200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139058200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x139058200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x139058200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139058200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x139058a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390546a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139058a20
v0x139058c70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139058c70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139058c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x139058c70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x139058c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139058c70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x139059490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x148e4f600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139059490
v0x1390596e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x1390596e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390596e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x1390596e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x1390596e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390596e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x139059f00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x138fceee0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139059f00
v0x13905a150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x13905a150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13905a150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x13905a150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x13905a150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13905a150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x13905a470 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x138fd4360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13905a470
v0x13905a6d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x13905a6d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13905a6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x13905a6d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x13905a6d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13905a6d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x13905b700 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x13905b8c0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x13905b900 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x13905b940 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x139167440 .functor BUFZ 32, L_0x13915a590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139167590 .functor NOT 32, L_0x139167440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130008c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x139171fd0 .functor XOR 1, L_0x1391674b0, L_0x130008c28, C4<0>, C4<0>;
v0x139109af0_0 .net/2u *"_ivl_10", 0 0, L_0x130008c28;  1 drivers
v0x139109bb0_0 .net *"_ivl_12", 0 0, L_0x139171fd0;  1 drivers
L_0x130008c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x139109c60_0 .net/2u *"_ivl_16", 4 0, L_0x130008c70;  1 drivers
v0x139109d20_0 .net *"_ivl_18", 4 0, L_0x139172280;  1 drivers
v0x139109dd0_0 .net *"_ivl_23", 29 0, L_0x139173ab0;  1 drivers
L_0x130008e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139109ec0_0 .net/2u *"_ivl_24", 1 0, L_0x130008e20;  1 drivers
v0x139109f70_0 .net *"_ivl_4", 31 0, L_0x139167590;  1 drivers
v0x13910a020_0 .net *"_ivl_9", 30 0, L_0x139171f30;  1 drivers
v0x13910a0d0_0 .net "exp", 1 0, L_0x139173cb0;  alias, 1 drivers
v0x13910a1e0_0 .net "in", 31 0, L_0x13915a590;  alias, 1 drivers
v0x13910a290_0 .net "k", 4 0, L_0x139171d70;  1 drivers
v0x13910a330_0 .net "mant", 29 0, L_0x139173de0;  alias, 1 drivers
v0x13910a3e0_0 .net "rc", 0 0, L_0x1391674b0;  alias, 1 drivers
v0x13910a480_0 .net "regime", 4 0, L_0x1391723b0;  alias, 1 drivers
v0x13910a530_0 .net "xin", 31 0, L_0x139167440;  1 drivers
v0x13910a5e0_0 .net "xin_r", 31 0, L_0x139167600;  1 drivers
v0x13910a690_0 .net "xin_tmp", 31 0, L_0x1391739c0;  1 drivers
L_0x1391674b0 .part L_0x139167440, 30, 1;
L_0x139167600 .functor MUXZ 32, L_0x139167440, L_0x139167590, L_0x1391674b0, C4<>;
L_0x139171f30 .part L_0x139167600, 0, 31;
L_0x139172100 .concat [ 1 31 0 0], L_0x139171fd0, L_0x139171f30;
L_0x139172280 .arith/sub 5, L_0x139171d70, L_0x130008c70;
L_0x1391723b0 .functor MUXZ 5, L_0x139171d70, L_0x139172280, L_0x1391674b0, C4<>;
L_0x139173ab0 .part L_0x139167440, 0, 30;
L_0x139173b90 .concat [ 2 30 0 0], L_0x130008e20, L_0x139173ab0;
L_0x139173cb0 .part L_0x1391739c0, 30, 2;
L_0x139173de0 .part L_0x1391739c0, 0, 30;
S_0x13905bb10 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13905b700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13905bb10
v0x13905bd90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x13905bd90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13905bd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x13905bd90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x13905bd90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13905bd90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x13905be40 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13905b700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13905c010 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13905c050 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x1391739c0 .functor BUFZ 32, L_0x139173410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130008dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13905d6d0_0 .net *"_ivl_11", 0 0, L_0x130008dd8;  1 drivers
v0x13905d790_0 .net *"_ivl_6", 0 0, L_0x139173530;  1 drivers
v0x13905d840_0 .net *"_ivl_7", 31 0, L_0x1391736c0;  1 drivers
v0x13905d900_0 .net *"_ivl_9", 30 0, L_0x139173600;  1 drivers
v0x13905d9b0_0 .net "a", 31 0, L_0x139173b90;  1 drivers
v0x13905daa0_0 .net "b", 4 0, L_0x139171d70;  alias, 1 drivers
v0x13905db50_0 .net "c", 31 0, L_0x1391739c0;  alias, 1 drivers
v0x13905dc00 .array "tmp", 0 4;
v0x13905dc00_0 .net v0x13905dc00 0, 31 0, L_0x139173860; 1 drivers
v0x13905dc00_1 .net v0x13905dc00 1, 31 0, L_0x139172750; 1 drivers
v0x13905dc00_2 .net v0x13905dc00 2, 31 0, L_0x139172c10; 1 drivers
v0x13905dc00_3 .net v0x13905dc00 3, 31 0, L_0x139173010; 1 drivers
v0x13905dc00_4 .net v0x13905dc00 4, 31 0, L_0x139173410; 1 drivers
L_0x1391724d0 .part L_0x139171d70, 1, 1;
L_0x1391728b0 .part L_0x139171d70, 2, 1;
L_0x139172d30 .part L_0x139171d70, 3, 1;
L_0x139173130 .part L_0x139171d70, 4, 1;
L_0x139173530 .part L_0x139171d70, 0, 1;
L_0x139173600 .part L_0x139173b90, 0, 31;
L_0x1391736c0 .concat [ 1 31 0 0], L_0x130008dd8, L_0x139173600;
L_0x139173860 .functor MUXZ 32, L_0x139173b90, L_0x1391736c0, L_0x139173530, C4<>;
S_0x13905c240 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13905be40;
 .timescale -9 -12;
P_0x13905c410 .param/l "i" 1 4 296, +C4<01>;
v0x13905c4b0_0 .net *"_ivl_1", 0 0, L_0x1391724d0;  1 drivers
v0x13905c540_0 .net *"_ivl_3", 31 0, L_0x139172610;  1 drivers
v0x13905c5d0_0 .net *"_ivl_5", 29 0, L_0x139172570;  1 drivers
L_0x130008cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13905c660_0 .net *"_ivl_7", 1 0, L_0x130008cb8;  1 drivers
L_0x139172570 .part L_0x139173860, 0, 30;
L_0x139172610 .concat [ 2 30 0 0], L_0x130008cb8, L_0x139172570;
L_0x139172750 .functor MUXZ 32, L_0x139173860, L_0x139172610, L_0x1391724d0, C4<>;
S_0x13905c700 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13905be40;
 .timescale -9 -12;
P_0x13905c8e0 .param/l "i" 1 4 296, +C4<010>;
v0x13905c970_0 .net *"_ivl_1", 0 0, L_0x1391728b0;  1 drivers
v0x13905ca20_0 .net *"_ivl_3", 31 0, L_0x139172b30;  1 drivers
v0x13905cad0_0 .net *"_ivl_5", 27 0, L_0x139172a50;  1 drivers
L_0x130008d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13905cb90_0 .net *"_ivl_7", 3 0, L_0x130008d00;  1 drivers
L_0x139172a50 .part L_0x139172750, 0, 28;
L_0x139172b30 .concat [ 4 28 0 0], L_0x130008d00, L_0x139172a50;
L_0x139172c10 .functor MUXZ 32, L_0x139172750, L_0x139172b30, L_0x1391728b0, C4<>;
S_0x13905cc40 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13905be40;
 .timescale -9 -12;
P_0x13905ce30 .param/l "i" 1 4 296, +C4<011>;
v0x13905cec0_0 .net *"_ivl_1", 0 0, L_0x139172d30;  1 drivers
v0x13905cf70_0 .net *"_ivl_3", 31 0, L_0x139172eb0;  1 drivers
v0x13905d020_0 .net *"_ivl_5", 23 0, L_0x139172dd0;  1 drivers
L_0x130008d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13905d0e0_0 .net *"_ivl_7", 7 0, L_0x130008d48;  1 drivers
L_0x139172dd0 .part L_0x139172c10, 0, 24;
L_0x139172eb0 .concat [ 8 24 0 0], L_0x130008d48, L_0x139172dd0;
L_0x139173010 .functor MUXZ 32, L_0x139172c10, L_0x139172eb0, L_0x139172d30, C4<>;
S_0x13905d190 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13905be40;
 .timescale -9 -12;
P_0x13905d360 .param/l "i" 1 4 296, +C4<0100>;
v0x13905d400_0 .net *"_ivl_1", 0 0, L_0x139173130;  1 drivers
v0x13905d4b0_0 .net *"_ivl_3", 31 0, L_0x1391732b0;  1 drivers
v0x13905d560_0 .net *"_ivl_5", 15 0, L_0x1391731d0;  1 drivers
L_0x130008d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13905d620_0 .net *"_ivl_7", 15 0, L_0x130008d90;  1 drivers
L_0x1391731d0 .part L_0x139173010, 0, 16;
L_0x1391732b0 .concat [ 16 16 0 0], L_0x130008d90, L_0x1391731d0;
L_0x139173410 .functor MUXZ 32, L_0x139173010, L_0x1391732b0, L_0x139173130, C4<>;
S_0x13905dd50 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13905b700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x13905df10 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x13905df50 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x139109890_0 .net "in", 31 0, L_0x139172100;  1 drivers
v0x139109960_0 .net "out", 4 0, L_0x139171d70;  alias, 1 drivers
v0x139109a30_0 .net "vld", 0 0, L_0x139171a80;  1 drivers
S_0x13905e100 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13905dd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13905dfd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x13905e010 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x1391092d0_0 .net "in", 31 0, L_0x139172100;  alias, 1 drivers
v0x139109390_0 .net "out", 4 0, L_0x139171d70;  alias, 1 drivers
v0x139109450_0 .net "vld", 0 0, L_0x139171a80;  alias, 1 drivers
L_0x13916c6c0 .part L_0x139172100, 0, 16;
L_0x1391719e0 .part L_0x139172100, 16, 16;
S_0x13905e480 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13905e100;
 .timescale -9 -12;
L_0x139171a80 .functor OR 1, L_0x13916c270, L_0x139171570, C4<0>, C4<0>;
L_0x130008be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139108a80_0 .net/2u *"_ivl_4", 0 0, L_0x130008be0;  1 drivers
v0x139108b40_0 .net *"_ivl_6", 4 0, L_0x139171b30;  1 drivers
v0x139108bf0_0 .net *"_ivl_8", 4 0, L_0x139171c30;  1 drivers
v0x139108cb0_0 .net "out_h", 3 0, L_0x139171860;  1 drivers
v0x139108d70_0 .net "out_l", 3 0, L_0x13916c540;  1 drivers
v0x139108e50_0 .net "out_vh", 0 0, L_0x139171570;  1 drivers
v0x139108f00_0 .net "out_vl", 0 0, L_0x13916c270;  1 drivers
L_0x139171b30 .concat [ 4 1 0 0], L_0x139171860, L_0x130008be0;
L_0x139171c30 .concat [ 4 1 0 0], L_0x13916c540, L_0x13916c270;
L_0x139171d70 .functor MUXZ 5, L_0x139171c30, L_0x139171b30, L_0x139171570, C4<>;
S_0x13905e650 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13905e480;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13905e310 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13905e350 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13906b950_0 .net "in", 15 0, L_0x1391719e0;  1 drivers
v0x13906ba10_0 .net "out", 3 0, L_0x139171860;  alias, 1 drivers
v0x13906bac0_0 .net "vld", 0 0, L_0x139171570;  alias, 1 drivers
L_0x13916ed80 .part L_0x1391719e0, 0, 8;
L_0x139171490 .part L_0x1391719e0, 8, 8;
S_0x13905e9d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13905e650;
 .timescale -9 -12;
L_0x139171570 .functor OR 1, L_0x13916e8f0, L_0x139171000, C4<0>, C4<0>;
L_0x130008b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13906b150_0 .net/2u *"_ivl_4", 0 0, L_0x130008b98;  1 drivers
v0x13906b210_0 .net *"_ivl_6", 3 0, L_0x139171620;  1 drivers
v0x13906b2b0_0 .net *"_ivl_8", 3 0, L_0x139171720;  1 drivers
v0x13906b360_0 .net "out_h", 2 0, L_0x139171310;  1 drivers
v0x13906b420_0 .net "out_l", 2 0, L_0x13916ec00;  1 drivers
v0x13906b4f0_0 .net "out_vh", 0 0, L_0x139171000;  1 drivers
v0x13906b5a0_0 .net "out_vl", 0 0, L_0x13916e8f0;  1 drivers
L_0x139171620 .concat [ 3 1 0 0], L_0x139171310, L_0x130008b98;
L_0x139171720 .concat [ 3 1 0 0], L_0x13916ec00, L_0x13916e8f0;
L_0x139171860 .functor MUXZ 4, L_0x139171720, L_0x139171620, L_0x139171000, C4<>;
S_0x13905eba0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13905e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13905e860 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13905e8a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x139064be0_0 .net "in", 7 0, L_0x139171490;  1 drivers
v0x139064ca0_0 .net "out", 2 0, L_0x139171310;  alias, 1 drivers
v0x139064d50_0 .net "vld", 0 0, L_0x139171000;  alias, 1 drivers
L_0x13916fe50 .part L_0x139171490, 0, 4;
L_0x139170f20 .part L_0x139171490, 4, 4;
S_0x13905ef20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13905eba0;
 .timescale -9 -12;
L_0x139171000 .functor OR 1, L_0x13916f9c0, L_0x139170a90, C4<0>, C4<0>;
L_0x130008b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1390643e0_0 .net/2u *"_ivl_4", 0 0, L_0x130008b50;  1 drivers
v0x1390644a0_0 .net *"_ivl_6", 2 0, L_0x1391710b0;  1 drivers
v0x139064540_0 .net *"_ivl_8", 2 0, L_0x1391711d0;  1 drivers
v0x1390645f0_0 .net "out_h", 1 0, L_0x139170da0;  1 drivers
v0x1390646b0_0 .net "out_l", 1 0, L_0x13916fcd0;  1 drivers
v0x139064780_0 .net "out_vh", 0 0, L_0x139170a90;  1 drivers
v0x139064830_0 .net "out_vl", 0 0, L_0x13916f9c0;  1 drivers
L_0x1391710b0 .concat [ 2 1 0 0], L_0x139170da0, L_0x130008b50;
L_0x1391711d0 .concat [ 2 1 0 0], L_0x13916fcd0, L_0x13916f9c0;
L_0x139171310 .functor MUXZ 3, L_0x1391711d0, L_0x1391710b0, L_0x139170a90, C4<>;
S_0x13905f0f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13905ef20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13905edb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13905edf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1390617d0_0 .net "in", 3 0, L_0x139170f20;  1 drivers
v0x139061890_0 .net "out", 1 0, L_0x139170da0;  alias, 1 drivers
v0x139061940_0 .net "vld", 0 0, L_0x139170a90;  alias, 1 drivers
L_0x1391703c0 .part L_0x139170f20, 0, 2;
L_0x139170970 .part L_0x139170f20, 2, 2;
S_0x13905f470 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13905f0f0;
 .timescale -9 -12;
L_0x139170a90 .functor OR 1, L_0x13916fef0, L_0x1391704e0, C4<0>, C4<0>;
L_0x130008b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139060fd0_0 .net/2u *"_ivl_4", 0 0, L_0x130008b08;  1 drivers
v0x139061090_0 .net *"_ivl_6", 1 0, L_0x139170b40;  1 drivers
v0x139061130_0 .net *"_ivl_8", 1 0, L_0x139170c60;  1 drivers
v0x1390611e0_0 .net "out_h", 0 0, L_0x139170820;  1 drivers
v0x1390612a0_0 .net "out_l", 0 0, L_0x139170270;  1 drivers
v0x139061370_0 .net "out_vh", 0 0, L_0x1391704e0;  1 drivers
v0x139061420_0 .net "out_vl", 0 0, L_0x13916fef0;  1 drivers
L_0x139170b40 .concat [ 1 1 0 0], L_0x139170820, L_0x130008b08;
L_0x139170c60 .concat [ 1 1 0 0], L_0x139170270, L_0x13916fef0;
L_0x139170da0 .functor MUXZ 2, L_0x139170c60, L_0x139170b40, L_0x1391704e0, C4<>;
S_0x13905f640 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13905f470;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13905f300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13905f340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139060070_0 .net "in", 1 0, L_0x139170970;  1 drivers
v0x139060130_0 .net "out", 0 0, L_0x139170820;  alias, 1 drivers
v0x1390601e0_0 .net "vld", 0 0, L_0x1391704e0;  alias, 1 drivers
L_0x1391705a0 .part L_0x139170970, 1, 1;
L_0x139170780 .part L_0x139170970, 0, 1;
S_0x13905f9c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13905f640;
 .timescale -9 -12;
L_0x1391706b0 .functor NOT 1, L_0x1391705a0, C4<0>, C4<0>, C4<0>;
L_0x139170820 .functor AND 1, L_0x1391706b0, L_0x139170780, C4<1>, C4<1>;
v0x13905fb90_0 .net *"_ivl_2", 0 0, L_0x1391705a0;  1 drivers
v0x13905fc50_0 .net *"_ivl_3", 0 0, L_0x1391706b0;  1 drivers
v0x13905fcf0_0 .net *"_ivl_5", 0 0, L_0x139170780;  1 drivers
L_0x1391704e0 .reduce/or L_0x139170970;
S_0x13905fd80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13905f640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13905fd80
v0x13905ffd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13905ffd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13905ffd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x13905ffd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x13905ffd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13905ffd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x1390602e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13905f470;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1390604b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1390604f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139060d60_0 .net "in", 1 0, L_0x1391703c0;  1 drivers
v0x139060e20_0 .net "out", 0 0, L_0x139170270;  alias, 1 drivers
v0x139060ed0_0 .net "vld", 0 0, L_0x13916fef0;  alias, 1 drivers
L_0x13916fff0 .part L_0x1391703c0, 1, 1;
L_0x1391701d0 .part L_0x1391703c0, 0, 1;
S_0x1390606c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1390602e0;
 .timescale -9 -12;
L_0x139170100 .functor NOT 1, L_0x13916fff0, C4<0>, C4<0>, C4<0>;
L_0x139170270 .functor AND 1, L_0x139170100, L_0x1391701d0, C4<1>, C4<1>;
v0x139060880_0 .net *"_ivl_2", 0 0, L_0x13916fff0;  1 drivers
v0x139060940_0 .net *"_ivl_3", 0 0, L_0x139170100;  1 drivers
v0x1390609e0_0 .net *"_ivl_5", 0 0, L_0x1391701d0;  1 drivers
L_0x13916fef0 .reduce/or L_0x1391703c0;
S_0x139060a70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390602e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139060a70
v0x139060cc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139060cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139060cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x139060cc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x139060cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139060cc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x1390614d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13905f0f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1390614d0
v0x139061720_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139061720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139061720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x139061720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x139061720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139061720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x139061a40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13905ef20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139061c10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139061c50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139064170_0 .net "in", 3 0, L_0x13916fe50;  1 drivers
v0x139064230_0 .net "out", 1 0, L_0x13916fcd0;  alias, 1 drivers
v0x1390642e0_0 .net "vld", 0 0, L_0x13916f9c0;  alias, 1 drivers
L_0x13916f2f0 .part L_0x13916fe50, 0, 2;
L_0x13916f8a0 .part L_0x13916fe50, 2, 2;
S_0x139061e20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139061a40;
 .timescale -9 -12;
L_0x13916f9c0 .functor OR 1, L_0x13916ee20, L_0x13916f410, C4<0>, C4<0>;
L_0x130008ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139063970_0 .net/2u *"_ivl_4", 0 0, L_0x130008ac0;  1 drivers
v0x139063a30_0 .net *"_ivl_6", 1 0, L_0x13916fa70;  1 drivers
v0x139063ad0_0 .net *"_ivl_8", 1 0, L_0x13916fb90;  1 drivers
v0x139063b80_0 .net "out_h", 0 0, L_0x13916f750;  1 drivers
v0x139063c40_0 .net "out_l", 0 0, L_0x13916f1a0;  1 drivers
v0x139063d10_0 .net "out_vh", 0 0, L_0x13916f410;  1 drivers
v0x139063dc0_0 .net "out_vl", 0 0, L_0x13916ee20;  1 drivers
L_0x13916fa70 .concat [ 1 1 0 0], L_0x13916f750, L_0x130008ac0;
L_0x13916fb90 .concat [ 1 1 0 0], L_0x13916f1a0, L_0x13916ee20;
L_0x13916fcd0 .functor MUXZ 2, L_0x13916fb90, L_0x13916fa70, L_0x13916f410, C4<>;
S_0x139061fe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139061e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139061cd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139061d10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139062a10_0 .net "in", 1 0, L_0x13916f8a0;  1 drivers
v0x139062ad0_0 .net "out", 0 0, L_0x13916f750;  alias, 1 drivers
v0x139062b80_0 .net "vld", 0 0, L_0x13916f410;  alias, 1 drivers
L_0x13916f4d0 .part L_0x13916f8a0, 1, 1;
L_0x13916f6b0 .part L_0x13916f8a0, 0, 1;
S_0x139062360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139061fe0;
 .timescale -9 -12;
L_0x13916f5e0 .functor NOT 1, L_0x13916f4d0, C4<0>, C4<0>, C4<0>;
L_0x13916f750 .functor AND 1, L_0x13916f5e0, L_0x13916f6b0, C4<1>, C4<1>;
v0x139062530_0 .net *"_ivl_2", 0 0, L_0x13916f4d0;  1 drivers
v0x1390625f0_0 .net *"_ivl_3", 0 0, L_0x13916f5e0;  1 drivers
v0x139062690_0 .net *"_ivl_5", 0 0, L_0x13916f6b0;  1 drivers
L_0x13916f410 .reduce/or L_0x13916f8a0;
S_0x139062720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139061fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139062720
v0x139062970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139062970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139062970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x139062970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x139062970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139062970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x139062c80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139061e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139062e50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139062e90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139063700_0 .net "in", 1 0, L_0x13916f2f0;  1 drivers
v0x1390637c0_0 .net "out", 0 0, L_0x13916f1a0;  alias, 1 drivers
v0x139063870_0 .net "vld", 0 0, L_0x13916ee20;  alias, 1 drivers
L_0x13916ef20 .part L_0x13916f2f0, 1, 1;
L_0x13916f100 .part L_0x13916f2f0, 0, 1;
S_0x139063060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139062c80;
 .timescale -9 -12;
L_0x13916f030 .functor NOT 1, L_0x13916ef20, C4<0>, C4<0>, C4<0>;
L_0x13916f1a0 .functor AND 1, L_0x13916f030, L_0x13916f100, C4<1>, C4<1>;
v0x139063220_0 .net *"_ivl_2", 0 0, L_0x13916ef20;  1 drivers
v0x1390632e0_0 .net *"_ivl_3", 0 0, L_0x13916f030;  1 drivers
v0x139063380_0 .net *"_ivl_5", 0 0, L_0x13916f100;  1 drivers
L_0x13916ee20 .reduce/or L_0x13916f2f0;
S_0x139063410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139062c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139063410
v0x139063660_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139063660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139063660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x139063660_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x139063660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139063660_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x139063e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139061a40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139063e70
v0x1390640c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1390640c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390640c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x1390640c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x1390640c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390640c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x1390648e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13905eba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1390648e0
v0x139064b30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139064b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139064b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x139064b30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x139064b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139064b30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x139064e50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13905e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139065020 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139065060 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13906aee0_0 .net "in", 7 0, L_0x13916ed80;  1 drivers
v0x13906afa0_0 .net "out", 2 0, L_0x13916ec00;  alias, 1 drivers
v0x13906b050_0 .net "vld", 0 0, L_0x13916e8f0;  alias, 1 drivers
L_0x13916d740 .part L_0x13916ed80, 0, 4;
L_0x13916e810 .part L_0x13916ed80, 4, 4;
S_0x139065230 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139064e50;
 .timescale -9 -12;
L_0x13916e8f0 .functor OR 1, L_0x13916d2b0, L_0x13916e380, C4<0>, C4<0>;
L_0x130008a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13906a6e0_0 .net/2u *"_ivl_4", 0 0, L_0x130008a78;  1 drivers
v0x13906a7a0_0 .net *"_ivl_6", 2 0, L_0x13916e9a0;  1 drivers
v0x13906a840_0 .net *"_ivl_8", 2 0, L_0x13916eac0;  1 drivers
v0x13906a8f0_0 .net "out_h", 1 0, L_0x13916e690;  1 drivers
v0x13906a9b0_0 .net "out_l", 1 0, L_0x13916d5c0;  1 drivers
v0x13906aa80_0 .net "out_vh", 0 0, L_0x13916e380;  1 drivers
v0x13906ab30_0 .net "out_vl", 0 0, L_0x13916d2b0;  1 drivers
L_0x13916e9a0 .concat [ 2 1 0 0], L_0x13916e690, L_0x130008a78;
L_0x13916eac0 .concat [ 2 1 0 0], L_0x13916d5c0, L_0x13916d2b0;
L_0x13916ec00 .functor MUXZ 3, L_0x13916eac0, L_0x13916e9a0, L_0x13916e380, C4<>;
S_0x1390653f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139065230;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1390650e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139065120 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139067ad0_0 .net "in", 3 0, L_0x13916e810;  1 drivers
v0x139067b90_0 .net "out", 1 0, L_0x13916e690;  alias, 1 drivers
v0x139067c40_0 .net "vld", 0 0, L_0x13916e380;  alias, 1 drivers
L_0x13916dcb0 .part L_0x13916e810, 0, 2;
L_0x13916e260 .part L_0x13916e810, 2, 2;
S_0x139065770 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1390653f0;
 .timescale -9 -12;
L_0x13916e380 .functor OR 1, L_0x13916d7e0, L_0x13916ddd0, C4<0>, C4<0>;
L_0x130008a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1390672d0_0 .net/2u *"_ivl_4", 0 0, L_0x130008a30;  1 drivers
v0x139067390_0 .net *"_ivl_6", 1 0, L_0x13916e430;  1 drivers
v0x139067430_0 .net *"_ivl_8", 1 0, L_0x13916e550;  1 drivers
v0x1390674e0_0 .net "out_h", 0 0, L_0x13916e110;  1 drivers
v0x1390675a0_0 .net "out_l", 0 0, L_0x13916db60;  1 drivers
v0x139067670_0 .net "out_vh", 0 0, L_0x13916ddd0;  1 drivers
v0x139067720_0 .net "out_vl", 0 0, L_0x13916d7e0;  1 drivers
L_0x13916e430 .concat [ 1 1 0 0], L_0x13916e110, L_0x130008a30;
L_0x13916e550 .concat [ 1 1 0 0], L_0x13916db60, L_0x13916d7e0;
L_0x13916e690 .functor MUXZ 2, L_0x13916e550, L_0x13916e430, L_0x13916ddd0, C4<>;
S_0x139065940 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139065770;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139065600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139065640 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139066370_0 .net "in", 1 0, L_0x13916e260;  1 drivers
v0x139066430_0 .net "out", 0 0, L_0x13916e110;  alias, 1 drivers
v0x1390664e0_0 .net "vld", 0 0, L_0x13916ddd0;  alias, 1 drivers
L_0x13916de90 .part L_0x13916e260, 1, 1;
L_0x13916e070 .part L_0x13916e260, 0, 1;
S_0x139065cc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139065940;
 .timescale -9 -12;
L_0x13916dfa0 .functor NOT 1, L_0x13916de90, C4<0>, C4<0>, C4<0>;
L_0x13916e110 .functor AND 1, L_0x13916dfa0, L_0x13916e070, C4<1>, C4<1>;
v0x139065e90_0 .net *"_ivl_2", 0 0, L_0x13916de90;  1 drivers
v0x139065f50_0 .net *"_ivl_3", 0 0, L_0x13916dfa0;  1 drivers
v0x139065ff0_0 .net *"_ivl_5", 0 0, L_0x13916e070;  1 drivers
L_0x13916ddd0 .reduce/or L_0x13916e260;
S_0x139066080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139065940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139066080
v0x1390662d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1390662d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390662d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x1390662d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x1390662d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390662d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x1390665e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139065770;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1390667b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1390667f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139067060_0 .net "in", 1 0, L_0x13916dcb0;  1 drivers
v0x139067120_0 .net "out", 0 0, L_0x13916db60;  alias, 1 drivers
v0x1390671d0_0 .net "vld", 0 0, L_0x13916d7e0;  alias, 1 drivers
L_0x13916d8e0 .part L_0x13916dcb0, 1, 1;
L_0x13916dac0 .part L_0x13916dcb0, 0, 1;
S_0x1390669c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1390665e0;
 .timescale -9 -12;
L_0x13916d9f0 .functor NOT 1, L_0x13916d8e0, C4<0>, C4<0>, C4<0>;
L_0x13916db60 .functor AND 1, L_0x13916d9f0, L_0x13916dac0, C4<1>, C4<1>;
v0x139066b80_0 .net *"_ivl_2", 0 0, L_0x13916d8e0;  1 drivers
v0x139066c40_0 .net *"_ivl_3", 0 0, L_0x13916d9f0;  1 drivers
v0x139066ce0_0 .net *"_ivl_5", 0 0, L_0x13916dac0;  1 drivers
L_0x13916d7e0 .reduce/or L_0x13916dcb0;
S_0x139066d70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390665e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139066d70
v0x139066fc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139066fc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139066fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x139066fc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x139066fc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139066fc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x1390677d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390653f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1390677d0
v0x139067a20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139067a20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139067a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x139067a20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x139067a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139067a20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x139067d40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139065230;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139067f10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139067f50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13906a470_0 .net "in", 3 0, L_0x13916d740;  1 drivers
v0x13906a530_0 .net "out", 1 0, L_0x13916d5c0;  alias, 1 drivers
v0x13906a5e0_0 .net "vld", 0 0, L_0x13916d2b0;  alias, 1 drivers
L_0x13916cbe0 .part L_0x13916d740, 0, 2;
L_0x13916d190 .part L_0x13916d740, 2, 2;
S_0x139068120 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139067d40;
 .timescale -9 -12;
L_0x13916d2b0 .functor OR 1, L_0x13916c7a0, L_0x13916cd00, C4<0>, C4<0>;
L_0x1300089e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139069c70_0 .net/2u *"_ivl_4", 0 0, L_0x1300089e8;  1 drivers
v0x139069d30_0 .net *"_ivl_6", 1 0, L_0x13916d360;  1 drivers
v0x139069dd0_0 .net *"_ivl_8", 1 0, L_0x13916d480;  1 drivers
v0x139069e80_0 .net "out_h", 0 0, L_0x13916d040;  1 drivers
v0x139069f40_0 .net "out_l", 0 0, L_0x13916cab0;  1 drivers
v0x13906a010_0 .net "out_vh", 0 0, L_0x13916cd00;  1 drivers
v0x13906a0c0_0 .net "out_vl", 0 0, L_0x13916c7a0;  1 drivers
L_0x13916d360 .concat [ 1 1 0 0], L_0x13916d040, L_0x1300089e8;
L_0x13916d480 .concat [ 1 1 0 0], L_0x13916cab0, L_0x13916c7a0;
L_0x13916d5c0 .functor MUXZ 2, L_0x13916d480, L_0x13916d360, L_0x13916cd00, C4<>;
S_0x1390682e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139068120;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139067fd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139068010 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139068d10_0 .net "in", 1 0, L_0x13916d190;  1 drivers
v0x139068dd0_0 .net "out", 0 0, L_0x13916d040;  alias, 1 drivers
v0x139068e80_0 .net "vld", 0 0, L_0x13916cd00;  alias, 1 drivers
L_0x13916cdc0 .part L_0x13916d190, 1, 1;
L_0x13916cfa0 .part L_0x13916d190, 0, 1;
S_0x139068660 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1390682e0;
 .timescale -9 -12;
L_0x13916ced0 .functor NOT 1, L_0x13916cdc0, C4<0>, C4<0>, C4<0>;
L_0x13916d040 .functor AND 1, L_0x13916ced0, L_0x13916cfa0, C4<1>, C4<1>;
v0x139068830_0 .net *"_ivl_2", 0 0, L_0x13916cdc0;  1 drivers
v0x1390688f0_0 .net *"_ivl_3", 0 0, L_0x13916ced0;  1 drivers
v0x139068990_0 .net *"_ivl_5", 0 0, L_0x13916cfa0;  1 drivers
L_0x13916cd00 .reduce/or L_0x13916d190;
S_0x139068a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390682e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139068a20
v0x139068c70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139068c70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139068c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x139068c70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x139068c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139068c70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x139068f80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139068120;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139069150 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139069190 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139069a00_0 .net "in", 1 0, L_0x13916cbe0;  1 drivers
v0x139069ac0_0 .net "out", 0 0, L_0x13916cab0;  alias, 1 drivers
v0x139069b70_0 .net "vld", 0 0, L_0x13916c7a0;  alias, 1 drivers
L_0x13916c880 .part L_0x13916cbe0, 1, 1;
L_0x13916ca10 .part L_0x13916cbe0, 0, 1;
S_0x139069360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139068f80;
 .timescale -9 -12;
L_0x13916c960 .functor NOT 1, L_0x13916c880, C4<0>, C4<0>, C4<0>;
L_0x13916cab0 .functor AND 1, L_0x13916c960, L_0x13916ca10, C4<1>, C4<1>;
v0x139069520_0 .net *"_ivl_2", 0 0, L_0x13916c880;  1 drivers
v0x1390695e0_0 .net *"_ivl_3", 0 0, L_0x13916c960;  1 drivers
v0x139069680_0 .net *"_ivl_5", 0 0, L_0x13916ca10;  1 drivers
L_0x13916c7a0 .reduce/or L_0x13916cbe0;
S_0x139069710 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139068f80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139069710
v0x139069960_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139069960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139069960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x139069960_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x139069960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139069960_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x13906a170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139067d40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13906a170
v0x13906a3c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13906a3c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13906a3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x13906a3c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x13906a3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13906a3c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x13906abe0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139064e50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13906abe0
v0x13906ae30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13906ae30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13906ae30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x13906ae30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x13906ae30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13906ae30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x13906b650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13905e650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13906b650
v0x13906b8a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x13906b8a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13906b8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x13906b8a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x13906b8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13906b8a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x13906bbc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13905e480;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13906bd90 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13906bdd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x139108810_0 .net "in", 15 0, L_0x13916c6c0;  1 drivers
v0x1391088d0_0 .net "out", 3 0, L_0x13916c540;  alias, 1 drivers
v0x139108980_0 .net "vld", 0 0, L_0x13916c270;  alias, 1 drivers
L_0x1391699f0 .part L_0x13916c6c0, 0, 8;
L_0x13916c190 .part L_0x13916c6c0, 8, 8;
S_0x13906bfa0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13906bbc0;
 .timescale -9 -12;
L_0x13916c270 .functor OR 1, L_0x1391695e0, L_0x13916bd20, C4<0>, C4<0>;
L_0x1300089a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139107fc0_0 .net/2u *"_ivl_4", 0 0, L_0x1300089a0;  1 drivers
v0x139108080_0 .net *"_ivl_6", 3 0, L_0x13916c320;  1 drivers
v0x139108130_0 .net *"_ivl_8", 3 0, L_0x13916c400;  1 drivers
v0x1391081f0_0 .net "out_h", 2 0, L_0x13916c010;  1 drivers
v0x1391082b0_0 .net "out_l", 2 0, L_0x139169890;  1 drivers
v0x139108390_0 .net "out_vh", 0 0, L_0x13916bd20;  1 drivers
v0x139108440_0 .net "out_vl", 0 0, L_0x1391695e0;  1 drivers
L_0x13916c320 .concat [ 3 1 0 0], L_0x13916c010, L_0x1300089a0;
L_0x13916c400 .concat [ 3 1 0 0], L_0x139169890, L_0x1391695e0;
L_0x13916c540 .functor MUXZ 4, L_0x13916c400, L_0x13916c320, L_0x13916bd20, C4<>;
S_0x13906c160 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13906bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13906be50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13906be90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x1390721a0_0 .net "in", 7 0, L_0x13916c190;  1 drivers
v0x139072260_0 .net "out", 2 0, L_0x13916c010;  alias, 1 drivers
v0x139072310_0 .net "vld", 0 0, L_0x13916bd20;  alias, 1 drivers
L_0x13916aa70 .part L_0x13916c190, 0, 4;
L_0x13916bc40 .part L_0x13916c190, 4, 4;
S_0x13906c4e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13906c160;
 .timescale -9 -12;
L_0x13916bd20 .functor OR 1, L_0x13916a5e0, L_0x13916b6b0, C4<0>, C4<0>;
L_0x130008958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1390719a0_0 .net/2u *"_ivl_4", 0 0, L_0x130008958;  1 drivers
v0x139071a60_0 .net *"_ivl_6", 2 0, L_0x13916bda0;  1 drivers
v0x139071b00_0 .net *"_ivl_8", 2 0, L_0x13916bed0;  1 drivers
v0x139071bb0_0 .net "out_h", 1 0, L_0x13916bac0;  1 drivers
v0x139071c70_0 .net "out_l", 1 0, L_0x13916a8f0;  1 drivers
v0x139071d40_0 .net "out_vh", 0 0, L_0x13916b6b0;  1 drivers
v0x139071df0_0 .net "out_vl", 0 0, L_0x13916a5e0;  1 drivers
L_0x13916bda0 .concat [ 2 1 0 0], L_0x13916bac0, L_0x130008958;
L_0x13916bed0 .concat [ 2 1 0 0], L_0x13916a8f0, L_0x13916a5e0;
L_0x13916c010 .functor MUXZ 3, L_0x13916bed0, L_0x13916bda0, L_0x13916b6b0, C4<>;
S_0x13906c6b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13906c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13906c370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13906c3b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13906ed90_0 .net "in", 3 0, L_0x13916bc40;  1 drivers
v0x13906ee50_0 .net "out", 1 0, L_0x13916bac0;  alias, 1 drivers
v0x13906ef00_0 .net "vld", 0 0, L_0x13916b6b0;  alias, 1 drivers
L_0x13916afe0 .part L_0x13916bc40, 0, 2;
L_0x13916b590 .part L_0x13916bc40, 2, 2;
S_0x13906ca30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13906c6b0;
 .timescale -9 -12;
L_0x13916b6b0 .functor OR 1, L_0x13916ab10, L_0x13916b100, C4<0>, C4<0>;
L_0x130008910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13906e590_0 .net/2u *"_ivl_4", 0 0, L_0x130008910;  1 drivers
v0x13906e650_0 .net *"_ivl_6", 1 0, L_0x139163f30;  1 drivers
v0x13906e6f0_0 .net *"_ivl_8", 1 0, L_0x13916b9a0;  1 drivers
v0x13906e7a0_0 .net "out_h", 0 0, L_0x13916b440;  1 drivers
v0x13906e860_0 .net "out_l", 0 0, L_0x13916ae90;  1 drivers
v0x13906e930_0 .net "out_vh", 0 0, L_0x13916b100;  1 drivers
v0x13906e9e0_0 .net "out_vl", 0 0, L_0x13916ab10;  1 drivers
L_0x139163f30 .concat [ 1 1 0 0], L_0x13916b440, L_0x130008910;
L_0x13916b9a0 .concat [ 1 1 0 0], L_0x13916ae90, L_0x13916ab10;
L_0x13916bac0 .functor MUXZ 2, L_0x13916b9a0, L_0x139163f30, L_0x13916b100, C4<>;
S_0x13906cc00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13906ca30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13906c8c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13906c900 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13906d630_0 .net "in", 1 0, L_0x13916b590;  1 drivers
v0x13906d6f0_0 .net "out", 0 0, L_0x13916b440;  alias, 1 drivers
v0x13906d7a0_0 .net "vld", 0 0, L_0x13916b100;  alias, 1 drivers
L_0x13916b1c0 .part L_0x13916b590, 1, 1;
L_0x13916b3a0 .part L_0x13916b590, 0, 1;
S_0x13906cf80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13906cc00;
 .timescale -9 -12;
L_0x13916b2d0 .functor NOT 1, L_0x13916b1c0, C4<0>, C4<0>, C4<0>;
L_0x13916b440 .functor AND 1, L_0x13916b2d0, L_0x13916b3a0, C4<1>, C4<1>;
v0x13906d150_0 .net *"_ivl_2", 0 0, L_0x13916b1c0;  1 drivers
v0x13906d210_0 .net *"_ivl_3", 0 0, L_0x13916b2d0;  1 drivers
v0x13906d2b0_0 .net *"_ivl_5", 0 0, L_0x13916b3a0;  1 drivers
L_0x13916b100 .reduce/or L_0x13916b590;
S_0x13906d340 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13906cc00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13906d340
v0x13906d590_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13906d590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13906d590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x13906d590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x13906d590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13906d590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x13906d8a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13906ca30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13906da70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13906dab0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13906e320_0 .net "in", 1 0, L_0x13916afe0;  1 drivers
v0x13906e3e0_0 .net "out", 0 0, L_0x13916ae90;  alias, 1 drivers
v0x13906e490_0 .net "vld", 0 0, L_0x13916ab10;  alias, 1 drivers
L_0x13916ac10 .part L_0x13916afe0, 1, 1;
L_0x13916adf0 .part L_0x13916afe0, 0, 1;
S_0x13906dc80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13906d8a0;
 .timescale -9 -12;
L_0x13916ad20 .functor NOT 1, L_0x13916ac10, C4<0>, C4<0>, C4<0>;
L_0x13916ae90 .functor AND 1, L_0x13916ad20, L_0x13916adf0, C4<1>, C4<1>;
v0x13906de40_0 .net *"_ivl_2", 0 0, L_0x13916ac10;  1 drivers
v0x13906df00_0 .net *"_ivl_3", 0 0, L_0x13916ad20;  1 drivers
v0x13906dfa0_0 .net *"_ivl_5", 0 0, L_0x13916adf0;  1 drivers
L_0x13916ab10 .reduce/or L_0x13916afe0;
S_0x13906e030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13906d8a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13906e030
v0x13906e280_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13906e280_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13906e280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x13906e280_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x13906e280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13906e280_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x13906ea90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13906c6b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13906ea90
v0x13906ece0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13906ece0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13906ece0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x13906ece0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x13906ece0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13906ece0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x13906f000 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13906c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13906f1d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13906f210 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139071730_0 .net "in", 3 0, L_0x13916aa70;  1 drivers
v0x1390717f0_0 .net "out", 1 0, L_0x13916a8f0;  alias, 1 drivers
v0x1390718a0_0 .net "vld", 0 0, L_0x13916a5e0;  alias, 1 drivers
L_0x139169f10 .part L_0x13916aa70, 0, 2;
L_0x13916a4c0 .part L_0x13916aa70, 2, 2;
S_0x13906f3e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13906f000;
 .timescale -9 -12;
L_0x13916a5e0 .functor OR 1, L_0x139169a90, L_0x13916a030, C4<0>, C4<0>;
L_0x1300088c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139070f30_0 .net/2u *"_ivl_4", 0 0, L_0x1300088c8;  1 drivers
v0x139070ff0_0 .net *"_ivl_6", 1 0, L_0x13916a690;  1 drivers
v0x139071090_0 .net *"_ivl_8", 1 0, L_0x13916a7b0;  1 drivers
v0x139071140_0 .net "out_h", 0 0, L_0x13916a370;  1 drivers
v0x139071200_0 .net "out_l", 0 0, L_0x139169dc0;  1 drivers
v0x1390712d0_0 .net "out_vh", 0 0, L_0x13916a030;  1 drivers
v0x139071380_0 .net "out_vl", 0 0, L_0x139169a90;  1 drivers
L_0x13916a690 .concat [ 1 1 0 0], L_0x13916a370, L_0x1300088c8;
L_0x13916a7b0 .concat [ 1 1 0 0], L_0x139169dc0, L_0x139169a90;
L_0x13916a8f0 .functor MUXZ 2, L_0x13916a7b0, L_0x13916a690, L_0x13916a030, C4<>;
S_0x13906f5a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13906f3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13906f290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13906f2d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13906ffd0_0 .net "in", 1 0, L_0x13916a4c0;  1 drivers
v0x139070090_0 .net "out", 0 0, L_0x13916a370;  alias, 1 drivers
v0x139070140_0 .net "vld", 0 0, L_0x13916a030;  alias, 1 drivers
L_0x13916a0f0 .part L_0x13916a4c0, 1, 1;
L_0x13916a2d0 .part L_0x13916a4c0, 0, 1;
S_0x13906f920 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13906f5a0;
 .timescale -9 -12;
L_0x13916a200 .functor NOT 1, L_0x13916a0f0, C4<0>, C4<0>, C4<0>;
L_0x13916a370 .functor AND 1, L_0x13916a200, L_0x13916a2d0, C4<1>, C4<1>;
v0x13906faf0_0 .net *"_ivl_2", 0 0, L_0x13916a0f0;  1 drivers
v0x13906fbb0_0 .net *"_ivl_3", 0 0, L_0x13916a200;  1 drivers
v0x13906fc50_0 .net *"_ivl_5", 0 0, L_0x13916a2d0;  1 drivers
L_0x13916a030 .reduce/or L_0x13916a4c0;
S_0x13906fce0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13906f5a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13906fce0
v0x13906ff30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13906ff30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13906ff30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x13906ff30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x13906ff30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13906ff30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x139070240 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13906f3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139070410 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139070450 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139070cc0_0 .net "in", 1 0, L_0x139169f10;  1 drivers
v0x139070d80_0 .net "out", 0 0, L_0x139169dc0;  alias, 1 drivers
v0x139070e30_0 .net "vld", 0 0, L_0x139169a90;  alias, 1 drivers
L_0x139169b70 .part L_0x139169f10, 1, 1;
L_0x139169d20 .part L_0x139169f10, 0, 1;
S_0x139070620 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139070240;
 .timescale -9 -12;
L_0x139169c50 .functor NOT 1, L_0x139169b70, C4<0>, C4<0>, C4<0>;
L_0x139169dc0 .functor AND 1, L_0x139169c50, L_0x139169d20, C4<1>, C4<1>;
v0x1390707e0_0 .net *"_ivl_2", 0 0, L_0x139169b70;  1 drivers
v0x1390708a0_0 .net *"_ivl_3", 0 0, L_0x139169c50;  1 drivers
v0x139070940_0 .net *"_ivl_5", 0 0, L_0x139169d20;  1 drivers
L_0x139169a90 .reduce/or L_0x139169f10;
S_0x1390709d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139070240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1390709d0
v0x139070c20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139070c20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139070c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x139070c20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x139070c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139070c20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x139071430 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13906f000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139071430
v0x139071680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139071680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139071680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x139071680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x139071680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139071680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x139071ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13906c160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139071ea0
v0x1390720f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1390720f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1390720f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x1390720f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x1390720f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1390720f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x139072410 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13906bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1390725e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139072620 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x139107d50_0 .net "in", 7 0, L_0x1391699f0;  1 drivers
v0x139107e10_0 .net "out", 2 0, L_0x139169890;  alias, 1 drivers
v0x139107ec0_0 .net "vld", 0 0, L_0x1391695e0;  alias, 1 drivers
L_0x1391685b0 .part L_0x1391699f0, 0, 4;
L_0x139169500 .part L_0x1391699f0, 4, 4;
S_0x1390727f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139072410;
 .timescale -9 -12;
L_0x1391695e0 .functor OR 1, L_0x1391681a0, L_0x1391690d0, C4<0>, C4<0>;
L_0x130008880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139107540_0 .net/2u *"_ivl_4", 0 0, L_0x130008880;  1 drivers
v0x139107600_0 .net *"_ivl_6", 2 0, L_0x139169690;  1 drivers
v0x1391076a0_0 .net *"_ivl_8", 2 0, L_0x139169770;  1 drivers
v0x139107750_0 .net "out_h", 1 0, L_0x139169380;  1 drivers
v0x139107810_0 .net "out_l", 1 0, L_0x139168450;  1 drivers
v0x1391078e0_0 .net "out_vh", 0 0, L_0x1391690d0;  1 drivers
v0x139107990_0 .net "out_vl", 0 0, L_0x1391681a0;  1 drivers
L_0x139169690 .concat [ 2 1 0 0], L_0x139169380, L_0x130008880;
L_0x139169770 .concat [ 2 1 0 0], L_0x139168450, L_0x1391681a0;
L_0x139169890 .functor MUXZ 3, L_0x139169770, L_0x139169690, L_0x1391690d0, C4<>;
S_0x1390729b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1390727f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1390726a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1390726e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139104900_0 .net "in", 3 0, L_0x139169500;  1 drivers
v0x1391049c0_0 .net "out", 1 0, L_0x139169380;  alias, 1 drivers
v0x139104a70_0 .net "vld", 0 0, L_0x1391690d0;  alias, 1 drivers
L_0x139168a90 .part L_0x139169500, 0, 2;
L_0x139168fb0 .part L_0x139169500, 2, 2;
S_0x139072d30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1390729b0;
 .timescale -9 -12;
L_0x1391690d0 .functor OR 1, L_0x139168650, L_0x139168bb0, C4<0>, C4<0>;
L_0x130008838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139104090_0 .net/2u *"_ivl_4", 0 0, L_0x130008838;  1 drivers
v0x139104150_0 .net *"_ivl_6", 1 0, L_0x139169180;  1 drivers
v0x139104200_0 .net *"_ivl_8", 1 0, L_0x139169260;  1 drivers
v0x1391042c0_0 .net "out_h", 0 0, L_0x139168e80;  1 drivers
v0x139104380_0 .net "out_l", 0 0, L_0x139168960;  1 drivers
v0x139104460_0 .net "out_vh", 0 0, L_0x139168bb0;  1 drivers
v0x139104510_0 .net "out_vl", 0 0, L_0x139168650;  1 drivers
L_0x139169180 .concat [ 1 1 0 0], L_0x139168e80, L_0x130008838;
L_0x139169260 .concat [ 1 1 0 0], L_0x139168960, L_0x139168650;
L_0x139169380 .functor MUXZ 2, L_0x139169260, L_0x139169180, L_0x139168bb0, C4<>;
S_0x139072f00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139072d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139072bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139072c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139073930_0 .net "in", 1 0, L_0x139168fb0;  1 drivers
v0x1390739f0_0 .net "out", 0 0, L_0x139168e80;  alias, 1 drivers
v0x139073aa0_0 .net "vld", 0 0, L_0x139168bb0;  alias, 1 drivers
L_0x139168c50 .part L_0x139168fb0, 1, 1;
L_0x139168de0 .part L_0x139168fb0, 0, 1;
S_0x139073280 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139072f00;
 .timescale -9 -12;
L_0x139168d30 .functor NOT 1, L_0x139168c50, C4<0>, C4<0>, C4<0>;
L_0x139168e80 .functor AND 1, L_0x139168d30, L_0x139168de0, C4<1>, C4<1>;
v0x139073450_0 .net *"_ivl_2", 0 0, L_0x139168c50;  1 drivers
v0x139073510_0 .net *"_ivl_3", 0 0, L_0x139168d30;  1 drivers
v0x1390735b0_0 .net *"_ivl_5", 0 0, L_0x139168de0;  1 drivers
L_0x139168bb0 .reduce/or L_0x139168fb0;
S_0x139073640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139072f00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139073640
v0x139073890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139073890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139073890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x139073890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x139073890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139073890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x139073ba0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139072d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139073d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139073db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139074620_0 .net "in", 1 0, L_0x139168a90;  1 drivers
v0x1390746e0_0 .net "out", 0 0, L_0x139168960;  alias, 1 drivers
v0x139074790_0 .net "vld", 0 0, L_0x139168650;  alias, 1 drivers
L_0x139168730 .part L_0x139168a90, 1, 1;
L_0x1391688c0 .part L_0x139168a90, 0, 1;
S_0x139073f80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139073ba0;
 .timescale -9 -12;
L_0x139168810 .functor NOT 1, L_0x139168730, C4<0>, C4<0>, C4<0>;
L_0x139168960 .functor AND 1, L_0x139168810, L_0x1391688c0, C4<1>, C4<1>;
v0x139074140_0 .net *"_ivl_2", 0 0, L_0x139168730;  1 drivers
v0x139074200_0 .net *"_ivl_3", 0 0, L_0x139168810;  1 drivers
v0x1390742a0_0 .net *"_ivl_5", 0 0, L_0x1391688c0;  1 drivers
L_0x139168650 .reduce/or L_0x139168a90;
S_0x139074330 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139073ba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139074330
v0x139074580_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139074580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139074580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x139074580_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x139074580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139074580_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x1391045c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1390729b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391045c0
v0x139104850_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139104850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139104850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x139104850_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x139104850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139104850_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x139104b70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1390727f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139104d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139104d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1391072d0_0 .net "in", 3 0, L_0x1391685b0;  1 drivers
v0x139107390_0 .net "out", 1 0, L_0x139168450;  alias, 1 drivers
v0x139107440_0 .net "vld", 0 0, L_0x1391681a0;  alias, 1 drivers
L_0x139167b60 .part L_0x1391685b0, 0, 2;
L_0x139168080 .part L_0x1391685b0, 2, 2;
S_0x139104f70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139104b70;
 .timescale -9 -12;
L_0x1391681a0 .functor OR 1, L_0x139167720, L_0x139167c80, C4<0>, C4<0>;
L_0x1300087f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139106ad0_0 .net/2u *"_ivl_4", 0 0, L_0x1300087f0;  1 drivers
v0x139106b90_0 .net *"_ivl_6", 1 0, L_0x139168250;  1 drivers
v0x139106c30_0 .net *"_ivl_8", 1 0, L_0x139168330;  1 drivers
v0x139106ce0_0 .net "out_h", 0 0, L_0x139167f50;  1 drivers
v0x139106da0_0 .net "out_l", 0 0, L_0x139167a30;  1 drivers
v0x139106e70_0 .net "out_vh", 0 0, L_0x139167c80;  1 drivers
v0x139106f20_0 .net "out_vl", 0 0, L_0x139167720;  1 drivers
L_0x139168250 .concat [ 1 1 0 0], L_0x139167f50, L_0x1300087f0;
L_0x139168330 .concat [ 1 1 0 0], L_0x139167a30, L_0x139167720;
L_0x139168450 .functor MUXZ 2, L_0x139168330, L_0x139168250, L_0x139167c80, C4<>;
S_0x139105140 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139104f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139104e00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139104e40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139105b70_0 .net "in", 1 0, L_0x139168080;  1 drivers
v0x139105c30_0 .net "out", 0 0, L_0x139167f50;  alias, 1 drivers
v0x139105ce0_0 .net "vld", 0 0, L_0x139167c80;  alias, 1 drivers
L_0x139167d20 .part L_0x139168080, 1, 1;
L_0x139167eb0 .part L_0x139168080, 0, 1;
S_0x1391054c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139105140;
 .timescale -9 -12;
L_0x139167e00 .functor NOT 1, L_0x139167d20, C4<0>, C4<0>, C4<0>;
L_0x139167f50 .functor AND 1, L_0x139167e00, L_0x139167eb0, C4<1>, C4<1>;
v0x139105690_0 .net *"_ivl_2", 0 0, L_0x139167d20;  1 drivers
v0x139105750_0 .net *"_ivl_3", 0 0, L_0x139167e00;  1 drivers
v0x1391057f0_0 .net *"_ivl_5", 0 0, L_0x139167eb0;  1 drivers
L_0x139167c80 .reduce/or L_0x139168080;
S_0x139105880 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139105140;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139105880
v0x139105ad0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139105ad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139105ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x139105ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x139105ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139105ad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x139105de0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139104f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139105fb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139105ff0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139106860_0 .net "in", 1 0, L_0x139167b60;  1 drivers
v0x139106920_0 .net "out", 0 0, L_0x139167a30;  alias, 1 drivers
v0x1391069d0_0 .net "vld", 0 0, L_0x139167720;  alias, 1 drivers
L_0x139167800 .part L_0x139167b60, 1, 1;
L_0x139167990 .part L_0x139167b60, 0, 1;
S_0x1391061c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139105de0;
 .timescale -9 -12;
L_0x1391678e0 .functor NOT 1, L_0x139167800, C4<0>, C4<0>, C4<0>;
L_0x139167a30 .functor AND 1, L_0x1391678e0, L_0x139167990, C4<1>, C4<1>;
v0x139106380_0 .net *"_ivl_2", 0 0, L_0x139167800;  1 drivers
v0x139106440_0 .net *"_ivl_3", 0 0, L_0x1391678e0;  1 drivers
v0x1391064e0_0 .net *"_ivl_5", 0 0, L_0x139167990;  1 drivers
L_0x139167720 .reduce/or L_0x139167b60;
S_0x139106570 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139105de0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139106570
v0x1391067c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1391067c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391067c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x1391067c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x1391067c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391067c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x139106fd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139104b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139106fd0
v0x139107220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139107220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139107220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x139107220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x139107220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139107220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x139107a40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139072410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139107a40
v0x139107ca0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139107ca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139107ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x139107ca0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x139107ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139107ca0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x1391084f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13906bbc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391084f0
v0x139108760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x139108760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139108760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x139108760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x139108760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139108760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x139108fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13905e100;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139108fb0
v0x139109220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x139109220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139109220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x139109220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x139109220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139109220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x139109550 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13905dd50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139109550
v0x1391097e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x1391097e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391097e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x1391097e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x1391097e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391097e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x13910a890 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13910ab50 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1300090a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13910b160_0 .net/2u *"_ivl_0", 0 0, L_0x1300090a8;  1 drivers
L_0x1300090f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13910b220_0 .net/2u *"_ivl_4", 0 0, L_0x1300090f0;  1 drivers
v0x13910b2c0_0 .net "a", 7 0, L_0x139175d00;  1 drivers
v0x13910b370_0 .net "ain", 8 0, L_0x1391759c0;  1 drivers
v0x13910b430_0 .net "b", 7 0, L_0x139175000;  1 drivers
v0x13910b510_0 .net "bin", 8 0, L_0x139175ae0;  1 drivers
v0x13910b5b0_0 .net "c", 8 0, L_0x139175c00;  alias, 1 drivers
L_0x1391759c0 .concat [ 8 1 0 0], L_0x139175d00, L_0x1300090a8;
L_0x139175ae0 .concat [ 8 1 0 0], L_0x139175000, L_0x1300090f0;
S_0x13910ac90 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13910a890;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13910ae50 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x13910abd0_0 .net "a", 8 0, L_0x1391759c0;  alias, 1 drivers
v0x13910afa0_0 .net "b", 8 0, L_0x139175ae0;  alias, 1 drivers
v0x13910b050_0 .net "c", 8 0, L_0x139175c00;  alias, 1 drivers
L_0x139175c00 .arith/sub 9, L_0x1391759c0, L_0x139175ae0;
S_0x13910b6a0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x138efd970;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x13910b860 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x13910b8a0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x139185500 .functor NOT 8, L_0x139186050, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x139185890 .functor NOT 1, L_0x1391857f0, C4<0>, C4<0>, C4<0>;
L_0x139185af0 .functor OR 1, L_0x139185890, L_0x139185a10, C4<0>, C4<0>;
v0x13910bf10_0 .net *"_ivl_10", 0 0, L_0x139185890;  1 drivers
v0x13910bfc0_0 .net *"_ivl_13", 1 0, L_0x139185900;  1 drivers
v0x13910c070_0 .net *"_ivl_15", 0 0, L_0x139185a10;  1 drivers
v0x13910c120_0 .net *"_ivl_17", 0 0, L_0x139185af0;  1 drivers
v0x13910c1c0_0 .net *"_ivl_19", 4 0, L_0x139185be0;  1 drivers
L_0x130009b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13910c2b0_0 .net/2u *"_ivl_20", 4 0, L_0x130009b58;  1 drivers
v0x13910c360_0 .net *"_ivl_22", 4 0, L_0x139185cc0;  1 drivers
v0x13910c410_0 .net *"_ivl_25", 4 0, L_0x139185e00;  1 drivers
v0x13910c4c0_0 .net *"_ivl_5", 0 0, L_0x1391855f0;  1 drivers
v0x13910c5d0_0 .net *"_ivl_9", 0 0, L_0x1391857f0;  1 drivers
v0x13910c680_0 .net "e_o", 1 0, L_0x139184f10;  alias, 1 drivers
v0x13910c730_0 .net "exp_o", 7 0, L_0x139186050;  1 drivers
v0x13910c7e0_0 .net "exp_oN", 7 0, L_0x139185690;  1 drivers
v0x13910c890_0 .net "exp_oN_tmp", 7 0, L_0x139184fb0;  1 drivers
v0x13910c950_0 .net "r_o", 4 0, L_0x139185f70;  alias, 1 drivers
L_0x139184f10 .part L_0x139186050, 0, 2;
L_0x1391855f0 .part L_0x139186050, 7, 1;
L_0x139185690 .functor MUXZ 8, L_0x139186050, L_0x139184fb0, L_0x1391855f0, C4<>;
L_0x1391857f0 .part L_0x139186050, 7, 1;
L_0x139185900 .part L_0x139185690, 0, 2;
L_0x139185a10 .reduce/or L_0x139185900;
L_0x139185be0 .part L_0x139185690, 2, 5;
L_0x139185cc0 .arith/sum 5, L_0x139185be0, L_0x130009b58;
L_0x139185e00 .part L_0x139185690, 2, 5;
L_0x139185f70 .functor MUXZ 5, L_0x139185e00, L_0x139185cc0, L_0x139185af0, C4<>;
S_0x13910ba70 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x13910b6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x13910bc40 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x130009b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x13910bcc0_0 .net/2u *"_ivl_0", 7 0, L_0x130009b10;  1 drivers
v0x13910bd80_0 .net "a", 7 0, L_0x139185500;  1 drivers
v0x13910be20_0 .net "c", 7 0, L_0x139184fb0;  alias, 1 drivers
L_0x139184fb0 .arith/sum 8, L_0x139185500, L_0x130009b10;
S_0x1391120c0 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 111, 3 111 0, S_0x138ef3600;
 .timescale -9 -12;
v0x1391122a0_0 .var "P", 31 0;
v0x139112360_0 .var/i "count", 31 0;
v0x139112410_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x1391120c0
v0x139112580_0 .var/i "j", 31 0;
v0x139112670_0 .var/i "nbits", 31 0;
v0x139112720_0 .var/i "num", 31 0;
v0x1391127d0_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x139112670_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_100.202, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x1391122a0_0;
    %load/vec4 v0x139112670_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x1391127d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139112360_0, 0, 32;
    %load/vec4 v0x139112670_0;
    %subi 2, 0, 32;
    %store/vec4 v0x139112580_0, 0, 32;
T_100.204 ;
    %load/vec4 v0x139112580_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_100.205, 5;
    %load/vec4 v0x1391122a0_0;
    %load/vec4 v0x139112580_0;
    %part/s 1;
    %load/vec4 v0x1391127d0_0;
    %cmp/e;
    %jmp/0xz  T_100.206, 4;
    %load/vec4 v0x139112360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x139112360_0, 0, 32;
    %jmp T_100.207;
T_100.206 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x139112580_0, 0, 32;
T_100.207 ;
    %load/vec4 v0x139112580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139112580_0, 0, 32;
    %jmp T_100.204;
T_100.205 ;
    %load/vec4 v0x139112670_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x139112360_0;
    %add;
    %load/vec4 v0x139112410_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_100.208, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.209;
T_100.208 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x139112360_0;
    %add;
    %load/vec4 v0x139112410_0;
    %add;
    %load/vec4 v0x139112720_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_100.209 ;
T_100.203 ;
    %end;
S_0x139112870 .scope function.vec4.s7, "get_scale" "get_scale" 3 62, 3 62 0, S_0x138ef3600;
 .timescale -9 -12;
v0x139112a30_0 .var "P", 31 0;
v0x139112af0_0 .var "P_in", 31 0;
v0x139112b90_0 .var "X", 31 0;
v0x139112c40_0 .var/i "current_nbits", 31 0;
v0x139112cf0_0 .var "exponent", 1 0;
v0x139112de0_0 .var/i "fixed_Bs", 31 0;
v0x139112e90_0 .var/i "fixed_width", 31 0;
v0x139112f40_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x139112870
v0x139113100_0 .var/i "k", 31 0;
v0x1391131b0_0 .var "low_part", 29 0;
v0x139113260_0 .var "low_part_shifted", 31 0;
v0x139113310_0 .var "mask", 31 0;
v0x1391133c0_0 .var "rc", 0 0;
v0x139113460_0 .var/i "regime", 31 0;
v0x139113510_0 .var/i "temp", 31 0;
v0x1391135c0_0 .var "xin", 31 0;
v0x139113750_0 .var "xin_r", 31 0;
v0x1391137e0_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139112de0_0, 0, 32;
    %load/vec4 v0x139112f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139113510_0, 0, 32;
T_101.210 ;
    %load/vec4 v0x139113510_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_101.211, 5;
    %load/vec4 v0x139112de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x139112de0_0, 0, 32;
    %load/vec4 v0x139113510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139113510_0, 0, 32;
    %jmp T_101.210;
T_101.211 ;
    %load/vec4 v0x139112de0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x139112e90_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x139112c40_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x139113310_0, 0, 32;
    %load/vec4 v0x139112af0_0;
    %load/vec4 v0x139113310_0;
    %and;
    %store/vec4 v0x139112a30_0, 0, 32;
    %load/vec4 v0x139112a30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.212, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_101.213;
T_101.212 ;
    %load/vec4 v0x139112a30_0;
    %load/vec4 v0x139112c40_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x1391133c0_0, 0, 1;
    %load/vec4 v0x139112a30_0;
    %store/vec4 v0x1391135c0_0, 0, 32;
    %load/vec4 v0x1391133c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.214, 8;
    %load/vec4 v0x1391135c0_0;
    %inv;
    %load/vec4 v0x139113310_0;
    %and;
    %store/vec4 v0x139113750_0, 0, 32;
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x1391135c0_0;
    %store/vec4 v0x139113750_0, 0, 32;
T_101.215 ;
    %load/vec4 v0x139113750_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x139112c40_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1391133c0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x139112b90_0, 0, 32;
    %load/vec4 v0x139112b90_0;
    %load/vec4 v0x139112c40_0;
    %store/vec4 v0x138efed50_0, 0, 32;
    %store/vec4 v0x138ef06b0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x138ef8950;
    %store/vec4 v0x139113100_0, 0, 32;
    %load/vec4 v0x1391133c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.216, 8;
    %load/vec4 v0x139113100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139113460_0, 0, 32;
    %jmp T_101.217;
T_101.216 ;
    %load/vec4 v0x139113100_0;
    %store/vec4 v0x139113460_0, 0, 32;
T_101.217 ;
    %load/vec4 v0x139112c40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_101.218, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x1391131b0_0, 0, 30;
    %jmp T_101.219;
T_101.218 ;
    %load/vec4 v0x1391135c0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x139112c40_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x1391131b0_0, 0, 30;
T_101.219 ;
    %load/vec4 v0x1391131b0_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x139113260_0, 0, 32;
    %load/vec4 v0x139113260_0;
    %load/vec4 v0x139113100_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x139113310_0;
    %and;
    %store/vec4 v0x1391137e0_0, 0, 32;
    %load/vec4 v0x1391137e0_0;
    %load/vec4 v0x139112c40_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x139112cf0_0, 0, 2;
    %load/vec4 v0x139113460_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x139112cf0_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_101.213 ;
    %end;
S_0x139113890 .scope function.vec4.s16, "posit_abs_16" "posit_abs_16" 3 29, 3 29 0, S_0x138ef3600;
 .timescale -9 -12;
v0x139113a90_0 .var "P", 15 0;
; Variable posit_abs_16 is vec4 return value of scope S_0x139113890
TD_fault_checker_tb.dut.posit_abs_16 ;
    %load/vec4 v0x139113a90_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_102.220, 4;
    %load/vec4 v0x139113a90_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
    %jmp T_102.221;
T_102.220 ;
    %load/vec4 v0x139113a90_0;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
T_102.221 ;
    %end;
S_0x139113bb0 .scope function.vec4.s32, "posit_abs_32" "posit_abs_32" 3 19, 3 19 0, S_0x138ef3600;
 .timescale -9 -12;
v0x139113d70_0 .var "P", 31 0;
; Variable posit_abs_32 is vec4 return value of scope S_0x139113bb0
TD_fault_checker_tb.dut.posit_abs_32 ;
    %load/vec4 v0x139113d70_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.222, 4;
    %load/vec4 v0x139113d70_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
    %jmp T_103.223;
T_103.222 ;
    %load/vec4 v0x139113d70_0;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
T_103.223 ;
    %end;
S_0x139113e90 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 139, 3 139 0, S_0x138ef3600;
 .timescale -9 -12;
v0x139114050_0 .var "PA", 31 0;
v0x139114110_0 .var "PB", 31 0;
v0x1391141c0_0 .var/i "current_nbits", 31 0;
v0x139114280_0 .var/i "es", 31 0;
v0x139114330_0 .var/i "frac_indexA", 31 0;
v0x139114420_0 .var/i "frac_indexB", 31 0;
v0x1391144d0_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x139113e90
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x139114050_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.226, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x139114110_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.226;
    %jmp/0xz  T_104.224, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.225;
T_104.224 ;
    %load/vec4 v0x139114050_0;
    %load/vec4 v0x1391141c0_0;
    %load/vec4 v0x139114280_0;
    %load/vec4 v0x1391144d0_0;
    %store/vec4 v0x139112720_0, 0, 32;
    %store/vec4 v0x139112410_0, 0, 32;
    %store/vec4 v0x139112670_0, 0, 32;
    %store/vec4 v0x1391122a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x1391120c0;
    %store/vec4 v0x139114330_0, 0, 32;
    %load/vec4 v0x139114110_0;
    %load/vec4 v0x1391141c0_0;
    %load/vec4 v0x139114280_0;
    %load/vec4 v0x1391144d0_0;
    %store/vec4 v0x139112720_0, 0, 32;
    %store/vec4 v0x139112410_0, 0, 32;
    %store/vec4 v0x139112670_0, 0, 32;
    %store/vec4 v0x1391122a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x1391120c0;
    %store/vec4 v0x139114420_0, 0, 32;
    %load/vec4 v0x139114330_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.231, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x139114330_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.231;
    %jmp/1 T_104.230, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x139114420_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.230;
    %jmp/1 T_104.229, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x139114420_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.229;
    %jmp/0xz  T_104.227, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.228;
T_104.227 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.228 ;
T_104.225 ;
    %end;
S_0x139114620 .scope module, "trunc_adder" "posit_add" 3 176, 4 2 0, S_0x138ef3600;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x1391147e0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x139114820 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x139114860 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x13000b6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13918a4b0 .functor BUFZ 1, L_0x13000b6a0, C4<0>, C4<0>, C4<0>;
L_0x13918ab40 .functor NOT 1, L_0x13918a770, C4<0>, C4<0>, C4<0>;
L_0x13918abb0 .functor AND 1, L_0x13918aaa0, L_0x13918ab40, C4<1>, C4<1>;
L_0x13918ada0 .functor NOT 1, L_0x13918a970, C4<0>, C4<0>, C4<0>;
L_0x13918ae10 .functor AND 1, L_0x13918aca0, L_0x13918ada0, C4<1>, C4<1>;
L_0x13918b070 .functor OR 1, L_0x13918af50, L_0x13918a770, C4<0>, C4<0>;
L_0x13918b0e0 .functor NOT 1, L_0x13918b070, C4<0>, C4<0>, C4<0>;
L_0x13918b360 .functor OR 1, L_0x13918b1d0, L_0x13918a970, C4<0>, C4<0>;
L_0x13918b3d0 .functor NOT 1, L_0x13918b360, C4<0>, C4<0>, C4<0>;
L_0x13918b4d0 .functor OR 1, L_0x13918abb0, L_0x13918ae10, C4<0>, C4<0>;
L_0x13918b580 .functor AND 1, L_0x13918b0e0, L_0x13918b3d0, C4<1>, C4<1>;
L_0x1391993e0 .functor XNOR 1, L_0x13918a520, L_0x13918a5c0, C4<0>, C4<0>;
L_0x13919b130 .functor BUFZ 4, L_0x13919ae40, C4<0000>, C4<0000>, C4<0000>;
L_0x13919cb40 .functor OR 1, L_0x13919b000, L_0x13919cc80, C4<0>, C4<0>;
L_0x1391a5990 .functor OR 1, L_0x1391a5850, L_0x1391a5c50, C4<0>, C4<0>;
L_0x13919b220 .functor AND 1, L_0x1391a3930, L_0x1391a5990, C4<1>, C4<1>;
L_0x1391a5e30 .functor AND 1, L_0x1391a3890, L_0x1391a3930, C4<1>, C4<1>;
L_0x1391a5f70 .functor OR 1, L_0x1391a5850, L_0x1391a5c50, C4<0>, C4<0>;
L_0x1391a5d30 .functor NOT 1, L_0x1391a5f70, C4<0>, C4<0>, C4<0>;
L_0x1391a60c0 .functor AND 1, L_0x1391a5e30, L_0x1391a5d30, C4<1>, C4<1>;
L_0x1391a6130 .functor OR 1, L_0x13919b220, L_0x1391a60c0, C4<0>, C4<0>;
L_0x1391a7010 .functor OR 1, L_0x13918b4d0, L_0x13918b580, C4<0>, C4<0>;
L_0x1391a7120 .functor NOT 1, L_0x1391a7080, C4<0>, C4<0>, C4<0>;
L_0x1391a7290 .functor OR 1, L_0x1391a7010, L_0x1391a7120, C4<0>, C4<0>;
L_0x1391a77a0 .functor BUFZ 1, L_0x13918a4b0, C4<0>, C4<0>, C4<0>;
v0x139151690_0 .net "DSR_e_diff", 3 0, L_0x13919b130;  1 drivers
v0x139151740_0 .net "DSR_left_out", 15 0, L_0x1391a2c30;  1 drivers
v0x1391517e0_0 .net "DSR_left_out_t", 15 0, L_0x1391a2a00;  1 drivers
v0x1391518b0_0 .net "DSR_right_in", 15 0, L_0x139189a50;  1 drivers
v0x139151960_0 .net "DSR_right_out", 15 0, L_0x13919c1d0;  1 drivers
v0x139151ab0_0 .net "G", 0 0, L_0x1391a3930;  1 drivers
v0x139151b40_0 .net "L", 0 0, L_0x1391a3890;  1 drivers
v0x139151bd0_0 .net "LOD_in", 15 0, L_0x13919ce70;  1 drivers
v0x139151c70_0 .net "R", 0 0, L_0x1391a5850;  1 drivers
v0x139151d80_0 .net "St", 0 0, L_0x1391a5c50;  1 drivers
v0x139151e10_0 .net *"_ivl_10", 14 0, L_0x13918a690;  1 drivers
v0x139151ec0_0 .net *"_ivl_100", 0 0, L_0x13919abd0;  1 drivers
L_0x13000aba8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x139151f60_0 .net/2u *"_ivl_101", 3 0, L_0x13000aba8;  1 drivers
v0x139152010_0 .net *"_ivl_104", 3 0, L_0x13919af60;  1 drivers
v0x1391520c0_0 .net *"_ivl_112", 0 0, L_0x13919b000;  1 drivers
v0x139152170_0 .net *"_ivl_114", 0 0, L_0x13919cc80;  1 drivers
v0x139152220_0 .net *"_ivl_115", 0 0, L_0x13919cb40;  1 drivers
v0x1391523b0_0 .net *"_ivl_118", 14 0, L_0x13919cbb0;  1 drivers
v0x139152440_0 .net *"_ivl_124", 0 0, L_0x1391a2b90;  1 drivers
v0x1391524f0_0 .net *"_ivl_126", 14 0, L_0x13919cf10;  1 drivers
L_0x13000b148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1391525a0_0 .net/2u *"_ivl_127", 0 0, L_0x13000b148;  1 drivers
v0x139152650_0 .net *"_ivl_129", 15 0, L_0x1391a2da0;  1 drivers
L_0x13000b220 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x139152700_0 .net/2u *"_ivl_135", 2 0, L_0x13000b220;  1 drivers
v0x1391527b0_0 .net *"_ivl_14", 14 0, L_0x13918a890;  1 drivers
L_0x13000b460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139152860_0 .net/2u *"_ivl_143", 15 0, L_0x13000b460;  1 drivers
v0x139152910_0 .net *"_ivl_154", 17 0, L_0x1391a58f0;  1 drivers
v0x1391529c0_0 .net *"_ivl_157", 0 0, L_0x1391a5990;  1 drivers
v0x139152a70_0 .net *"_ivl_159", 0 0, L_0x13919b220;  1 drivers
v0x139152b20_0 .net *"_ivl_161", 0 0, L_0x1391a5e30;  1 drivers
v0x139152bd0_0 .net *"_ivl_163", 0 0, L_0x1391a5f70;  1 drivers
v0x139152c80_0 .net *"_ivl_165", 0 0, L_0x1391a5d30;  1 drivers
v0x139152d30_0 .net *"_ivl_167", 0 0, L_0x1391a60c0;  1 drivers
L_0x13000b4a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139152de0_0 .net/2u *"_ivl_171", 14 0, L_0x13000b4a8;  1 drivers
v0x1391522d0_0 .net *"_ivl_177", 31 0, L_0x1391a67d0;  1 drivers
v0x139153070_0 .net *"_ivl_18", 0 0, L_0x13918aaa0;  1 drivers
L_0x13000b580 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139153100_0 .net *"_ivl_180", 27 0, L_0x13000b580;  1 drivers
L_0x13000b5c8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x1391531a0_0 .net/2u *"_ivl_181", 31 0, L_0x13000b5c8;  1 drivers
v0x139153250_0 .net *"_ivl_183", 0 0, L_0x1391a6390;  1 drivers
v0x1391532f0_0 .net *"_ivl_186", 15 0, L_0x1391a6430;  1 drivers
v0x1391533a0_0 .net *"_ivl_188", 15 0, L_0x1391a6b70;  1 drivers
v0x139153450_0 .net *"_ivl_19", 0 0, L_0x13918ab40;  1 drivers
L_0x13000b610 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139153500_0 .net *"_ivl_191", 15 0, L_0x13000b610;  1 drivers
v0x1391535b0_0 .net *"_ivl_194", 15 0, L_0x1391a6970;  1 drivers
v0x139153660_0 .net *"_ivl_197", 0 0, L_0x1391a7010;  1 drivers
v0x139153710_0 .net *"_ivl_200", 0 0, L_0x1391a7080;  1 drivers
v0x1391537c0_0 .net *"_ivl_201", 0 0, L_0x1391a7120;  1 drivers
v0x139153870_0 .net *"_ivl_203", 0 0, L_0x1391a7290;  1 drivers
L_0x13000b658 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139153920_0 .net/2u *"_ivl_205", 14 0, L_0x13000b658;  1 drivers
v0x1391539d0_0 .net *"_ivl_207", 15 0, L_0x1391a7300;  1 drivers
v0x139153a80_0 .net *"_ivl_210", 14 0, L_0x1391a6db0;  1 drivers
v0x139153b30_0 .net *"_ivl_211", 15 0, L_0x1391a6e50;  1 drivers
v0x139153be0_0 .net *"_ivl_24", 0 0, L_0x13918aca0;  1 drivers
v0x139153c90_0 .net *"_ivl_25", 0 0, L_0x13918ada0;  1 drivers
v0x139153d40_0 .net *"_ivl_30", 0 0, L_0x13918af50;  1 drivers
v0x139153df0_0 .net *"_ivl_31", 0 0, L_0x13918b070;  1 drivers
v0x139153ea0_0 .net *"_ivl_36", 0 0, L_0x13918b1d0;  1 drivers
v0x139153f50_0 .net *"_ivl_37", 0 0, L_0x13918b360;  1 drivers
L_0x13000a068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139154000_0 .net *"_ivl_45", 15 0, L_0x13000a068;  1 drivers
v0x1391540b0_0 .net *"_ivl_48", 15 0, L_0x13918b710;  1 drivers
L_0x13000a0b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139154160_0 .net *"_ivl_51", 15 0, L_0x13000a0b0;  1 drivers
v0x139154210_0 .net *"_ivl_54", 15 0, L_0x13918b970;  1 drivers
v0x1391542c0_0 .net *"_ivl_62", 14 0, L_0x139198fd0;  1 drivers
v0x139154370_0 .net *"_ivl_64", 14 0, L_0x139199070;  1 drivers
v0x139154420_0 .net *"_ivl_65", 0 0, L_0x139198f30;  1 drivers
L_0x13000a8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1391544c0_0 .net/2u *"_ivl_67", 0 0, L_0x13000a8d8;  1 drivers
L_0x13000a920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139152e90_0 .net/2u *"_ivl_69", 0 0, L_0x13000a920;  1 drivers
v0x139152f40_0 .net *"_ivl_98", 2 0, L_0x13919ad20;  1 drivers
v0x139154550_0 .net "add_m", 16 0, L_0x13919c8c0;  1 drivers
v0x1391545e0_0 .net "add_m_in1", 15 0, L_0x139189b70;  1 drivers
v0x139154670_0 .net "diff", 7 0, L_0x13919a9f0;  1 drivers
v0x139154700_0 .net "done", 0 0, L_0x1391a77a0;  alias, 1 drivers
v0x139154790_0 .net "e1", 1 0, L_0x139192210;  1 drivers
v0x139154820_0 .net "e2", 1 0, L_0x139198aa0;  1 drivers
v0x1391548b0_0 .net "e_o", 1 0, L_0x1391a34a0;  1 drivers
v0x139154940_0 .net "exp_diff", 3 0, L_0x13919ae40;  1 drivers
v0x1391549d0_0 .net "in1", 15 0, L_0x1391a71d0;  1 drivers
v0x139154a70_0 .net "in1_gt_in2", 0 0, L_0x139199240;  1 drivers
v0x139154b10_0 .net "in2", 15 0, L_0x1391a7ae0;  1 drivers
v0x139154bc0_0 .net "inf", 0 0, L_0x13918b4d0;  alias, 1 drivers
v0x139154c60_0 .net "inf1", 0 0, L_0x13918abb0;  1 drivers
v0x139154d00_0 .net "inf2", 0 0, L_0x13918ae10;  1 drivers
v0x139154da0_0 .net "le", 1 0, L_0x139199a40;  1 drivers
v0x139154e50_0 .net "le_o", 7 0, L_0x1391a3630;  1 drivers
v0x139154f10_0 .net "le_o_tmp", 7 0, L_0x1391a3200;  1 drivers
v0x139154fa0_0 .net "left_shift", 3 0, L_0x1391a18e0;  1 drivers
v0x139155040_0 .net "lm", 14 0, L_0x139199d50;  1 drivers
v0x1391550f0_0 .net "lr", 3 0, L_0x139199780;  1 drivers
v0x1391551b0_0 .net "lr_N", 4 0, L_0x13919a1b0;  1 drivers
v0x139155260_0 .net "lrc", 0 0, L_0x139199590;  1 drivers
v0x139155310_0 .net "ls", 0 0, L_0x139199190;  1 drivers
v0x1391553a0_0 .net "m1", 14 0, L_0x139198cf0;  1 drivers
v0x139155440_0 .net "m2", 14 0, L_0x139198e10;  1 drivers
v0x1391554f0_0 .net "mant1", 13 0, L_0x139192340;  1 drivers
v0x1391555b0_0 .net "mant2", 13 0, L_0x139198bd0;  1 drivers
v0x139155660_0 .net "mant_ovf", 1 0, L_0x13919caa0;  1 drivers
v0x139155700_0 .net "op", 0 0, L_0x1391993e0;  1 drivers
v0x1391557b0_0 .net "out", 15 0, L_0x1391a6f30;  alias, 1 drivers
v0x139155850_0 .net "r_o", 3 0, L_0x1391a44d0;  1 drivers
v0x139155930_0 .net "rc1", 0 0, L_0x13918bc50;  1 drivers
v0x1391559c0_0 .net "rc2", 0 0, L_0x1391924d0;  1 drivers
v0x139155a70_0 .net "regime1", 3 0, L_0x139190e20;  1 drivers
v0x139155b20_0 .net "regime2", 3 0, L_0x139197660;  1 drivers
v0x139155bd0_0 .net "rnd_ulp", 15 0, L_0x1391a6020;  1 drivers
v0x139155c80_0 .net "s1", 0 0, L_0x13918a520;  1 drivers
v0x139155d10_0 .net "s2", 0 0, L_0x13918a5c0;  1 drivers
v0x139155da0_0 .net "se", 1 0, L_0x139199820;  1 drivers
v0x139155e50_0 .net "sm", 14 0, L_0x139199ae0;  1 drivers
v0x139155f00_0 .net "sr", 3 0, L_0x139199630;  1 drivers
v0x139155fc0_0 .net "sr_N", 4 0, L_0x13919a650;  1 drivers
v0x139156070_0 .net "src", 0 0, L_0x1391992e0;  1 drivers
v0x139156120_0 .net "start", 0 0, L_0x13000b6a0;  1 drivers
v0x1391561b0_0 .net "start0", 0 0, L_0x13918a4b0;  1 drivers
v0x139156240_0 .net "tmp1_o", 50 0, L_0x1391a5640;  1 drivers
v0x139156300_0 .net "tmp1_oN", 15 0, L_0x1391a6a90;  1 drivers
v0x1391563a0_0 .net "tmp1_o_rnd", 15 0, L_0x1391a6d10;  1 drivers
v0x139156450_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x1391a65f0;  1 drivers
v0x139156530_0 .net "tmp_o", 34 0, L_0x13918a310;  1 drivers
v0x1391565e0_0 .net "ulp", 0 0, L_0x1391a6130;  1 drivers
v0x139156680_0 .net "xin1", 15 0, L_0x13918b810;  1 drivers
v0x139156720_0 .net "xin2", 15 0, L_0x13918ba70;  1 drivers
v0x1391567d0_0 .net "zero", 0 0, L_0x13918b580;  alias, 1 drivers
v0x139156860_0 .net "zero1", 0 0, L_0x13918b0e0;  1 drivers
v0x139156900_0 .net "zero2", 0 0, L_0x13918b3d0;  1 drivers
v0x1391569a0_0 .net "zero_tmp1", 0 0, L_0x13918a770;  1 drivers
v0x139156a40_0 .net "zero_tmp2", 0 0, L_0x13918a970;  1 drivers
L_0x139189c90 .part L_0x1391a3630, 6, 1;
L_0x13918a010 .part L_0x1391a3630, 6, 1;
L_0x139189f50 .part L_0x1391a2c30, 0, 15;
L_0x13918a520 .part L_0x1391a71d0, 15, 1;
L_0x13918a5c0 .part L_0x1391a7ae0, 15, 1;
L_0x13918a690 .part L_0x1391a71d0, 0, 15;
L_0x13918a770 .reduce/or L_0x13918a690;
L_0x13918a890 .part L_0x1391a7ae0, 0, 15;
L_0x13918a970 .reduce/or L_0x13918a890;
L_0x13918aaa0 .part L_0x1391a71d0, 15, 1;
L_0x13918aca0 .part L_0x1391a7ae0, 15, 1;
L_0x13918af50 .part L_0x1391a71d0, 15, 1;
L_0x13918b1d0 .part L_0x1391a7ae0, 15, 1;
L_0x13918b710 .arith/sub 16, L_0x13000a068, L_0x1391a71d0;
L_0x13918b810 .functor MUXZ 16, L_0x1391a71d0, L_0x13918b710, L_0x13918a520, C4<>;
L_0x13918b970 .arith/sub 16, L_0x13000a0b0, L_0x1391a7ae0;
L_0x13918ba70 .functor MUXZ 16, L_0x1391a7ae0, L_0x13918b970, L_0x13918a5c0, C4<>;
L_0x139198cf0 .concat [ 14 1 0 0], L_0x139192340, L_0x13918a770;
L_0x139198e10 .concat [ 14 1 0 0], L_0x139198bd0, L_0x13918a970;
L_0x139198fd0 .part L_0x13918b810, 0, 15;
L_0x139199070 .part L_0x13918ba70, 0, 15;
L_0x139198f30 .cmp/ge 15, L_0x139198fd0, L_0x139199070;
L_0x139199240 .functor MUXZ 1, L_0x13000a920, L_0x13000a8d8, L_0x139198f30, C4<>;
L_0x139199190 .functor MUXZ 1, L_0x13918a5c0, L_0x13918a520, L_0x139199240, C4<>;
L_0x139199590 .functor MUXZ 1, L_0x1391924d0, L_0x13918bc50, L_0x139199240, C4<>;
L_0x1391992e0 .functor MUXZ 1, L_0x13918bc50, L_0x1391924d0, L_0x139199240, C4<>;
L_0x139199780 .functor MUXZ 4, L_0x139197660, L_0x139190e20, L_0x139199240, C4<>;
L_0x139199630 .functor MUXZ 4, L_0x139190e20, L_0x139197660, L_0x139199240, C4<>;
L_0x139199a40 .functor MUXZ 2, L_0x139198aa0, L_0x139192210, L_0x139199240, C4<>;
L_0x139199820 .functor MUXZ 2, L_0x139192210, L_0x139198aa0, L_0x139199240, C4<>;
L_0x139199d50 .functor MUXZ 15, L_0x139198e10, L_0x139198cf0, L_0x139199240, C4<>;
L_0x139199ae0 .functor MUXZ 15, L_0x139198cf0, L_0x139198e10, L_0x139199240, C4<>;
L_0x13919aaf0 .concat [ 2 5 0 0], L_0x139199a40, L_0x13919a1b0;
L_0x139199df0 .concat [ 2 5 0 0], L_0x139199820, L_0x13919a650;
L_0x13919ad20 .part L_0x13919a9f0, 4, 3;
L_0x13919abd0 .reduce/or L_0x13919ad20;
L_0x13919af60 .part L_0x13919a9f0, 0, 4;
L_0x13919ae40 .functor MUXZ 4, L_0x13919af60, L_0x13000aba8, L_0x13919abd0, C4<>;
L_0x13919caa0 .part L_0x13919c8c0, 15, 2;
L_0x13919b000 .part L_0x13919c8c0, 16, 1;
L_0x13919cc80 .part L_0x13919c8c0, 15, 1;
L_0x13919cbb0 .part L_0x13919c8c0, 0, 15;
L_0x13919ce70 .concat [ 15 1 0 0], L_0x13919cbb0, L_0x13919cb40;
L_0x1391a2af0 .part L_0x13919c8c0, 1, 16;
L_0x1391a2b90 .part L_0x1391a2a00, 15, 1;
L_0x13919cf10 .part L_0x1391a2a00, 0, 15;
L_0x1391a2da0 .concat [ 1 15 0 0], L_0x13000b148, L_0x13919cf10;
L_0x1391a2c30 .functor MUXZ 16, L_0x1391a2da0, L_0x1391a2a00, L_0x1391a2b90, C4<>;
L_0x1391a3380 .concat [ 2 5 0 0], L_0x139199a40, L_0x13919a1b0;
L_0x1391a2e40 .concat [ 4 3 0 0], L_0x1391a18e0, L_0x13000b220;
L_0x1391a37b0 .part L_0x13919caa0, 1, 1;
L_0x1391a45b0 .part L_0x1391a3630, 0, 7;
L_0x1391a5730 .concat [ 16 35 0 0], L_0x13000b460, L_0x13918a310;
L_0x1391a3890 .part L_0x1391a5640, 20, 1;
L_0x1391a3930 .part L_0x1391a5640, 19, 1;
L_0x1391a5850 .part L_0x1391a5640, 18, 1;
L_0x1391a58f0 .part L_0x1391a5640, 0, 18;
L_0x1391a5c50 .reduce/or L_0x1391a58f0;
L_0x1391a6020 .concat [ 1 15 0 0], L_0x1391a6130, L_0x13000b4a8;
L_0x1391a66f0 .part L_0x1391a5640, 19, 16;
L_0x1391a67d0 .concat [ 4 28 0 0], L_0x1391a44d0, L_0x13000b580;
L_0x1391a6390 .cmp/gt 32, L_0x13000b5c8, L_0x1391a67d0;
L_0x1391a6430 .part L_0x1391a65f0, 0, 16;
L_0x1391a6b70 .part L_0x1391a5640, 19, 16;
L_0x1391a6d10 .functor MUXZ 16, L_0x1391a6b70, L_0x1391a6430, L_0x1391a6390, C4<>;
L_0x1391a6970 .arith/sub 16, L_0x13000b610, L_0x1391a6d10;
L_0x1391a6a90 .functor MUXZ 16, L_0x1391a6d10, L_0x1391a6970, L_0x139199190, C4<>;
L_0x1391a7080 .part L_0x1391a2c30, 15, 1;
L_0x1391a7300 .concat [ 15 1 0 0], L_0x13000b658, L_0x13918b4d0;
L_0x1391a6db0 .part L_0x1391a6a90, 1, 15;
L_0x1391a6e50 .concat [ 15 1 0 0], L_0x1391a6db0, L_0x139199190;
L_0x1391a6f30 .functor MUXZ 16, L_0x1391a6e50, L_0x1391a7300, L_0x1391a7290, C4<>;
S_0x139114b10 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x1391148e0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x139114920 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x1391a2a00 .functor BUFZ 16, L_0x1391a2460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13000b100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139115df0_0 .net *"_ivl_10", 0 0, L_0x13000b100;  1 drivers
v0x139115eb0_0 .net *"_ivl_5", 0 0, L_0x1391a2580;  1 drivers
v0x139115f60_0 .net *"_ivl_6", 15 0, L_0x1391a27c0;  1 drivers
v0x139116020_0 .net *"_ivl_8", 14 0, L_0x1391a2720;  1 drivers
v0x1391160d0_0 .net "a", 15 0, L_0x1391a2af0;  1 drivers
v0x1391161c0_0 .net "b", 3 0, L_0x1391a18e0;  alias, 1 drivers
v0x139116270_0 .net "c", 15 0, L_0x1391a2a00;  alias, 1 drivers
v0x139116320 .array "tmp", 0 3;
v0x139116320_0 .net v0x139116320 0, 15 0, L_0x1391a2860; 1 drivers
v0x139116320_1 .net v0x139116320 1, 15 0, L_0x1391a1ca0; 1 drivers
v0x139116320_2 .net v0x139116320 2, 15 0, L_0x1391a20a0; 1 drivers
v0x139116320_3 .net v0x139116320 3, 15 0, L_0x1391a2460; 1 drivers
L_0x1391a1a80 .part L_0x1391a18e0, 1, 1;
L_0x1391a1e00 .part L_0x1391a18e0, 2, 1;
L_0x1391a21c0 .part L_0x1391a18e0, 3, 1;
L_0x1391a2580 .part L_0x1391a18e0, 0, 1;
L_0x1391a2720 .part L_0x1391a2af0, 0, 15;
L_0x1391a27c0 .concat [ 1 15 0 0], L_0x13000b100, L_0x1391a2720;
L_0x1391a2860 .functor MUXZ 16, L_0x1391a2af0, L_0x1391a27c0, L_0x1391a2580, C4<>;
S_0x139114e90 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x139114b10;
 .timescale -9 -12;
P_0x139115070 .param/l "i" 1 4 296, +C4<01>;
v0x139115110_0 .net *"_ivl_1", 0 0, L_0x1391a1a80;  1 drivers
v0x1391151a0_0 .net *"_ivl_3", 15 0, L_0x1391a1bc0;  1 drivers
v0x139115230_0 .net *"_ivl_5", 13 0, L_0x1391a1b20;  1 drivers
L_0x13000b028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1391152c0_0 .net *"_ivl_7", 1 0, L_0x13000b028;  1 drivers
L_0x1391a1b20 .part L_0x1391a2860, 0, 14;
L_0x1391a1bc0 .concat [ 2 14 0 0], L_0x13000b028, L_0x1391a1b20;
L_0x1391a1ca0 .functor MUXZ 16, L_0x1391a2860, L_0x1391a1bc0, L_0x1391a1a80, C4<>;
S_0x139115360 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x139114b10;
 .timescale -9 -12;
P_0x139115540 .param/l "i" 1 4 296, +C4<010>;
v0x1391155d0_0 .net *"_ivl_1", 0 0, L_0x1391a1e00;  1 drivers
v0x139115680_0 .net *"_ivl_3", 15 0, L_0x1391a1f80;  1 drivers
v0x139115730_0 .net *"_ivl_5", 11 0, L_0x1391a1ea0;  1 drivers
L_0x13000b070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1391157f0_0 .net *"_ivl_7", 3 0, L_0x13000b070;  1 drivers
L_0x1391a1ea0 .part L_0x1391a1ca0, 0, 12;
L_0x1391a1f80 .concat [ 4 12 0 0], L_0x13000b070, L_0x1391a1ea0;
L_0x1391a20a0 .functor MUXZ 16, L_0x1391a1ca0, L_0x1391a1f80, L_0x1391a1e00, C4<>;
S_0x1391158a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x139114b10;
 .timescale -9 -12;
P_0x139115a90 .param/l "i" 1 4 296, +C4<011>;
v0x139115b20_0 .net *"_ivl_1", 0 0, L_0x1391a21c0;  1 drivers
v0x139115bd0_0 .net *"_ivl_3", 15 0, L_0x1391a2340;  1 drivers
v0x139115c80_0 .net *"_ivl_5", 7 0, L_0x1391a2260;  1 drivers
L_0x13000b0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x139115d40_0 .net *"_ivl_7", 7 0, L_0x13000b0b8;  1 drivers
L_0x1391a2260 .part L_0x1391a20a0, 0, 8;
L_0x1391a2340 .concat [ 8 8 0 0], L_0x13000b0b8, L_0x1391a2260;
L_0x1391a2460 .functor MUXZ 16, L_0x1391a20a0, L_0x1391a2340, L_0x1391a21c0, C4<>;
S_0x139116450 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x139116620 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x139116660 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x13919c1d0 .functor BUFZ 16, L_0x13919bcb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13000acc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139117780_0 .net *"_ivl_10", 0 0, L_0x13000acc8;  1 drivers
v0x139117840_0 .net *"_ivl_5", 0 0, L_0x13919bdd0;  1 drivers
v0x1391178f0_0 .net *"_ivl_6", 15 0, L_0x13919bf10;  1 drivers
v0x1391179b0_0 .net *"_ivl_8", 14 0, L_0x13919be70;  1 drivers
v0x139117a60_0 .net "a", 15 0, L_0x139189a50;  alias, 1 drivers
v0x139117b50_0 .net "b", 3 0, L_0x13919b130;  alias, 1 drivers
v0x139117c00_0 .net "c", 15 0, L_0x13919c1d0;  alias, 1 drivers
v0x139117cb0 .array "tmp", 0 3;
v0x139117cb0_0 .net v0x139117cb0 0, 15 0, L_0x13919c030; 1 drivers
v0x139117cb0_1 .net v0x139117cb0 1, 15 0, L_0x13919b4b0; 1 drivers
v0x139117cb0_2 .net v0x139117cb0 2, 15 0, L_0x13919b8f0; 1 drivers
v0x139117cb0_3 .net v0x139117cb0 3, 15 0, L_0x13919bcb0; 1 drivers
L_0x13919b290 .part L_0x13919b130, 1, 1;
L_0x13919b610 .part L_0x13919b130, 2, 1;
L_0x13919ba10 .part L_0x13919b130, 3, 1;
L_0x13919bdd0 .part L_0x13919b130, 0, 1;
L_0x13919be70 .part L_0x139189a50, 1, 15;
L_0x13919bf10 .concat [ 15 1 0 0], L_0x13919be70, L_0x13000acc8;
L_0x13919c030 .functor MUXZ 16, L_0x139189a50, L_0x13919bf10, L_0x13919bdd0, C4<>;
S_0x139116830 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x139116450;
 .timescale -9 -12;
P_0x139116a00 .param/l "i" 1 4 317, +C4<01>;
v0x139116aa0_0 .net *"_ivl_1", 0 0, L_0x13919b290;  1 drivers
v0x139116b30_0 .net *"_ivl_3", 15 0, L_0x13919b3d0;  1 drivers
v0x139116bc0_0 .net *"_ivl_5", 13 0, L_0x13919b330;  1 drivers
L_0x13000abf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139116c50_0 .net *"_ivl_7", 1 0, L_0x13000abf0;  1 drivers
L_0x13919b330 .part L_0x13919c030, 2, 14;
L_0x13919b3d0 .concat [ 14 2 0 0], L_0x13919b330, L_0x13000abf0;
L_0x13919b4b0 .functor MUXZ 16, L_0x13919c030, L_0x13919b3d0, L_0x13919b290, C4<>;
S_0x139116cf0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x139116450;
 .timescale -9 -12;
P_0x139116ed0 .param/l "i" 1 4 317, +C4<010>;
v0x139116f60_0 .net *"_ivl_1", 0 0, L_0x13919b610;  1 drivers
v0x139117010_0 .net *"_ivl_3", 15 0, L_0x13919b7d0;  1 drivers
v0x1391170c0_0 .net *"_ivl_5", 11 0, L_0x13919b730;  1 drivers
L_0x13000ac38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x139117180_0 .net *"_ivl_7", 3 0, L_0x13000ac38;  1 drivers
L_0x13919b730 .part L_0x13919b4b0, 4, 12;
L_0x13919b7d0 .concat [ 12 4 0 0], L_0x13919b730, L_0x13000ac38;
L_0x13919b8f0 .functor MUXZ 16, L_0x13919b4b0, L_0x13919b7d0, L_0x13919b610, C4<>;
S_0x139117230 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x139116450;
 .timescale -9 -12;
P_0x139117420 .param/l "i" 1 4 317, +C4<011>;
v0x1391174b0_0 .net *"_ivl_1", 0 0, L_0x13919ba10;  1 drivers
v0x139117560_0 .net *"_ivl_3", 15 0, L_0x13919bb90;  1 drivers
v0x139117610_0 .net *"_ivl_5", 7 0, L_0x13919bab0;  1 drivers
L_0x13000ac80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1391176d0_0 .net *"_ivl_7", 7 0, L_0x13000ac80;  1 drivers
L_0x13919bab0 .part L_0x13919b8f0, 8, 8;
L_0x13919bb90 .concat [ 8 8 0 0], L_0x13919bab0, L_0x13000ac80;
L_0x13919bcb0 .functor MUXZ 16, L_0x13919b8f0, L_0x13919bb90, L_0x13919ba10, C4<>;
S_0x139117de0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x139117fa0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x139117fe0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x1391a5640 .functor BUFZ 51, L_0x1391a50b0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x13000b418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139119150_0 .net *"_ivl_10", 0 0, L_0x13000b418;  1 drivers
v0x139119210_0 .net *"_ivl_5", 0 0, L_0x1391a51d0;  1 drivers
v0x1391192c0_0 .net *"_ivl_6", 50 0, L_0x1391a5340;  1 drivers
v0x139119380_0 .net *"_ivl_8", 49 0, L_0x1391a5270;  1 drivers
v0x139119430_0 .net "a", 50 0, L_0x1391a5730;  1 drivers
v0x139119520_0 .net "b", 3 0, L_0x1391a44d0;  alias, 1 drivers
v0x1391195d0_0 .net "c", 50 0, L_0x1391a5640;  alias, 1 drivers
v0x139119680 .array "tmp", 0 3;
v0x139119680_0 .net v0x139119680 0, 50 0, L_0x1391a54a0; 1 drivers
v0x139119680_1 .net v0x139119680 1, 50 0, L_0x1391a48f0; 1 drivers
v0x139119680_2 .net v0x139119680 2, 50 0, L_0x1391a4cf0; 1 drivers
v0x139119680_3 .net v0x139119680 3, 50 0, L_0x1391a50b0; 1 drivers
L_0x1391a4650 .part L_0x1391a44d0, 1, 1;
L_0x1391a4a50 .part L_0x1391a44d0, 2, 1;
L_0x1391a4e10 .part L_0x1391a44d0, 3, 1;
L_0x1391a51d0 .part L_0x1391a44d0, 0, 1;
L_0x1391a5270 .part L_0x1391a5730, 1, 50;
L_0x1391a5340 .concat [ 50 1 0 0], L_0x1391a5270, L_0x13000b418;
L_0x1391a54a0 .functor MUXZ 51, L_0x1391a5730, L_0x1391a5340, L_0x1391a51d0, C4<>;
S_0x139118210 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x139117de0;
 .timescale -9 -12;
P_0x1391183d0 .param/l "i" 1 4 317, +C4<01>;
v0x139118470_0 .net *"_ivl_1", 0 0, L_0x1391a4650;  1 drivers
v0x139118500_0 .net *"_ivl_3", 50 0, L_0x1391a4810;  1 drivers
v0x139118590_0 .net *"_ivl_5", 48 0, L_0x1391a4770;  1 drivers
L_0x13000b340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139118620_0 .net *"_ivl_7", 1 0, L_0x13000b340;  1 drivers
L_0x1391a4770 .part L_0x1391a54a0, 2, 49;
L_0x1391a4810 .concat [ 49 2 0 0], L_0x1391a4770, L_0x13000b340;
L_0x1391a48f0 .functor MUXZ 51, L_0x1391a54a0, L_0x1391a4810, L_0x1391a4650, C4<>;
S_0x1391186c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x139117de0;
 .timescale -9 -12;
P_0x1391188a0 .param/l "i" 1 4 317, +C4<010>;
v0x139118930_0 .net *"_ivl_1", 0 0, L_0x1391a4a50;  1 drivers
v0x1391189e0_0 .net *"_ivl_3", 50 0, L_0x1391a4bd0;  1 drivers
v0x139118a90_0 .net *"_ivl_5", 46 0, L_0x1391a4af0;  1 drivers
L_0x13000b388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x139118b50_0 .net *"_ivl_7", 3 0, L_0x13000b388;  1 drivers
L_0x1391a4af0 .part L_0x1391a48f0, 4, 47;
L_0x1391a4bd0 .concat [ 47 4 0 0], L_0x1391a4af0, L_0x13000b388;
L_0x1391a4cf0 .functor MUXZ 51, L_0x1391a48f0, L_0x1391a4bd0, L_0x1391a4a50, C4<>;
S_0x139118c00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x139117de0;
 .timescale -9 -12;
P_0x139118df0 .param/l "i" 1 4 317, +C4<011>;
v0x139118e80_0 .net *"_ivl_1", 0 0, L_0x1391a4e10;  1 drivers
v0x139118f30_0 .net *"_ivl_3", 50 0, L_0x1391a4f90;  1 drivers
v0x139118fe0_0 .net *"_ivl_5", 42 0, L_0x1391a4eb0;  1 drivers
L_0x13000b3d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1391190a0_0 .net *"_ivl_7", 7 0, L_0x13000b3d0;  1 drivers
L_0x1391a4eb0 .part L_0x1391a4cf0, 8, 43;
L_0x1391a4f90 .concat [ 43 8 0 0], L_0x1391a4eb0, L_0x13000b3d0;
L_0x1391a50b0 .functor MUXZ 51, L_0x1391a4cf0, L_0x1391a4f90, L_0x1391a4e10, C4<>;
S_0x1391197b0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x139114620;
 .timescale -9 -12;
L_0x130009f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139119970_0 .net/2u *"_ivl_0", 0 0, L_0x130009f90;  1 drivers
L_0x139189a50 .concat [ 1 15 0 0], L_0x130009f90, L_0x139199ae0;
S_0x139119a30 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x139114620;
 .timescale -9 -12;
L_0x130009fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139119c30_0 .net/2u *"_ivl_0", 0 0, L_0x130009fd8;  1 drivers
L_0x139189b70 .concat [ 1 15 0 0], L_0x130009fd8, L_0x139199d50;
S_0x139119cd0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x139114620;
 .timescale -9 -12;
L_0x139189d70 .functor NOT 1, L_0x139189c90, C4<0>, C4<0>, C4<0>;
v0x139119e90_0 .net *"_ivl_0", 0 0, L_0x139189c90;  1 drivers
v0x139119f50_0 .net *"_ivl_1", 0 0, L_0x139189d70;  1 drivers
v0x139119ff0_0 .net *"_ivl_3", 15 0, L_0x139189e20;  1 drivers
v0x13911a0a0_0 .net *"_ivl_5", 0 0, L_0x13918a010;  1 drivers
v0x13911a150_0 .net *"_ivl_6", 14 0, L_0x139189f50;  1 drivers
L_0x13000a020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13911a240_0 .net/2u *"_ivl_7", 0 0, L_0x13000a020;  1 drivers
LS_0x139189e20_0_0 .concat [ 1 1 1 1], L_0x139189d70, L_0x139189d70, L_0x139189d70, L_0x139189d70;
LS_0x139189e20_0_4 .concat [ 1 1 1 1], L_0x139189d70, L_0x139189d70, L_0x139189d70, L_0x139189d70;
LS_0x139189e20_0_8 .concat [ 1 1 1 1], L_0x139189d70, L_0x139189d70, L_0x139189d70, L_0x139189d70;
LS_0x139189e20_0_12 .concat [ 1 1 1 1], L_0x139189d70, L_0x139189d70, L_0x139189d70, L_0x139189d70;
L_0x139189e20 .concat [ 4 4 4 4], LS_0x139189e20_0_0, LS_0x139189e20_0_4, LS_0x139189e20_0_8, LS_0x139189e20_0_12;
LS_0x13918a310_0_0 .concat [ 1 15 2 1], L_0x13000a020, L_0x139189f50, L_0x1391a34a0, L_0x13918a010;
LS_0x13918a310_0_4 .concat [ 16 0 0 0], L_0x139189e20;
L_0x13918a310 .concat [ 19 16 0 0], LS_0x13918a310_0_0, LS_0x13918a310_0_4;
S_0x13911a2f0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x13911a4b0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x13911a4f0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x139127f10_0 .net "in", 15 0, L_0x13919ce70;  alias, 1 drivers
v0x139127fe0_0 .net "out", 3 0, L_0x1391a18e0;  alias, 1 drivers
v0x1391280b0_0 .net "vld", 0 0, L_0x1391a1630;  1 drivers
S_0x13911a690 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13911a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911a570 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13911a5b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x139127990_0 .net "in", 15 0, L_0x13919ce70;  alias, 1 drivers
v0x139127a50_0 .net "out", 3 0, L_0x1391a18e0;  alias, 1 drivers
v0x139127b10_0 .net "vld", 0 0, L_0x1391a1630;  alias, 1 drivers
L_0x13919f200 .part L_0x13919ce70, 0, 8;
L_0x1391a1590 .part L_0x13919ce70, 8, 8;
S_0x13911aa10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13911a690;
 .timescale -9 -12;
L_0x1391a1630 .functor OR 1, L_0x13919edf0, L_0x1391a1180, C4<0>, C4<0>;
L_0x13000afe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139127190_0 .net/2u *"_ivl_4", 0 0, L_0x13000afe0;  1 drivers
v0x139127250_0 .net *"_ivl_6", 3 0, L_0x1391a16e0;  1 drivers
v0x1391272f0_0 .net *"_ivl_8", 3 0, L_0x1391a17c0;  1 drivers
v0x1391273a0_0 .net "out_h", 2 0, L_0x1391a1430;  1 drivers
v0x139127460_0 .net "out_l", 2 0, L_0x13919f0a0;  1 drivers
v0x139127530_0 .net "out_vh", 0 0, L_0x1391a1180;  1 drivers
v0x1391275e0_0 .net "out_vl", 0 0, L_0x13919edf0;  1 drivers
L_0x1391a16e0 .concat [ 3 1 0 0], L_0x1391a1430, L_0x13000afe0;
L_0x1391a17c0 .concat [ 3 1 0 0], L_0x13919f0a0, L_0x13919edf0;
L_0x1391a18e0 .functor MUXZ 4, L_0x1391a17c0, L_0x1391a16e0, L_0x1391a1180, C4<>;
S_0x13911abe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13911aa10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911a8a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13911a8e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x139120c20_0 .net "in", 7 0, L_0x1391a1590;  1 drivers
v0x139120ce0_0 .net "out", 2 0, L_0x1391a1430;  alias, 1 drivers
v0x139120d90_0 .net "vld", 0 0, L_0x1391a1180;  alias, 1 drivers
L_0x1391a0170 .part L_0x1391a1590, 0, 4;
L_0x1391a10a0 .part L_0x1391a1590, 4, 4;
S_0x13911af60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13911abe0;
 .timescale -9 -12;
L_0x1391a1180 .functor OR 1, L_0x13919fd60, L_0x1391a0c90, C4<0>, C4<0>;
L_0x13000af98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139120420_0 .net/2u *"_ivl_4", 0 0, L_0x13000af98;  1 drivers
v0x1391204e0_0 .net *"_ivl_6", 2 0, L_0x1391a1230;  1 drivers
v0x139120580_0 .net *"_ivl_8", 2 0, L_0x1391a1310;  1 drivers
v0x139120630_0 .net "out_h", 1 0, L_0x1391a0f40;  1 drivers
v0x1391206f0_0 .net "out_l", 1 0, L_0x1391a0010;  1 drivers
v0x1391207c0_0 .net "out_vh", 0 0, L_0x1391a0c90;  1 drivers
v0x139120870_0 .net "out_vl", 0 0, L_0x13919fd60;  1 drivers
L_0x1391a1230 .concat [ 2 1 0 0], L_0x1391a0f40, L_0x13000af98;
L_0x1391a1310 .concat [ 2 1 0 0], L_0x1391a0010, L_0x13919fd60;
L_0x1391a1430 .functor MUXZ 3, L_0x1391a1310, L_0x1391a1230, L_0x1391a0c90, C4<>;
S_0x13911b130 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13911af60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911adf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13911ae30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13911d810_0 .net "in", 3 0, L_0x1391a10a0;  1 drivers
v0x13911d8d0_0 .net "out", 1 0, L_0x1391a0f40;  alias, 1 drivers
v0x13911d980_0 .net "vld", 0 0, L_0x1391a0c90;  alias, 1 drivers
L_0x1391a0650 .part L_0x1391a10a0, 0, 2;
L_0x1391a0b70 .part L_0x1391a10a0, 2, 2;
S_0x13911b4b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13911b130;
 .timescale -9 -12;
L_0x1391a0c90 .functor OR 1, L_0x1391a0210, L_0x1391a0770, C4<0>, C4<0>;
L_0x13000af50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13911d010_0 .net/2u *"_ivl_4", 0 0, L_0x13000af50;  1 drivers
v0x13911d0d0_0 .net *"_ivl_6", 1 0, L_0x1391a0d40;  1 drivers
v0x13911d170_0 .net *"_ivl_8", 1 0, L_0x1391a0e20;  1 drivers
v0x13911d220_0 .net "out_h", 0 0, L_0x1391a0a40;  1 drivers
v0x13911d2e0_0 .net "out_l", 0 0, L_0x1391a0520;  1 drivers
v0x13911d3b0_0 .net "out_vh", 0 0, L_0x1391a0770;  1 drivers
v0x13911d460_0 .net "out_vl", 0 0, L_0x1391a0210;  1 drivers
L_0x1391a0d40 .concat [ 1 1 0 0], L_0x1391a0a40, L_0x13000af50;
L_0x1391a0e20 .concat [ 1 1 0 0], L_0x1391a0520, L_0x1391a0210;
L_0x1391a0f40 .functor MUXZ 2, L_0x1391a0e20, L_0x1391a0d40, L_0x1391a0770, C4<>;
S_0x13911b680 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13911b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911b340 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13911b380 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13911c0b0_0 .net "in", 1 0, L_0x1391a0b70;  1 drivers
v0x13911c170_0 .net "out", 0 0, L_0x1391a0a40;  alias, 1 drivers
v0x13911c220_0 .net "vld", 0 0, L_0x1391a0770;  alias, 1 drivers
L_0x1391a0810 .part L_0x1391a0b70, 1, 1;
L_0x1391a09a0 .part L_0x1391a0b70, 0, 1;
S_0x13911ba00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13911b680;
 .timescale -9 -12;
L_0x1391a08f0 .functor NOT 1, L_0x1391a0810, C4<0>, C4<0>, C4<0>;
L_0x1391a0a40 .functor AND 1, L_0x1391a08f0, L_0x1391a09a0, C4<1>, C4<1>;
v0x13911bbd0_0 .net *"_ivl_2", 0 0, L_0x1391a0810;  1 drivers
v0x13911bc90_0 .net *"_ivl_3", 0 0, L_0x1391a08f0;  1 drivers
v0x13911bd30_0 .net *"_ivl_5", 0 0, L_0x1391a09a0;  1 drivers
L_0x1391a0770 .reduce/or L_0x1391a0b70;
S_0x13911bdc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911b680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13911bdc0
v0x13911c010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13911c010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13911c010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.232 ;
    %load/vec4 v0x13911c010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.233, 5;
    %load/vec4 v0x13911c010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13911c010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.232;
T_105.233 ;
    %end;
S_0x13911c320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13911b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911c4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13911c530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13911cda0_0 .net "in", 1 0, L_0x1391a0650;  1 drivers
v0x13911ce60_0 .net "out", 0 0, L_0x1391a0520;  alias, 1 drivers
v0x13911cf10_0 .net "vld", 0 0, L_0x1391a0210;  alias, 1 drivers
L_0x1391a02f0 .part L_0x1391a0650, 1, 1;
L_0x1391a0480 .part L_0x1391a0650, 0, 1;
S_0x13911c700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13911c320;
 .timescale -9 -12;
L_0x1391a03d0 .functor NOT 1, L_0x1391a02f0, C4<0>, C4<0>, C4<0>;
L_0x1391a0520 .functor AND 1, L_0x1391a03d0, L_0x1391a0480, C4<1>, C4<1>;
v0x13911c8c0_0 .net *"_ivl_2", 0 0, L_0x1391a02f0;  1 drivers
v0x13911c980_0 .net *"_ivl_3", 0 0, L_0x1391a03d0;  1 drivers
v0x13911ca20_0 .net *"_ivl_5", 0 0, L_0x1391a0480;  1 drivers
L_0x1391a0210 .reduce/or L_0x1391a0650;
S_0x13911cab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911c320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13911cab0
v0x13911cd00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13911cd00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13911cd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.234 ;
    %load/vec4 v0x13911cd00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.235, 5;
    %load/vec4 v0x13911cd00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13911cd00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.234;
T_106.235 ;
    %end;
S_0x13911d510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911b130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13911d510
v0x13911d760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13911d760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13911d760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.236 ;
    %load/vec4 v0x13911d760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.237, 5;
    %load/vec4 v0x13911d760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13911d760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.236;
T_107.237 ;
    %end;
S_0x13911da80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13911af60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911dc50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13911dc90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1391201b0_0 .net "in", 3 0, L_0x1391a0170;  1 drivers
v0x139120270_0 .net "out", 1 0, L_0x1391a0010;  alias, 1 drivers
v0x139120320_0 .net "vld", 0 0, L_0x13919fd60;  alias, 1 drivers
L_0x13919f720 .part L_0x1391a0170, 0, 2;
L_0x13919fc40 .part L_0x1391a0170, 2, 2;
S_0x13911de60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13911da80;
 .timescale -9 -12;
L_0x13919fd60 .functor OR 1, L_0x13919f320, L_0x13919f840, C4<0>, C4<0>;
L_0x13000af08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13911f9b0_0 .net/2u *"_ivl_4", 0 0, L_0x13000af08;  1 drivers
v0x13911fa70_0 .net *"_ivl_6", 1 0, L_0x13919fe10;  1 drivers
v0x13911fb10_0 .net *"_ivl_8", 1 0, L_0x13919fef0;  1 drivers
v0x13911fbc0_0 .net "out_h", 0 0, L_0x13919fb10;  1 drivers
v0x13911fc80_0 .net "out_l", 0 0, L_0x13919f5f0;  1 drivers
v0x13911fd50_0 .net "out_vh", 0 0, L_0x13919f840;  1 drivers
v0x13911fe00_0 .net "out_vl", 0 0, L_0x13919f320;  1 drivers
L_0x13919fe10 .concat [ 1 1 0 0], L_0x13919fb10, L_0x13000af08;
L_0x13919fef0 .concat [ 1 1 0 0], L_0x13919f5f0, L_0x13919f320;
L_0x1391a0010 .functor MUXZ 2, L_0x13919fef0, L_0x13919fe10, L_0x13919f840, C4<>;
S_0x13911e020 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13911de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911dd10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13911dd50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13911ea50_0 .net "in", 1 0, L_0x13919fc40;  1 drivers
v0x13911eb10_0 .net "out", 0 0, L_0x13919fb10;  alias, 1 drivers
v0x13911ebc0_0 .net "vld", 0 0, L_0x13919f840;  alias, 1 drivers
L_0x13919f8e0 .part L_0x13919fc40, 1, 1;
L_0x13919fa70 .part L_0x13919fc40, 0, 1;
S_0x13911e3a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13911e020;
 .timescale -9 -12;
L_0x13919f9c0 .functor NOT 1, L_0x13919f8e0, C4<0>, C4<0>, C4<0>;
L_0x13919fb10 .functor AND 1, L_0x13919f9c0, L_0x13919fa70, C4<1>, C4<1>;
v0x13911e570_0 .net *"_ivl_2", 0 0, L_0x13919f8e0;  1 drivers
v0x13911e630_0 .net *"_ivl_3", 0 0, L_0x13919f9c0;  1 drivers
v0x13911e6d0_0 .net *"_ivl_5", 0 0, L_0x13919fa70;  1 drivers
L_0x13919f840 .reduce/or L_0x13919fc40;
S_0x13911e760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911e020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13911e760
v0x13911e9b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13911e9b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13911e9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.238 ;
    %load/vec4 v0x13911e9b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.239, 5;
    %load/vec4 v0x13911e9b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13911e9b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.238;
T_108.239 ;
    %end;
S_0x13911ecc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13911de60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13911ee90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13911eed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13911f740_0 .net "in", 1 0, L_0x13919f720;  1 drivers
v0x13911f800_0 .net "out", 0 0, L_0x13919f5f0;  alias, 1 drivers
v0x13911f8b0_0 .net "vld", 0 0, L_0x13919f320;  alias, 1 drivers
L_0x13919f3c0 .part L_0x13919f720, 1, 1;
L_0x13919f550 .part L_0x13919f720, 0, 1;
S_0x13911f0a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13911ecc0;
 .timescale -9 -12;
L_0x13919f4a0 .functor NOT 1, L_0x13919f3c0, C4<0>, C4<0>, C4<0>;
L_0x13919f5f0 .functor AND 1, L_0x13919f4a0, L_0x13919f550, C4<1>, C4<1>;
v0x13911f260_0 .net *"_ivl_2", 0 0, L_0x13919f3c0;  1 drivers
v0x13911f320_0 .net *"_ivl_3", 0 0, L_0x13919f4a0;  1 drivers
v0x13911f3c0_0 .net *"_ivl_5", 0 0, L_0x13919f550;  1 drivers
L_0x13919f320 .reduce/or L_0x13919f720;
S_0x13911f450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911ecc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13911f450
v0x13911f6a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13911f6a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13911f6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.240 ;
    %load/vec4 v0x13911f6a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.241, 5;
    %load/vec4 v0x13911f6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13911f6a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.240;
T_109.241 ;
    %end;
S_0x13911feb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911da80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13911feb0
v0x139120100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139120100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139120100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.242 ;
    %load/vec4 v0x139120100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.243, 5;
    %load/vec4 v0x139120100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139120100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.242;
T_110.243 ;
    %end;
S_0x139120920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911abe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139120920
v0x139120b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x139120b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139120b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.244 ;
    %load/vec4 v0x139120b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.245, 5;
    %load/vec4 v0x139120b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139120b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.244;
T_111.245 ;
    %end;
S_0x139120e90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13911aa10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139121060 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x1391210a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x139126f20_0 .net "in", 7 0, L_0x13919f200;  1 drivers
v0x139126fe0_0 .net "out", 2 0, L_0x13919f0a0;  alias, 1 drivers
v0x139127090_0 .net "vld", 0 0, L_0x13919edf0;  alias, 1 drivers
L_0x13919dde0 .part L_0x13919f200, 0, 4;
L_0x13919ed10 .part L_0x13919f200, 4, 4;
S_0x139121270 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139120e90;
 .timescale -9 -12;
L_0x13919edf0 .functor OR 1, L_0x13919d9d0, L_0x13919e900, C4<0>, C4<0>;
L_0x13000aec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139126720_0 .net/2u *"_ivl_4", 0 0, L_0x13000aec0;  1 drivers
v0x1391267e0_0 .net *"_ivl_6", 2 0, L_0x13919eea0;  1 drivers
v0x139126880_0 .net *"_ivl_8", 2 0, L_0x13919ef80;  1 drivers
v0x139126930_0 .net "out_h", 1 0, L_0x13919ebb0;  1 drivers
v0x1391269f0_0 .net "out_l", 1 0, L_0x13919dc80;  1 drivers
v0x139126ac0_0 .net "out_vh", 0 0, L_0x13919e900;  1 drivers
v0x139126b70_0 .net "out_vl", 0 0, L_0x13919d9d0;  1 drivers
L_0x13919eea0 .concat [ 2 1 0 0], L_0x13919ebb0, L_0x13000aec0;
L_0x13919ef80 .concat [ 2 1 0 0], L_0x13919dc80, L_0x13919d9d0;
L_0x13919f0a0 .functor MUXZ 3, L_0x13919ef80, L_0x13919eea0, L_0x13919e900, C4<>;
S_0x139121430 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139121270;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139121120 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139121160 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139123b10_0 .net "in", 3 0, L_0x13919ed10;  1 drivers
v0x139123bd0_0 .net "out", 1 0, L_0x13919ebb0;  alias, 1 drivers
v0x139123c80_0 .net "vld", 0 0, L_0x13919e900;  alias, 1 drivers
L_0x13919e2c0 .part L_0x13919ed10, 0, 2;
L_0x13919e7e0 .part L_0x13919ed10, 2, 2;
S_0x1391217b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139121430;
 .timescale -9 -12;
L_0x13919e900 .functor OR 1, L_0x13919de80, L_0x13919e3e0, C4<0>, C4<0>;
L_0x13000ae78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139123310_0 .net/2u *"_ivl_4", 0 0, L_0x13000ae78;  1 drivers
v0x1391233d0_0 .net *"_ivl_6", 1 0, L_0x13919e9b0;  1 drivers
v0x139123470_0 .net *"_ivl_8", 1 0, L_0x13919ea90;  1 drivers
v0x139123520_0 .net "out_h", 0 0, L_0x13919e6b0;  1 drivers
v0x1391235e0_0 .net "out_l", 0 0, L_0x13919e190;  1 drivers
v0x1391236b0_0 .net "out_vh", 0 0, L_0x13919e3e0;  1 drivers
v0x139123760_0 .net "out_vl", 0 0, L_0x13919de80;  1 drivers
L_0x13919e9b0 .concat [ 1 1 0 0], L_0x13919e6b0, L_0x13000ae78;
L_0x13919ea90 .concat [ 1 1 0 0], L_0x13919e190, L_0x13919de80;
L_0x13919ebb0 .functor MUXZ 2, L_0x13919ea90, L_0x13919e9b0, L_0x13919e3e0, C4<>;
S_0x139121980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1391217b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139121640 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139121680 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1391223b0_0 .net "in", 1 0, L_0x13919e7e0;  1 drivers
v0x139122470_0 .net "out", 0 0, L_0x13919e6b0;  alias, 1 drivers
v0x139122520_0 .net "vld", 0 0, L_0x13919e3e0;  alias, 1 drivers
L_0x13919e480 .part L_0x13919e7e0, 1, 1;
L_0x13919e610 .part L_0x13919e7e0, 0, 1;
S_0x139121d00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139121980;
 .timescale -9 -12;
L_0x13919e560 .functor NOT 1, L_0x13919e480, C4<0>, C4<0>, C4<0>;
L_0x13919e6b0 .functor AND 1, L_0x13919e560, L_0x13919e610, C4<1>, C4<1>;
v0x139121ed0_0 .net *"_ivl_2", 0 0, L_0x13919e480;  1 drivers
v0x139121f90_0 .net *"_ivl_3", 0 0, L_0x13919e560;  1 drivers
v0x139122030_0 .net *"_ivl_5", 0 0, L_0x13919e610;  1 drivers
L_0x13919e3e0 .reduce/or L_0x13919e7e0;
S_0x1391220c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139121980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391220c0
v0x139122310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139122310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139122310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.246 ;
    %load/vec4 v0x139122310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.247, 5;
    %load/vec4 v0x139122310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139122310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.246;
T_112.247 ;
    %end;
S_0x139122620 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1391217b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1391227f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139122830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1391230a0_0 .net "in", 1 0, L_0x13919e2c0;  1 drivers
v0x139123160_0 .net "out", 0 0, L_0x13919e190;  alias, 1 drivers
v0x139123210_0 .net "vld", 0 0, L_0x13919de80;  alias, 1 drivers
L_0x13919df60 .part L_0x13919e2c0, 1, 1;
L_0x13919e0f0 .part L_0x13919e2c0, 0, 1;
S_0x139122a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139122620;
 .timescale -9 -12;
L_0x13919e040 .functor NOT 1, L_0x13919df60, C4<0>, C4<0>, C4<0>;
L_0x13919e190 .functor AND 1, L_0x13919e040, L_0x13919e0f0, C4<1>, C4<1>;
v0x139122bc0_0 .net *"_ivl_2", 0 0, L_0x13919df60;  1 drivers
v0x139122c80_0 .net *"_ivl_3", 0 0, L_0x13919e040;  1 drivers
v0x139122d20_0 .net *"_ivl_5", 0 0, L_0x13919e0f0;  1 drivers
L_0x13919de80 .reduce/or L_0x13919e2c0;
S_0x139122db0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139122620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139122db0
v0x139123000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139123000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139123000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.248 ;
    %load/vec4 v0x139123000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.249, 5;
    %load/vec4 v0x139123000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139123000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.248;
T_113.249 ;
    %end;
S_0x139123810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139121430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139123810
v0x139123a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139123a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139123a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.250 ;
    %load/vec4 v0x139123a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.251, 5;
    %load/vec4 v0x139123a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139123a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.250;
T_114.251 ;
    %end;
S_0x139123d80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139121270;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139123f50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139123f90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x1391264b0_0 .net "in", 3 0, L_0x13919dde0;  1 drivers
v0x139126570_0 .net "out", 1 0, L_0x13919dc80;  alias, 1 drivers
v0x139126620_0 .net "vld", 0 0, L_0x13919d9d0;  alias, 1 drivers
L_0x13919d390 .part L_0x13919dde0, 0, 2;
L_0x13919d8b0 .part L_0x13919dde0, 2, 2;
S_0x139124160 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139123d80;
 .timescale -9 -12;
L_0x13919d9d0 .functor OR 1, L_0x13919cd20, L_0x13919d4b0, C4<0>, C4<0>;
L_0x13000ae30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139125cb0_0 .net/2u *"_ivl_4", 0 0, L_0x13000ae30;  1 drivers
v0x139125d70_0 .net *"_ivl_6", 1 0, L_0x13919da80;  1 drivers
v0x139125e10_0 .net *"_ivl_8", 1 0, L_0x13919db60;  1 drivers
v0x139125ec0_0 .net "out_h", 0 0, L_0x13919d780;  1 drivers
v0x139125f80_0 .net "out_l", 0 0, L_0x13919d260;  1 drivers
v0x139126050_0 .net "out_vh", 0 0, L_0x13919d4b0;  1 drivers
v0x139126100_0 .net "out_vl", 0 0, L_0x13919cd20;  1 drivers
L_0x13919da80 .concat [ 1 1 0 0], L_0x13919d780, L_0x13000ae30;
L_0x13919db60 .concat [ 1 1 0 0], L_0x13919d260, L_0x13919cd20;
L_0x13919dc80 .functor MUXZ 2, L_0x13919db60, L_0x13919da80, L_0x13919d4b0, C4<>;
S_0x139124320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139124160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139124010 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139124050 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139124d50_0 .net "in", 1 0, L_0x13919d8b0;  1 drivers
v0x139124e10_0 .net "out", 0 0, L_0x13919d780;  alias, 1 drivers
v0x139124ec0_0 .net "vld", 0 0, L_0x13919d4b0;  alias, 1 drivers
L_0x13919d550 .part L_0x13919d8b0, 1, 1;
L_0x13919d6e0 .part L_0x13919d8b0, 0, 1;
S_0x1391246a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139124320;
 .timescale -9 -12;
L_0x13919d630 .functor NOT 1, L_0x13919d550, C4<0>, C4<0>, C4<0>;
L_0x13919d780 .functor AND 1, L_0x13919d630, L_0x13919d6e0, C4<1>, C4<1>;
v0x139124870_0 .net *"_ivl_2", 0 0, L_0x13919d550;  1 drivers
v0x139124930_0 .net *"_ivl_3", 0 0, L_0x13919d630;  1 drivers
v0x1391249d0_0 .net *"_ivl_5", 0 0, L_0x13919d6e0;  1 drivers
L_0x13919d4b0 .reduce/or L_0x13919d8b0;
S_0x139124a60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139124320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139124a60
v0x139124cb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139124cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139124cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.252 ;
    %load/vec4 v0x139124cb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.253, 5;
    %load/vec4 v0x139124cb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139124cb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.252;
T_115.253 ;
    %end;
S_0x139124fc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139124160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139125190 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1391251d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139125a40_0 .net "in", 1 0, L_0x13919d390;  1 drivers
v0x139125b00_0 .net "out", 0 0, L_0x13919d260;  alias, 1 drivers
v0x139125bb0_0 .net "vld", 0 0, L_0x13919cd20;  alias, 1 drivers
L_0x13919d070 .part L_0x13919d390, 1, 1;
L_0x13919d1c0 .part L_0x13919d390, 0, 1;
S_0x1391253a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139124fc0;
 .timescale -9 -12;
L_0x13919d110 .functor NOT 1, L_0x13919d070, C4<0>, C4<0>, C4<0>;
L_0x13919d260 .functor AND 1, L_0x13919d110, L_0x13919d1c0, C4<1>, C4<1>;
v0x139125560_0 .net *"_ivl_2", 0 0, L_0x13919d070;  1 drivers
v0x139125620_0 .net *"_ivl_3", 0 0, L_0x13919d110;  1 drivers
v0x1391256c0_0 .net *"_ivl_5", 0 0, L_0x13919d1c0;  1 drivers
L_0x13919cd20 .reduce/or L_0x13919d390;
S_0x139125750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139124fc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139125750
v0x1391259a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1391259a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391259a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.254 ;
    %load/vec4 v0x1391259a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.255, 5;
    %load/vec4 v0x1391259a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391259a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.254;
T_116.255 ;
    %end;
S_0x1391261b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139123d80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391261b0
v0x139126400_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139126400_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139126400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.256 ;
    %load/vec4 v0x139126400_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.257, 5;
    %load/vec4 v0x139126400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139126400_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.256;
T_117.257 ;
    %end;
S_0x139126c20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139120e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139126c20
v0x139126e70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x139126e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139126e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.258 ;
    %load/vec4 v0x139126e70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.259, 5;
    %load/vec4 v0x139126e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139126e70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.258;
T_118.259 ;
    %end;
S_0x139127690 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13911a690;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139127690
v0x1391278e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x1391278e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391278e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.260 ;
    %load/vec4 v0x1391278e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.261, 5;
    %load/vec4 v0x1391278e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391278e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.260;
T_119.261 ;
    %end;
S_0x139127c00 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13911a2f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139127c00
v0x139127e60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x139127e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139127e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.262 ;
    %load/vec4 v0x139127e60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.263, 5;
    %load/vec4 v0x139127e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139127e60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.262;
T_120.263 ;
    %end;
S_0x139128170 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x139114620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139128170
v0x1391283e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x1391283e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391283e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.264 ;
    %load/vec4 v0x1391283e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.265, 5;
    %load/vec4 v0x1391283e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391283e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.264;
T_121.265 ;
    %end;
S_0x139128490 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x139119bf0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x13000b190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139128d20_0 .net/2u *"_ivl_0", 0 0, L_0x13000b190;  1 drivers
L_0x13000b1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139128de0_0 .net/2u *"_ivl_4", 0 0, L_0x13000b1d8;  1 drivers
v0x139128e80_0 .net "a", 6 0, L_0x1391a3380;  1 drivers
v0x139128f30_0 .net "ain", 7 0, L_0x1391a2fc0;  1 drivers
v0x139128ff0_0 .net "b", 6 0, L_0x1391a2e40;  1 drivers
v0x1391290d0_0 .net "bin", 7 0, L_0x1391a30e0;  1 drivers
v0x139129170_0 .net "c", 7 0, L_0x1391a3200;  alias, 1 drivers
L_0x1391a2fc0 .concat [ 7 1 0 0], L_0x1391a3380, L_0x13000b190;
L_0x1391a30e0 .concat [ 7 1 0 0], L_0x1391a2e40, L_0x13000b1d8;
S_0x139128840 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x139128490;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x139128a10 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x139128710_0 .net "a", 7 0, L_0x1391a2fc0;  alias, 1 drivers
v0x139128b60_0 .net "b", 7 0, L_0x1391a30e0;  alias, 1 drivers
v0x139128c10_0 .net "c", 7 0, L_0x1391a3200;  alias, 1 drivers
L_0x1391a3200 .arith/sub 8, L_0x1391a2fc0, L_0x1391a30e0;
S_0x139129260 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x139129420 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x13000a968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139129590_0 .net/2u *"_ivl_0", 0 0, L_0x13000a968;  1 drivers
v0x139129650_0 .net *"_ivl_11", 4 0, L_0x13919a0b0;  1 drivers
v0x1391296f0_0 .net *"_ivl_2", 4 0, L_0x139199ef0;  1 drivers
L_0x13000a9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139129780_0 .net/2u *"_ivl_4", 0 0, L_0x13000a9b0;  1 drivers
v0x139129810_0 .net *"_ivl_6", 4 0, L_0x139199f90;  1 drivers
L_0x13000a9f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1391298e0_0 .net *"_ivl_8", 4 0, L_0x13000a9f8;  1 drivers
v0x139129990_0 .net "rc", 0 0, L_0x139199590;  alias, 1 drivers
v0x139129a30_0 .net "regime", 3 0, L_0x139199780;  alias, 1 drivers
v0x139129ae0_0 .net "regime_N", 4 0, L_0x13919a1b0;  alias, 1 drivers
L_0x139199ef0 .concat [ 4 1 0 0], L_0x139199780, L_0x13000a968;
L_0x139199f90 .concat [ 4 1 0 0], L_0x139199780, L_0x13000a9b0;
L_0x13919a0b0 .arith/sub 5, L_0x13000a9f8, L_0x139199f90;
L_0x13919a1b0 .functor MUXZ 5, L_0x13919a0b0, L_0x139199ef0, L_0x139199590, C4<>;
S_0x139129c40 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x1391298a0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x13000aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139129f30_0 .net/2u *"_ivl_0", 0 0, L_0x13000aa40;  1 drivers
v0x139129ff0_0 .net *"_ivl_11", 4 0, L_0x13919a510;  1 drivers
v0x13912a090_0 .net *"_ivl_2", 4 0, L_0x13919a310;  1 drivers
L_0x13000aa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912a120_0 .net/2u *"_ivl_4", 0 0, L_0x13000aa88;  1 drivers
v0x13912a1b0_0 .net *"_ivl_6", 4 0, L_0x13919a3f0;  1 drivers
L_0x13000aad0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13912a280_0 .net *"_ivl_8", 4 0, L_0x13000aad0;  1 drivers
v0x13912a330_0 .net "rc", 0 0, L_0x1391992e0;  alias, 1 drivers
v0x13912a3d0_0 .net "regime", 3 0, L_0x139199630;  alias, 1 drivers
v0x13912a480_0 .net "regime_N", 4 0, L_0x13919a650;  alias, 1 drivers
L_0x13919a310 .concat [ 4 1 0 0], L_0x139199630, L_0x13000aa40;
L_0x13919a3f0 .concat [ 4 1 0 0], L_0x139199630, L_0x13000aa88;
L_0x13919a510 .arith/sub 5, L_0x13000aad0, L_0x13919a3f0;
L_0x13919a650 .functor MUXZ 5, L_0x13919a510, L_0x13919a310, L_0x1391992e0, C4<>;
S_0x13912a5e0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x13912a240 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x13912a7e0_0 .net *"_ivl_0", 7 0, L_0x1391a2ee0;  1 drivers
L_0x13000b268 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x13912a920_0 .net *"_ivl_3", 6 0, L_0x13000b268;  1 drivers
v0x13912a9d0_0 .net "a", 7 0, L_0x1391a3200;  alias, 1 drivers
v0x13912aac0_0 .net "c", 7 0, L_0x1391a3630;  alias, 1 drivers
v0x13912ab70_0 .net "mant_ovf", 0 0, L_0x1391a37b0;  1 drivers
L_0x1391a2ee0 .concat [ 1 7 0 0], L_0x1391a37b0, L_0x13000b268;
L_0x1391a3630 .arith/sum 8, L_0x1391a3200, L_0x1391a2ee0;
S_0x13912ac60 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x13912ae20 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x13912ca00_0 .net "a", 15 0, L_0x139189b70;  alias, 1 drivers
v0x13912caf0_0 .net "b", 15 0, L_0x13919c1d0;  alias, 1 drivers
v0x13912cb80_0 .net "c", 16 0, L_0x13919c8c0;  alias, 1 drivers
v0x13912cc10_0 .net "c_add", 16 0, L_0x13919c4c0;  1 drivers
v0x13912ccf0_0 .net "c_sub", 16 0, L_0x13919c7c0;  1 drivers
v0x13912ce00_0 .net "op", 0 0, L_0x1391993e0;  alias, 1 drivers
L_0x13919c8c0 .functor MUXZ 17, L_0x13919c7c0, L_0x13919c4c0, L_0x1391993e0, C4<>;
S_0x13912afa0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x13912ac60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13912b170 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x13000ad10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912b760_0 .net/2u *"_ivl_0", 0 0, L_0x13000ad10;  1 drivers
L_0x13000ad58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912b820_0 .net/2u *"_ivl_4", 0 0, L_0x13000ad58;  1 drivers
v0x13912b8c0_0 .net "a", 15 0, L_0x139189b70;  alias, 1 drivers
v0x13912b970_0 .net "ain", 16 0, L_0x13919c280;  1 drivers
v0x13912ba30_0 .net "b", 15 0, L_0x13919c1d0;  alias, 1 drivers
v0x13912bb00_0 .net "bin", 16 0, L_0x13919c3a0;  1 drivers
v0x13912bbb0_0 .net "c", 16 0, L_0x13919c4c0;  alias, 1 drivers
L_0x13919c280 .concat [ 16 1 0 0], L_0x139189b70, L_0x13000ad10;
L_0x13919c3a0 .concat [ 16 1 0 0], L_0x13919c1d0, L_0x13000ad58;
S_0x13912b280 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13912afa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13912b450 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x13912b560_0 .net "a", 16 0, L_0x13919c280;  alias, 1 drivers
v0x13912b620_0 .net "b", 16 0, L_0x13919c3a0;  alias, 1 drivers
v0x13912b6c0_0 .net "c", 16 0, L_0x13919c4c0;  alias, 1 drivers
L_0x13919c4c0 .arith/sum 17, L_0x13919c280, L_0x13919c3a0;
S_0x13912bca0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x13912ac60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13912be70 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x13000ada0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912c4b0_0 .net/2u *"_ivl_0", 0 0, L_0x13000ada0;  1 drivers
L_0x13000ade8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912c570_0 .net/2u *"_ivl_4", 0 0, L_0x13000ade8;  1 drivers
v0x13912c610_0 .net "a", 15 0, L_0x139189b70;  alias, 1 drivers
v0x13912c6e0_0 .net "ain", 16 0, L_0x13919c5c0;  1 drivers
v0x13912c790_0 .net "b", 15 0, L_0x13919c1d0;  alias, 1 drivers
v0x13912c8a0_0 .net "bin", 16 0, L_0x13919c6a0;  1 drivers
v0x13912c930_0 .net "c", 16 0, L_0x13919c7c0;  alias, 1 drivers
L_0x13919c5c0 .concat [ 16 1 0 0], L_0x139189b70, L_0x13000ada0;
L_0x13919c6a0 .concat [ 16 1 0 0], L_0x13919c1d0, L_0x13000ade8;
S_0x13912bfe0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13912bca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13912c1a0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x13912c2b0_0 .net "a", 16 0, L_0x13919c5c0;  alias, 1 drivers
v0x13912c370_0 .net "b", 16 0, L_0x13919c6a0;  alias, 1 drivers
v0x13912c410_0 .net "c", 16 0, L_0x13919c7c0;  alias, 1 drivers
L_0x13919c7c0 .arith/sub 17, L_0x13919c5c0, L_0x13919c6a0;
S_0x13912ceb0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13912d070 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x13000b4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912d6c0_0 .net/2u *"_ivl_0", 0 0, L_0x13000b4f0;  1 drivers
L_0x13000b538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912d780_0 .net/2u *"_ivl_4", 0 0, L_0x13000b538;  1 drivers
v0x13912d820_0 .net "a", 15 0, L_0x1391a66f0;  1 drivers
v0x13912d8d0_0 .net "ain", 16 0, L_0x1391a5a80;  1 drivers
v0x13912d990_0 .net "b", 15 0, L_0x1391a6020;  alias, 1 drivers
v0x13912da70_0 .net "bin", 16 0, L_0x1391a5ba0;  1 drivers
v0x13912db10_0 .net "c", 16 0, L_0x1391a65f0;  alias, 1 drivers
L_0x1391a5a80 .concat [ 16 1 0 0], L_0x1391a66f0, L_0x13000b4f0;
L_0x1391a5ba0 .concat [ 16 1 0 0], L_0x1391a6020, L_0x13000b538;
S_0x13912d1e0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13912ceb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13912d3b0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x13912d4c0_0 .net "a", 16 0, L_0x1391a5a80;  alias, 1 drivers
v0x13912d580_0 .net "b", 16 0, L_0x1391a5ba0;  alias, 1 drivers
v0x13912d620_0 .net "c", 16 0, L_0x1391a65f0;  alias, 1 drivers
L_0x1391a65f0 .arith/sum 17, L_0x1391a5a80, L_0x1391a5ba0;
S_0x13912dc00 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x13912ddc0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x13912de00 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x13912de40 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13918bbe0 .functor BUFZ 16, L_0x13918b810, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13918bd70 .functor NOT 16, L_0x13918bbe0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13000a2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x139190ad0 .functor XOR 1, L_0x13918bc50, L_0x13000a2f0, C4<0>, C4<0>;
v0x13913dbb0_0 .net/2u *"_ivl_10", 0 0, L_0x13000a2f0;  1 drivers
v0x13913dc60_0 .net *"_ivl_12", 0 0, L_0x139190ad0;  1 drivers
L_0x13000a338 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13913dd10_0 .net/2u *"_ivl_16", 3 0, L_0x13000a338;  1 drivers
v0x13913ddd0_0 .net *"_ivl_18", 3 0, L_0x139190d20;  1 drivers
v0x13913de80_0 .net *"_ivl_23", 13 0, L_0x139192010;  1 drivers
L_0x13000a4a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13913df70_0 .net/2u *"_ivl_24", 1 0, L_0x13000a4a0;  1 drivers
v0x13913e020_0 .net *"_ivl_4", 15 0, L_0x13918bd70;  1 drivers
v0x13913e0d0_0 .net *"_ivl_9", 14 0, L_0x139190a30;  1 drivers
v0x13913e180_0 .net "exp", 1 0, L_0x139192210;  alias, 1 drivers
v0x13913e290_0 .net "in", 15 0, L_0x13918b810;  alias, 1 drivers
v0x13913e340_0 .net "k", 3 0, L_0x139190890;  1 drivers
v0x13913e3e0_0 .net "mant", 13 0, L_0x139192340;  alias, 1 drivers
v0x13913e490_0 .net "rc", 0 0, L_0x13918bc50;  alias, 1 drivers
v0x13913e530_0 .net "regime", 3 0, L_0x139190e20;  alias, 1 drivers
v0x13913e5e0_0 .net "xin", 15 0, L_0x13918bbe0;  1 drivers
v0x13913e690_0 .net "xin_r", 15 0, L_0x13918bde0;  1 drivers
v0x13913e740_0 .net "xin_tmp", 15 0, L_0x139191f20;  1 drivers
L_0x13918bc50 .part L_0x13918bbe0, 14, 1;
L_0x13918bde0 .functor MUXZ 16, L_0x13918bbe0, L_0x13918bd70, L_0x13918bc50, C4<>;
L_0x139190a30 .part L_0x13918bde0, 0, 15;
L_0x139190bc0 .concat [ 1 15 0 0], L_0x139190ad0, L_0x139190a30;
L_0x139190d20 .arith/sub 4, L_0x139190890, L_0x13000a338;
L_0x139190e20 .functor MUXZ 4, L_0x139190890, L_0x139190d20, L_0x13918bc50, C4<>;
L_0x139192010 .part L_0x13918bbe0, 0, 14;
L_0x1391920f0 .concat [ 2 14 0 0], L_0x13000a4a0, L_0x139192010;
L_0x139192210 .part L_0x139191f20, 14, 2;
L_0x139192340 .part L_0x139191f20, 0, 14;
S_0x13912e030 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13912dc00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13912e030
v0x13912e2c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x13912e2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13912e2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.266 ;
    %load/vec4 v0x13912e2c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.267, 5;
    %load/vec4 v0x13912e2c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13912e2c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.266;
T_122.267 ;
    %end;
S_0x13912e370 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13912dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x13912e540 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x13912e580 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x139191f20 .functor BUFZ 16, L_0x1391919e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13000a458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13912f6c0_0 .net *"_ivl_10", 0 0, L_0x13000a458;  1 drivers
v0x13912f780_0 .net *"_ivl_5", 0 0, L_0x139191b00;  1 drivers
v0x13912f830_0 .net *"_ivl_6", 15 0, L_0x139191c40;  1 drivers
v0x13912f8f0_0 .net *"_ivl_8", 14 0, L_0x139191ba0;  1 drivers
v0x13912f9a0_0 .net "a", 15 0, L_0x1391920f0;  1 drivers
v0x13912fa90_0 .net "b", 3 0, L_0x139190890;  alias, 1 drivers
v0x13912fb40_0 .net "c", 15 0, L_0x139191f20;  alias, 1 drivers
v0x13912fbf0 .array "tmp", 0 3;
v0x13912fbf0_0 .net v0x13912fbf0 0, 15 0, L_0x139191d80; 1 drivers
v0x13912fbf0_1 .net v0x13912fbf0 1, 15 0, L_0x1391911a0; 1 drivers
v0x13912fbf0_2 .net v0x13912fbf0 2, 15 0, L_0x139191620; 1 drivers
v0x13912fbf0_3 .net v0x13912fbf0 3, 15 0, L_0x1391919e0; 1 drivers
L_0x139190f40 .part L_0x139190890, 1, 1;
L_0x139191300 .part L_0x139190890, 2, 1;
L_0x139191740 .part L_0x139190890, 3, 1;
L_0x139191b00 .part L_0x139190890, 0, 1;
L_0x139191ba0 .part L_0x1391920f0, 0, 15;
L_0x139191c40 .concat [ 1 15 0 0], L_0x13000a458, L_0x139191ba0;
L_0x139191d80 .functor MUXZ 16, L_0x1391920f0, L_0x139191c40, L_0x139191b00, C4<>;
S_0x13912e770 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13912e370;
 .timescale -9 -12;
P_0x13912e940 .param/l "i" 1 4 296, +C4<01>;
v0x13912e9e0_0 .net *"_ivl_1", 0 0, L_0x139190f40;  1 drivers
v0x13912ea70_0 .net *"_ivl_3", 15 0, L_0x139191080;  1 drivers
v0x13912eb00_0 .net *"_ivl_5", 13 0, L_0x139190fe0;  1 drivers
L_0x13000a380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13912eb90_0 .net *"_ivl_7", 1 0, L_0x13000a380;  1 drivers
L_0x139190fe0 .part L_0x139191d80, 0, 14;
L_0x139191080 .concat [ 2 14 0 0], L_0x13000a380, L_0x139190fe0;
L_0x1391911a0 .functor MUXZ 16, L_0x139191d80, L_0x139191080, L_0x139190f40, C4<>;
S_0x13912ec30 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13912e370;
 .timescale -9 -12;
P_0x13912ee10 .param/l "i" 1 4 296, +C4<010>;
v0x13912eea0_0 .net *"_ivl_1", 0 0, L_0x139191300;  1 drivers
v0x13912ef50_0 .net *"_ivl_3", 15 0, L_0x139191540;  1 drivers
v0x13912f000_0 .net *"_ivl_5", 11 0, L_0x1391914a0;  1 drivers
L_0x13000a3c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13912f0c0_0 .net *"_ivl_7", 3 0, L_0x13000a3c8;  1 drivers
L_0x1391914a0 .part L_0x1391911a0, 0, 12;
L_0x139191540 .concat [ 4 12 0 0], L_0x13000a3c8, L_0x1391914a0;
L_0x139191620 .functor MUXZ 16, L_0x1391911a0, L_0x139191540, L_0x139191300, C4<>;
S_0x13912f170 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13912e370;
 .timescale -9 -12;
P_0x13912f360 .param/l "i" 1 4 296, +C4<011>;
v0x13912f3f0_0 .net *"_ivl_1", 0 0, L_0x139191740;  1 drivers
v0x13912f4a0_0 .net *"_ivl_3", 15 0, L_0x1391918c0;  1 drivers
v0x13912f550_0 .net *"_ivl_5", 7 0, L_0x1391917e0;  1 drivers
L_0x13000a410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13912f610_0 .net *"_ivl_7", 7 0, L_0x13000a410;  1 drivers
L_0x1391917e0 .part L_0x139191620, 0, 8;
L_0x1391918c0 .concat [ 8 8 0 0], L_0x13000a410, L_0x1391917e0;
L_0x1391919e0 .functor MUXZ 16, L_0x139191620, L_0x1391918c0, L_0x139191740, C4<>;
S_0x13912fd20 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13912dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x13912fee0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x13912ff20 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x13913d950_0 .net "in", 15 0, L_0x139190bc0;  1 drivers
v0x13913da20_0 .net "out", 3 0, L_0x139190890;  alias, 1 drivers
v0x13913daf0_0 .net "vld", 0 0, L_0x1391905e0;  1 drivers
S_0x1391300d0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13912fd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13912ffa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13912ffe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13913d3d0_0 .net "in", 15 0, L_0x139190bc0;  alias, 1 drivers
v0x13913d490_0 .net "out", 3 0, L_0x139190890;  alias, 1 drivers
v0x13913d550_0 .net "vld", 0 0, L_0x1391905e0;  alias, 1 drivers
L_0x13918e1b0 .part L_0x139190bc0, 0, 8;
L_0x139190540 .part L_0x139190bc0, 8, 8;
S_0x139130450 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1391300d0;
 .timescale -9 -12;
L_0x1391905e0 .functor OR 1, L_0x13918dda0, L_0x139190130, C4<0>, C4<0>;
L_0x13000a2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13913cbd0_0 .net/2u *"_ivl_4", 0 0, L_0x13000a2a8;  1 drivers
v0x13913cc90_0 .net *"_ivl_6", 3 0, L_0x139190690;  1 drivers
v0x13913cd30_0 .net *"_ivl_8", 3 0, L_0x139190770;  1 drivers
v0x13913cde0_0 .net "out_h", 2 0, L_0x1391903e0;  1 drivers
v0x13913cea0_0 .net "out_l", 2 0, L_0x13918e050;  1 drivers
v0x13913cf70_0 .net "out_vh", 0 0, L_0x139190130;  1 drivers
v0x13913d020_0 .net "out_vl", 0 0, L_0x13918dda0;  1 drivers
L_0x139190690 .concat [ 3 1 0 0], L_0x1391903e0, L_0x13000a2a8;
L_0x139190770 .concat [ 3 1 0 0], L_0x13918e050, L_0x13918dda0;
L_0x139190890 .functor MUXZ 4, L_0x139190770, L_0x139190690, L_0x139190130, C4<>;
S_0x139130620 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139130450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1391302e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139130320 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x139136660_0 .net "in", 7 0, L_0x139190540;  1 drivers
v0x139136720_0 .net "out", 2 0, L_0x1391903e0;  alias, 1 drivers
v0x1391367d0_0 .net "vld", 0 0, L_0x139190130;  alias, 1 drivers
L_0x13918f120 .part L_0x139190540, 0, 4;
L_0x139190050 .part L_0x139190540, 4, 4;
S_0x1391309a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139130620;
 .timescale -9 -12;
L_0x139190130 .functor OR 1, L_0x13918ed10, L_0x13918fc40, C4<0>, C4<0>;
L_0x13000a260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139135e60_0 .net/2u *"_ivl_4", 0 0, L_0x13000a260;  1 drivers
v0x139135f20_0 .net *"_ivl_6", 2 0, L_0x1391901e0;  1 drivers
v0x139135fc0_0 .net *"_ivl_8", 2 0, L_0x1391902c0;  1 drivers
v0x139136070_0 .net "out_h", 1 0, L_0x13918fef0;  1 drivers
v0x139136130_0 .net "out_l", 1 0, L_0x13918efc0;  1 drivers
v0x139136200_0 .net "out_vh", 0 0, L_0x13918fc40;  1 drivers
v0x1391362b0_0 .net "out_vl", 0 0, L_0x13918ed10;  1 drivers
L_0x1391901e0 .concat [ 2 1 0 0], L_0x13918fef0, L_0x13000a260;
L_0x1391902c0 .concat [ 2 1 0 0], L_0x13918efc0, L_0x13918ed10;
L_0x1391903e0 .functor MUXZ 3, L_0x1391902c0, L_0x1391901e0, L_0x13918fc40, C4<>;
S_0x139130b70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1391309a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139130830 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139130870 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139133250_0 .net "in", 3 0, L_0x139190050;  1 drivers
v0x139133310_0 .net "out", 1 0, L_0x13918fef0;  alias, 1 drivers
v0x1391333c0_0 .net "vld", 0 0, L_0x13918fc40;  alias, 1 drivers
L_0x13918f600 .part L_0x139190050, 0, 2;
L_0x13918fb20 .part L_0x139190050, 2, 2;
S_0x139130ef0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139130b70;
 .timescale -9 -12;
L_0x13918fc40 .functor OR 1, L_0x13918f1c0, L_0x13918f720, C4<0>, C4<0>;
L_0x13000a218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139132a50_0 .net/2u *"_ivl_4", 0 0, L_0x13000a218;  1 drivers
v0x139132b10_0 .net *"_ivl_6", 1 0, L_0x13918fcf0;  1 drivers
v0x139132bb0_0 .net *"_ivl_8", 1 0, L_0x13918fdd0;  1 drivers
v0x139132c60_0 .net "out_h", 0 0, L_0x13918f9f0;  1 drivers
v0x139132d20_0 .net "out_l", 0 0, L_0x13918f4d0;  1 drivers
v0x139132df0_0 .net "out_vh", 0 0, L_0x13918f720;  1 drivers
v0x139132ea0_0 .net "out_vl", 0 0, L_0x13918f1c0;  1 drivers
L_0x13918fcf0 .concat [ 1 1 0 0], L_0x13918f9f0, L_0x13000a218;
L_0x13918fdd0 .concat [ 1 1 0 0], L_0x13918f4d0, L_0x13918f1c0;
L_0x13918fef0 .functor MUXZ 2, L_0x13918fdd0, L_0x13918fcf0, L_0x13918f720, C4<>;
S_0x1391310c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139130ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139130d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139130dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139131af0_0 .net "in", 1 0, L_0x13918fb20;  1 drivers
v0x139131bb0_0 .net "out", 0 0, L_0x13918f9f0;  alias, 1 drivers
v0x139131c60_0 .net "vld", 0 0, L_0x13918f720;  alias, 1 drivers
L_0x13918f7c0 .part L_0x13918fb20, 1, 1;
L_0x13918f950 .part L_0x13918fb20, 0, 1;
S_0x139131440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1391310c0;
 .timescale -9 -12;
L_0x13918f8a0 .functor NOT 1, L_0x13918f7c0, C4<0>, C4<0>, C4<0>;
L_0x13918f9f0 .functor AND 1, L_0x13918f8a0, L_0x13918f950, C4<1>, C4<1>;
v0x139131610_0 .net *"_ivl_2", 0 0, L_0x13918f7c0;  1 drivers
v0x1391316d0_0 .net *"_ivl_3", 0 0, L_0x13918f8a0;  1 drivers
v0x139131770_0 .net *"_ivl_5", 0 0, L_0x13918f950;  1 drivers
L_0x13918f720 .reduce/or L_0x13918fb20;
S_0x139131800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391310c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139131800
v0x139131a50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139131a50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139131a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.268 ;
    %load/vec4 v0x139131a50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.269, 5;
    %load/vec4 v0x139131a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139131a50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.268;
T_123.269 ;
    %end;
S_0x139131d60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139130ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139131f30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139131f70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x1391327e0_0 .net "in", 1 0, L_0x13918f600;  1 drivers
v0x1391328a0_0 .net "out", 0 0, L_0x13918f4d0;  alias, 1 drivers
v0x139132950_0 .net "vld", 0 0, L_0x13918f1c0;  alias, 1 drivers
L_0x13918f2a0 .part L_0x13918f600, 1, 1;
L_0x13918f430 .part L_0x13918f600, 0, 1;
S_0x139132140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139131d60;
 .timescale -9 -12;
L_0x13918f380 .functor NOT 1, L_0x13918f2a0, C4<0>, C4<0>, C4<0>;
L_0x13918f4d0 .functor AND 1, L_0x13918f380, L_0x13918f430, C4<1>, C4<1>;
v0x139132300_0 .net *"_ivl_2", 0 0, L_0x13918f2a0;  1 drivers
v0x1391323c0_0 .net *"_ivl_3", 0 0, L_0x13918f380;  1 drivers
v0x139132460_0 .net *"_ivl_5", 0 0, L_0x13918f430;  1 drivers
L_0x13918f1c0 .reduce/or L_0x13918f600;
S_0x1391324f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139131d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391324f0
v0x139132740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139132740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139132740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.270 ;
    %load/vec4 v0x139132740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.271, 5;
    %load/vec4 v0x139132740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139132740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.270;
T_124.271 ;
    %end;
S_0x139132f50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139130b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139132f50
v0x1391331a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1391331a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391331a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.272 ;
    %load/vec4 v0x1391331a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.273, 5;
    %load/vec4 v0x1391331a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391331a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.272;
T_125.273 ;
    %end;
S_0x1391334c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1391309a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139133690 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1391336d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139135bf0_0 .net "in", 3 0, L_0x13918f120;  1 drivers
v0x139135cb0_0 .net "out", 1 0, L_0x13918efc0;  alias, 1 drivers
v0x139135d60_0 .net "vld", 0 0, L_0x13918ed10;  alias, 1 drivers
L_0x13918e6d0 .part L_0x13918f120, 0, 2;
L_0x13918ebf0 .part L_0x13918f120, 2, 2;
S_0x1391338a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1391334c0;
 .timescale -9 -12;
L_0x13918ed10 .functor OR 1, L_0x13918e290, L_0x13918e7f0, C4<0>, C4<0>;
L_0x13000a1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1391353f0_0 .net/2u *"_ivl_4", 0 0, L_0x13000a1d0;  1 drivers
v0x1391354b0_0 .net *"_ivl_6", 1 0, L_0x13918edc0;  1 drivers
v0x139135550_0 .net *"_ivl_8", 1 0, L_0x13918eea0;  1 drivers
v0x139135600_0 .net "out_h", 0 0, L_0x13918eac0;  1 drivers
v0x1391356c0_0 .net "out_l", 0 0, L_0x13918e5a0;  1 drivers
v0x139135790_0 .net "out_vh", 0 0, L_0x13918e7f0;  1 drivers
v0x139135840_0 .net "out_vl", 0 0, L_0x13918e290;  1 drivers
L_0x13918edc0 .concat [ 1 1 0 0], L_0x13918eac0, L_0x13000a1d0;
L_0x13918eea0 .concat [ 1 1 0 0], L_0x13918e5a0, L_0x13918e290;
L_0x13918efc0 .functor MUXZ 2, L_0x13918eea0, L_0x13918edc0, L_0x13918e7f0, C4<>;
S_0x139133a60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1391338a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139133750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139133790 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139134490_0 .net "in", 1 0, L_0x13918ebf0;  1 drivers
v0x139134550_0 .net "out", 0 0, L_0x13918eac0;  alias, 1 drivers
v0x139134600_0 .net "vld", 0 0, L_0x13918e7f0;  alias, 1 drivers
L_0x13918e890 .part L_0x13918ebf0, 1, 1;
L_0x13918ea20 .part L_0x13918ebf0, 0, 1;
S_0x139133de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139133a60;
 .timescale -9 -12;
L_0x13918e970 .functor NOT 1, L_0x13918e890, C4<0>, C4<0>, C4<0>;
L_0x13918eac0 .functor AND 1, L_0x13918e970, L_0x13918ea20, C4<1>, C4<1>;
v0x139133fb0_0 .net *"_ivl_2", 0 0, L_0x13918e890;  1 drivers
v0x139134070_0 .net *"_ivl_3", 0 0, L_0x13918e970;  1 drivers
v0x139134110_0 .net *"_ivl_5", 0 0, L_0x13918ea20;  1 drivers
L_0x13918e7f0 .reduce/or L_0x13918ebf0;
S_0x1391341a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139133a60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391341a0
v0x1391343f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1391343f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391343f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.274 ;
    %load/vec4 v0x1391343f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.275, 5;
    %load/vec4 v0x1391343f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391343f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.274;
T_126.275 ;
    %end;
S_0x139134700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1391338a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1391348d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139134910 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139135180_0 .net "in", 1 0, L_0x13918e6d0;  1 drivers
v0x139135240_0 .net "out", 0 0, L_0x13918e5a0;  alias, 1 drivers
v0x1391352f0_0 .net "vld", 0 0, L_0x13918e290;  alias, 1 drivers
L_0x13918e370 .part L_0x13918e6d0, 1, 1;
L_0x13918e500 .part L_0x13918e6d0, 0, 1;
S_0x139134ae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139134700;
 .timescale -9 -12;
L_0x13918e450 .functor NOT 1, L_0x13918e370, C4<0>, C4<0>, C4<0>;
L_0x13918e5a0 .functor AND 1, L_0x13918e450, L_0x13918e500, C4<1>, C4<1>;
v0x139134ca0_0 .net *"_ivl_2", 0 0, L_0x13918e370;  1 drivers
v0x139134d60_0 .net *"_ivl_3", 0 0, L_0x13918e450;  1 drivers
v0x139134e00_0 .net *"_ivl_5", 0 0, L_0x13918e500;  1 drivers
L_0x13918e290 .reduce/or L_0x13918e6d0;
S_0x139134e90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139134700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139134e90
v0x1391350e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x1391350e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391350e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.276 ;
    %load/vec4 v0x1391350e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.277, 5;
    %load/vec4 v0x1391350e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391350e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.276;
T_127.277 ;
    %end;
S_0x1391358f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391334c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391358f0
v0x139135b40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139135b40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139135b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.278 ;
    %load/vec4 v0x139135b40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.279, 5;
    %load/vec4 v0x139135b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139135b40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.278;
T_128.279 ;
    %end;
S_0x139136360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139130620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139136360
v0x1391365b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x1391365b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391365b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.280 ;
    %load/vec4 v0x1391365b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.281, 5;
    %load/vec4 v0x1391365b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391365b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.280;
T_129.281 ;
    %end;
S_0x1391368d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139130450;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139136aa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139136ae0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13913c960_0 .net "in", 7 0, L_0x13918e1b0;  1 drivers
v0x13913ca20_0 .net "out", 2 0, L_0x13918e050;  alias, 1 drivers
v0x13913cad0_0 .net "vld", 0 0, L_0x13918dda0;  alias, 1 drivers
L_0x13918cd90 .part L_0x13918e1b0, 0, 4;
L_0x13918dcc0 .part L_0x13918e1b0, 4, 4;
S_0x139136cb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1391368d0;
 .timescale -9 -12;
L_0x13918dda0 .functor OR 1, L_0x13918c980, L_0x13918d8b0, C4<0>, C4<0>;
L_0x13000a188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13913c160_0 .net/2u *"_ivl_4", 0 0, L_0x13000a188;  1 drivers
v0x13913c220_0 .net *"_ivl_6", 2 0, L_0x13918de50;  1 drivers
v0x13913c2c0_0 .net *"_ivl_8", 2 0, L_0x13918df30;  1 drivers
v0x13913c370_0 .net "out_h", 1 0, L_0x13918db60;  1 drivers
v0x13913c430_0 .net "out_l", 1 0, L_0x13918cc30;  1 drivers
v0x13913c500_0 .net "out_vh", 0 0, L_0x13918d8b0;  1 drivers
v0x13913c5b0_0 .net "out_vl", 0 0, L_0x13918c980;  1 drivers
L_0x13918de50 .concat [ 2 1 0 0], L_0x13918db60, L_0x13000a188;
L_0x13918df30 .concat [ 2 1 0 0], L_0x13918cc30, L_0x13918c980;
L_0x13918e050 .functor MUXZ 3, L_0x13918df30, L_0x13918de50, L_0x13918d8b0, C4<>;
S_0x139136e70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139136cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139136b60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139136ba0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139139550_0 .net "in", 3 0, L_0x13918dcc0;  1 drivers
v0x139139610_0 .net "out", 1 0, L_0x13918db60;  alias, 1 drivers
v0x1391396c0_0 .net "vld", 0 0, L_0x13918d8b0;  alias, 1 drivers
L_0x13918d270 .part L_0x13918dcc0, 0, 2;
L_0x13918d790 .part L_0x13918dcc0, 2, 2;
S_0x1391371f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139136e70;
 .timescale -9 -12;
L_0x13918d8b0 .functor OR 1, L_0x13918ce30, L_0x13918d390, C4<0>, C4<0>;
L_0x13000a140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139138d50_0 .net/2u *"_ivl_4", 0 0, L_0x13000a140;  1 drivers
v0x139138e10_0 .net *"_ivl_6", 1 0, L_0x13918d960;  1 drivers
v0x139138eb0_0 .net *"_ivl_8", 1 0, L_0x13918da40;  1 drivers
v0x139138f60_0 .net "out_h", 0 0, L_0x13918d660;  1 drivers
v0x139139020_0 .net "out_l", 0 0, L_0x13918d140;  1 drivers
v0x1391390f0_0 .net "out_vh", 0 0, L_0x13918d390;  1 drivers
v0x1391391a0_0 .net "out_vl", 0 0, L_0x13918ce30;  1 drivers
L_0x13918d960 .concat [ 1 1 0 0], L_0x13918d660, L_0x13000a140;
L_0x13918da40 .concat [ 1 1 0 0], L_0x13918d140, L_0x13918ce30;
L_0x13918db60 .functor MUXZ 2, L_0x13918da40, L_0x13918d960, L_0x13918d390, C4<>;
S_0x1391373c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1391371f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139137080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1391370c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139137df0_0 .net "in", 1 0, L_0x13918d790;  1 drivers
v0x139137eb0_0 .net "out", 0 0, L_0x13918d660;  alias, 1 drivers
v0x139137f60_0 .net "vld", 0 0, L_0x13918d390;  alias, 1 drivers
L_0x13918d430 .part L_0x13918d790, 1, 1;
L_0x13918d5c0 .part L_0x13918d790, 0, 1;
S_0x139137740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1391373c0;
 .timescale -9 -12;
L_0x13918d510 .functor NOT 1, L_0x13918d430, C4<0>, C4<0>, C4<0>;
L_0x13918d660 .functor AND 1, L_0x13918d510, L_0x13918d5c0, C4<1>, C4<1>;
v0x139137910_0 .net *"_ivl_2", 0 0, L_0x13918d430;  1 drivers
v0x1391379d0_0 .net *"_ivl_3", 0 0, L_0x13918d510;  1 drivers
v0x139137a70_0 .net *"_ivl_5", 0 0, L_0x13918d5c0;  1 drivers
L_0x13918d390 .reduce/or L_0x13918d790;
S_0x139137b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391373c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139137b00
v0x139137d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139137d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139137d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.282 ;
    %load/vec4 v0x139137d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.283, 5;
    %load/vec4 v0x139137d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139137d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.282;
T_130.283 ;
    %end;
S_0x139138060 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1391371f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139138230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139138270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139138ae0_0 .net "in", 1 0, L_0x13918d270;  1 drivers
v0x139138ba0_0 .net "out", 0 0, L_0x13918d140;  alias, 1 drivers
v0x139138c50_0 .net "vld", 0 0, L_0x13918ce30;  alias, 1 drivers
L_0x13918cf10 .part L_0x13918d270, 1, 1;
L_0x13918d0a0 .part L_0x13918d270, 0, 1;
S_0x139138440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139138060;
 .timescale -9 -12;
L_0x13918cff0 .functor NOT 1, L_0x13918cf10, C4<0>, C4<0>, C4<0>;
L_0x13918d140 .functor AND 1, L_0x13918cff0, L_0x13918d0a0, C4<1>, C4<1>;
v0x139138600_0 .net *"_ivl_2", 0 0, L_0x13918cf10;  1 drivers
v0x1391386c0_0 .net *"_ivl_3", 0 0, L_0x13918cff0;  1 drivers
v0x139138760_0 .net *"_ivl_5", 0 0, L_0x13918d0a0;  1 drivers
L_0x13918ce30 .reduce/or L_0x13918d270;
S_0x1391387f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139138060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391387f0
v0x139138a40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x139138a40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139138a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.284 ;
    %load/vec4 v0x139138a40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.285, 5;
    %load/vec4 v0x139138a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139138a40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.284;
T_131.285 ;
    %end;
S_0x139139250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139136e70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139139250
v0x1391394a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x1391394a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391394a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.286 ;
    %load/vec4 v0x1391394a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.287, 5;
    %load/vec4 v0x1391394a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391394a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.286;
T_132.287 ;
    %end;
S_0x1391397c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139136cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139139990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x1391399d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13913bef0_0 .net "in", 3 0, L_0x13918cd90;  1 drivers
v0x13913bfb0_0 .net "out", 1 0, L_0x13918cc30;  alias, 1 drivers
v0x13913c060_0 .net "vld", 0 0, L_0x13918c980;  alias, 1 drivers
L_0x13918c340 .part L_0x13918cd90, 0, 2;
L_0x13918c860 .part L_0x13918cd90, 2, 2;
S_0x139139ba0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1391397c0;
 .timescale -9 -12;
L_0x13918c980 .functor OR 1, L_0x13918bf00, L_0x13918c460, C4<0>, C4<0>;
L_0x13000a0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13913b6f0_0 .net/2u *"_ivl_4", 0 0, L_0x13000a0f8;  1 drivers
v0x13913b7b0_0 .net *"_ivl_6", 1 0, L_0x13918ca30;  1 drivers
v0x13913b850_0 .net *"_ivl_8", 1 0, L_0x13918cb10;  1 drivers
v0x13913b900_0 .net "out_h", 0 0, L_0x13918c730;  1 drivers
v0x13913b9c0_0 .net "out_l", 0 0, L_0x13918c210;  1 drivers
v0x13913ba90_0 .net "out_vh", 0 0, L_0x13918c460;  1 drivers
v0x13913bb40_0 .net "out_vl", 0 0, L_0x13918bf00;  1 drivers
L_0x13918ca30 .concat [ 1 1 0 0], L_0x13918c730, L_0x13000a0f8;
L_0x13918cb10 .concat [ 1 1 0 0], L_0x13918c210, L_0x13918bf00;
L_0x13918cc30 .functor MUXZ 2, L_0x13918cb10, L_0x13918ca30, L_0x13918c460, C4<>;
S_0x139139d60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139139ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139139a50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139139a90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13913a790_0 .net "in", 1 0, L_0x13918c860;  1 drivers
v0x13913a850_0 .net "out", 0 0, L_0x13918c730;  alias, 1 drivers
v0x13913a900_0 .net "vld", 0 0, L_0x13918c460;  alias, 1 drivers
L_0x13918c500 .part L_0x13918c860, 1, 1;
L_0x13918c690 .part L_0x13918c860, 0, 1;
S_0x13913a0e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139139d60;
 .timescale -9 -12;
L_0x13918c5e0 .functor NOT 1, L_0x13918c500, C4<0>, C4<0>, C4<0>;
L_0x13918c730 .functor AND 1, L_0x13918c5e0, L_0x13918c690, C4<1>, C4<1>;
v0x13913a2b0_0 .net *"_ivl_2", 0 0, L_0x13918c500;  1 drivers
v0x13913a370_0 .net *"_ivl_3", 0 0, L_0x13918c5e0;  1 drivers
v0x13913a410_0 .net *"_ivl_5", 0 0, L_0x13918c690;  1 drivers
L_0x13918c460 .reduce/or L_0x13918c860;
S_0x13913a4a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139139d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13913a4a0
v0x13913a6f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13913a6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13913a6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.288 ;
    %load/vec4 v0x13913a6f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.289, 5;
    %load/vec4 v0x13913a6f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13913a6f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.288;
T_133.289 ;
    %end;
S_0x13913aa00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139139ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13913abd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13913ac10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13913b480_0 .net "in", 1 0, L_0x13918c340;  1 drivers
v0x13913b540_0 .net "out", 0 0, L_0x13918c210;  alias, 1 drivers
v0x13913b5f0_0 .net "vld", 0 0, L_0x13918bf00;  alias, 1 drivers
L_0x13918bfe0 .part L_0x13918c340, 1, 1;
L_0x13918c170 .part L_0x13918c340, 0, 1;
S_0x13913ade0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13913aa00;
 .timescale -9 -12;
L_0x13918c0c0 .functor NOT 1, L_0x13918bfe0, C4<0>, C4<0>, C4<0>;
L_0x13918c210 .functor AND 1, L_0x13918c0c0, L_0x13918c170, C4<1>, C4<1>;
v0x13913afa0_0 .net *"_ivl_2", 0 0, L_0x13918bfe0;  1 drivers
v0x13913b060_0 .net *"_ivl_3", 0 0, L_0x13918c0c0;  1 drivers
v0x13913b100_0 .net *"_ivl_5", 0 0, L_0x13918c170;  1 drivers
L_0x13918bf00 .reduce/or L_0x13918c340;
S_0x13913b190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13913aa00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13913b190
v0x13913b3e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13913b3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13913b3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.290 ;
    %load/vec4 v0x13913b3e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.291, 5;
    %load/vec4 v0x13913b3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13913b3e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.290;
T_134.291 ;
    %end;
S_0x13913bbf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391397c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13913bbf0
v0x13913be40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13913be40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13913be40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.292 ;
    %load/vec4 v0x13913be40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.293, 5;
    %load/vec4 v0x13913be40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13913be40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.292;
T_135.293 ;
    %end;
S_0x13913c660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391368d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13913c660
v0x13913c8b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13913c8b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13913c8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.294 ;
    %load/vec4 v0x13913c8b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.295, 5;
    %load/vec4 v0x13913c8b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13913c8b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.294;
T_136.295 ;
    %end;
S_0x13913d0d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391300d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13913d0d0
v0x13913d320_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x13913d320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13913d320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.296 ;
    %load/vec4 v0x13913d320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.297, 5;
    %load/vec4 v0x13913d320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13913d320_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.296;
T_137.297 ;
    %end;
S_0x13913d640 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13912fd20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13913d640
v0x13913d8a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x13913d8a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13913d8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.298 ;
    %load/vec4 v0x13913d8a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.299, 5;
    %load/vec4 v0x13913d8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13913d8a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.298;
T_138.299 ;
    %end;
S_0x13913e8d0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x13913ea90 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x13913ead0 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x13913eb10 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x139192460 .functor BUFZ 16, L_0x13918ba70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1391925b0 .functor NOT 16, L_0x139192460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13000a6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x139197310 .functor XOR 1, L_0x1391924d0, L_0x13000a6e0, C4<0>, C4<0>;
v0x13914e850_0 .net/2u *"_ivl_10", 0 0, L_0x13000a6e0;  1 drivers
v0x13914e900_0 .net *"_ivl_12", 0 0, L_0x139197310;  1 drivers
L_0x13000a728 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13914e9b0_0 .net/2u *"_ivl_16", 3 0, L_0x13000a728;  1 drivers
v0x13914ea70_0 .net *"_ivl_18", 3 0, L_0x139197560;  1 drivers
v0x13914eb20_0 .net *"_ivl_23", 13 0, L_0x1391988a0;  1 drivers
L_0x13000a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13914ec10_0 .net/2u *"_ivl_24", 1 0, L_0x13000a890;  1 drivers
v0x13914ecc0_0 .net *"_ivl_4", 15 0, L_0x1391925b0;  1 drivers
v0x13914ed70_0 .net *"_ivl_9", 14 0, L_0x139197270;  1 drivers
v0x13914ee20_0 .net "exp", 1 0, L_0x139198aa0;  alias, 1 drivers
v0x13914ef30_0 .net "in", 15 0, L_0x13918ba70;  alias, 1 drivers
v0x13914efe0_0 .net "k", 3 0, L_0x1391970d0;  1 drivers
v0x13914f080_0 .net "mant", 13 0, L_0x139198bd0;  alias, 1 drivers
v0x13914f130_0 .net "rc", 0 0, L_0x1391924d0;  alias, 1 drivers
v0x13914f1d0_0 .net "regime", 3 0, L_0x139197660;  alias, 1 drivers
v0x13914f280_0 .net "xin", 15 0, L_0x139192460;  1 drivers
v0x13914f330_0 .net "xin_r", 15 0, L_0x139192620;  1 drivers
v0x13914f3e0_0 .net "xin_tmp", 15 0, L_0x1391987b0;  1 drivers
L_0x1391924d0 .part L_0x139192460, 14, 1;
L_0x139192620 .functor MUXZ 16, L_0x139192460, L_0x1391925b0, L_0x1391924d0, C4<>;
L_0x139197270 .part L_0x139192620, 0, 15;
L_0x139197400 .concat [ 1 15 0 0], L_0x139197310, L_0x139197270;
L_0x139197560 .arith/sub 4, L_0x1391970d0, L_0x13000a728;
L_0x139197660 .functor MUXZ 4, L_0x1391970d0, L_0x139197560, L_0x1391924d0, C4<>;
L_0x1391988a0 .part L_0x139192460, 0, 14;
L_0x139198980 .concat [ 2 14 0 0], L_0x13000a890, L_0x1391988a0;
L_0x139198aa0 .part L_0x1391987b0, 14, 2;
L_0x139198bd0 .part L_0x1391987b0, 0, 14;
S_0x13913ece0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13913e8d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13913ece0
v0x13913ef60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x13913ef60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13913ef60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.300 ;
    %load/vec4 v0x13913ef60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.301, 5;
    %load/vec4 v0x13913ef60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13913ef60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.300;
T_139.301 ;
    %end;
S_0x13913f010 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13913e8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x13913f1e0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x13913f220 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x1391987b0 .functor BUFZ 16, L_0x139198220, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13000a848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139140360_0 .net *"_ivl_10", 0 0, L_0x13000a848;  1 drivers
v0x139140420_0 .net *"_ivl_5", 0 0, L_0x139198340;  1 drivers
v0x1391404d0_0 .net *"_ivl_6", 15 0, L_0x1391984b0;  1 drivers
v0x139140590_0 .net *"_ivl_8", 14 0, L_0x1391983e0;  1 drivers
v0x139140640_0 .net "a", 15 0, L_0x139198980;  1 drivers
v0x139140730_0 .net "b", 3 0, L_0x1391970d0;  alias, 1 drivers
v0x1391407e0_0 .net "c", 15 0, L_0x1391987b0;  alias, 1 drivers
v0x139140890 .array "tmp", 0 3;
v0x139140890_0 .net v0x139140890 0, 15 0, L_0x139198610; 1 drivers
v0x139140890_1 .net v0x139140890 1, 15 0, L_0x1391979e0; 1 drivers
v0x139140890_2 .net v0x139140890 2, 15 0, L_0x139197e60; 1 drivers
v0x139140890_3 .net v0x139140890 3, 15 0, L_0x139198220; 1 drivers
L_0x139197780 .part L_0x1391970d0, 1, 1;
L_0x139197b40 .part L_0x1391970d0, 2, 1;
L_0x139197f80 .part L_0x1391970d0, 3, 1;
L_0x139198340 .part L_0x1391970d0, 0, 1;
L_0x1391983e0 .part L_0x139198980, 0, 15;
L_0x1391984b0 .concat [ 1 15 0 0], L_0x13000a848, L_0x1391983e0;
L_0x139198610 .functor MUXZ 16, L_0x139198980, L_0x1391984b0, L_0x139198340, C4<>;
S_0x13913f410 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13913f010;
 .timescale -9 -12;
P_0x13913f5e0 .param/l "i" 1 4 296, +C4<01>;
v0x13913f680_0 .net *"_ivl_1", 0 0, L_0x139197780;  1 drivers
v0x13913f710_0 .net *"_ivl_3", 15 0, L_0x1391978c0;  1 drivers
v0x13913f7a0_0 .net *"_ivl_5", 13 0, L_0x139197820;  1 drivers
L_0x13000a770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13913f830_0 .net *"_ivl_7", 1 0, L_0x13000a770;  1 drivers
L_0x139197820 .part L_0x139198610, 0, 14;
L_0x1391978c0 .concat [ 2 14 0 0], L_0x13000a770, L_0x139197820;
L_0x1391979e0 .functor MUXZ 16, L_0x139198610, L_0x1391978c0, L_0x139197780, C4<>;
S_0x13913f8d0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13913f010;
 .timescale -9 -12;
P_0x13913fab0 .param/l "i" 1 4 296, +C4<010>;
v0x13913fb40_0 .net *"_ivl_1", 0 0, L_0x139197b40;  1 drivers
v0x13913fbf0_0 .net *"_ivl_3", 15 0, L_0x139197d80;  1 drivers
v0x13913fca0_0 .net *"_ivl_5", 11 0, L_0x139197ce0;  1 drivers
L_0x13000a7b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13913fd60_0 .net *"_ivl_7", 3 0, L_0x13000a7b8;  1 drivers
L_0x139197ce0 .part L_0x1391979e0, 0, 12;
L_0x139197d80 .concat [ 4 12 0 0], L_0x13000a7b8, L_0x139197ce0;
L_0x139197e60 .functor MUXZ 16, L_0x1391979e0, L_0x139197d80, L_0x139197b40, C4<>;
S_0x13913fe10 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13913f010;
 .timescale -9 -12;
P_0x139140000 .param/l "i" 1 4 296, +C4<011>;
v0x139140090_0 .net *"_ivl_1", 0 0, L_0x139197f80;  1 drivers
v0x139140140_0 .net *"_ivl_3", 15 0, L_0x139198100;  1 drivers
v0x1391401f0_0 .net *"_ivl_5", 7 0, L_0x139198020;  1 drivers
L_0x13000a800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1391402b0_0 .net *"_ivl_7", 7 0, L_0x13000a800;  1 drivers
L_0x139198020 .part L_0x139197e60, 0, 8;
L_0x139198100 .concat [ 8 8 0 0], L_0x13000a800, L_0x139198020;
L_0x139198220 .functor MUXZ 16, L_0x139197e60, L_0x139198100, L_0x139197f80, C4<>;
S_0x1391409c0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13913e8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x139140b80 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x139140bc0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x13914e5f0_0 .net "in", 15 0, L_0x139197400;  1 drivers
v0x13914e6c0_0 .net "out", 3 0, L_0x1391970d0;  alias, 1 drivers
v0x13914e790_0 .net "vld", 0 0, L_0x139196e20;  1 drivers
S_0x139140d70 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x1391409c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139140c40 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x139140c80 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13914e070_0 .net "in", 15 0, L_0x139197400;  alias, 1 drivers
v0x13914e130_0 .net "out", 3 0, L_0x1391970d0;  alias, 1 drivers
v0x13914e1f0_0 .net "vld", 0 0, L_0x139196e20;  alias, 1 drivers
L_0x1391949f0 .part L_0x139197400, 0, 8;
L_0x139196d80 .part L_0x139197400, 8, 8;
S_0x1391410f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139140d70;
 .timescale -9 -12;
L_0x139196e20 .functor OR 1, L_0x1391945e0, L_0x139196970, C4<0>, C4<0>;
L_0x13000a698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13914d870_0 .net/2u *"_ivl_4", 0 0, L_0x13000a698;  1 drivers
v0x13914d930_0 .net *"_ivl_6", 3 0, L_0x139196ed0;  1 drivers
v0x13914d9d0_0 .net *"_ivl_8", 3 0, L_0x139196fb0;  1 drivers
v0x13914da80_0 .net "out_h", 2 0, L_0x139196c20;  1 drivers
v0x13914db40_0 .net "out_l", 2 0, L_0x139194890;  1 drivers
v0x13914dc10_0 .net "out_vh", 0 0, L_0x139196970;  1 drivers
v0x13914dcc0_0 .net "out_vl", 0 0, L_0x1391945e0;  1 drivers
L_0x139196ed0 .concat [ 3 1 0 0], L_0x139196c20, L_0x13000a698;
L_0x139196fb0 .concat [ 3 1 0 0], L_0x139194890, L_0x1391945e0;
L_0x1391970d0 .functor MUXZ 4, L_0x139196fb0, L_0x139196ed0, L_0x139196970, C4<>;
S_0x1391412c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x1391410f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139140f80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139140fc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x139147300_0 .net "in", 7 0, L_0x139196d80;  1 drivers
v0x1391473c0_0 .net "out", 2 0, L_0x139196c20;  alias, 1 drivers
v0x139147470_0 .net "vld", 0 0, L_0x139196970;  alias, 1 drivers
L_0x139195960 .part L_0x139196d80, 0, 4;
L_0x139196890 .part L_0x139196d80, 4, 4;
S_0x139141640 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x1391412c0;
 .timescale -9 -12;
L_0x139196970 .functor OR 1, L_0x139195550, L_0x139196480, C4<0>, C4<0>;
L_0x13000a650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139146b00_0 .net/2u *"_ivl_4", 0 0, L_0x13000a650;  1 drivers
v0x139146bc0_0 .net *"_ivl_6", 2 0, L_0x139196a20;  1 drivers
v0x139146c60_0 .net *"_ivl_8", 2 0, L_0x139196b00;  1 drivers
v0x139146d10_0 .net "out_h", 1 0, L_0x139196730;  1 drivers
v0x139146dd0_0 .net "out_l", 1 0, L_0x139195800;  1 drivers
v0x139146ea0_0 .net "out_vh", 0 0, L_0x139196480;  1 drivers
v0x139146f50_0 .net "out_vl", 0 0, L_0x139195550;  1 drivers
L_0x139196a20 .concat [ 2 1 0 0], L_0x139196730, L_0x13000a650;
L_0x139196b00 .concat [ 2 1 0 0], L_0x139195800, L_0x139195550;
L_0x139196c20 .functor MUXZ 3, L_0x139196b00, L_0x139196a20, L_0x139196480, C4<>;
S_0x139141810 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139141640;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1391414d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139141510 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139143ef0_0 .net "in", 3 0, L_0x139196890;  1 drivers
v0x139143fb0_0 .net "out", 1 0, L_0x139196730;  alias, 1 drivers
v0x139144060_0 .net "vld", 0 0, L_0x139196480;  alias, 1 drivers
L_0x139195e40 .part L_0x139196890, 0, 2;
L_0x139196360 .part L_0x139196890, 2, 2;
S_0x139141b90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139141810;
 .timescale -9 -12;
L_0x139196480 .functor OR 1, L_0x139195a00, L_0x139195f60, C4<0>, C4<0>;
L_0x13000a608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1391436f0_0 .net/2u *"_ivl_4", 0 0, L_0x13000a608;  1 drivers
v0x1391437b0_0 .net *"_ivl_6", 1 0, L_0x139196530;  1 drivers
v0x139143850_0 .net *"_ivl_8", 1 0, L_0x139196610;  1 drivers
v0x139143900_0 .net "out_h", 0 0, L_0x139196230;  1 drivers
v0x1391439c0_0 .net "out_l", 0 0, L_0x139195d10;  1 drivers
v0x139143a90_0 .net "out_vh", 0 0, L_0x139195f60;  1 drivers
v0x139143b40_0 .net "out_vl", 0 0, L_0x139195a00;  1 drivers
L_0x139196530 .concat [ 1 1 0 0], L_0x139196230, L_0x13000a608;
L_0x139196610 .concat [ 1 1 0 0], L_0x139195d10, L_0x139195a00;
L_0x139196730 .functor MUXZ 2, L_0x139196610, L_0x139196530, L_0x139195f60, C4<>;
S_0x139141d60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139141b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139141a20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139141a60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139142790_0 .net "in", 1 0, L_0x139196360;  1 drivers
v0x139142850_0 .net "out", 0 0, L_0x139196230;  alias, 1 drivers
v0x139142900_0 .net "vld", 0 0, L_0x139195f60;  alias, 1 drivers
L_0x139196000 .part L_0x139196360, 1, 1;
L_0x139196190 .part L_0x139196360, 0, 1;
S_0x1391420e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139141d60;
 .timescale -9 -12;
L_0x1391960e0 .functor NOT 1, L_0x139196000, C4<0>, C4<0>, C4<0>;
L_0x139196230 .functor AND 1, L_0x1391960e0, L_0x139196190, C4<1>, C4<1>;
v0x1391422b0_0 .net *"_ivl_2", 0 0, L_0x139196000;  1 drivers
v0x139142370_0 .net *"_ivl_3", 0 0, L_0x1391960e0;  1 drivers
v0x139142410_0 .net *"_ivl_5", 0 0, L_0x139196190;  1 drivers
L_0x139195f60 .reduce/or L_0x139196360;
S_0x1391424a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139141d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391424a0
v0x1391426f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1391426f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391426f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.302 ;
    %load/vec4 v0x1391426f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.303, 5;
    %load/vec4 v0x1391426f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391426f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.302;
T_140.303 ;
    %end;
S_0x139142a00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139141b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139142bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139142c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139143480_0 .net "in", 1 0, L_0x139195e40;  1 drivers
v0x139143540_0 .net "out", 0 0, L_0x139195d10;  alias, 1 drivers
v0x1391435f0_0 .net "vld", 0 0, L_0x139195a00;  alias, 1 drivers
L_0x139195ae0 .part L_0x139195e40, 1, 1;
L_0x139195c70 .part L_0x139195e40, 0, 1;
S_0x139142de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139142a00;
 .timescale -9 -12;
L_0x139195bc0 .functor NOT 1, L_0x139195ae0, C4<0>, C4<0>, C4<0>;
L_0x139195d10 .functor AND 1, L_0x139195bc0, L_0x139195c70, C4<1>, C4<1>;
v0x139142fa0_0 .net *"_ivl_2", 0 0, L_0x139195ae0;  1 drivers
v0x139143060_0 .net *"_ivl_3", 0 0, L_0x139195bc0;  1 drivers
v0x139143100_0 .net *"_ivl_5", 0 0, L_0x139195c70;  1 drivers
L_0x139195a00 .reduce/or L_0x139195e40;
S_0x139143190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139142a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139143190
v0x1391433e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1391433e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391433e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.304 ;
    %load/vec4 v0x1391433e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.305, 5;
    %load/vec4 v0x1391433e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391433e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.304;
T_141.305 ;
    %end;
S_0x139143bf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139141810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139143bf0
v0x139143e40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x139143e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139143e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.306 ;
    %load/vec4 v0x139143e40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.307, 5;
    %load/vec4 v0x139143e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139143e40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.306;
T_142.307 ;
    %end;
S_0x139144160 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139141640;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139144330 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139144370 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x139146890_0 .net "in", 3 0, L_0x139195960;  1 drivers
v0x139146950_0 .net "out", 1 0, L_0x139195800;  alias, 1 drivers
v0x139146a00_0 .net "vld", 0 0, L_0x139195550;  alias, 1 drivers
L_0x139194f10 .part L_0x139195960, 0, 2;
L_0x139195430 .part L_0x139195960, 2, 2;
S_0x139144540 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139144160;
 .timescale -9 -12;
L_0x139195550 .functor OR 1, L_0x139194ad0, L_0x139195030, C4<0>, C4<0>;
L_0x13000a5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x139146090_0 .net/2u *"_ivl_4", 0 0, L_0x13000a5c0;  1 drivers
v0x139146150_0 .net *"_ivl_6", 1 0, L_0x139195600;  1 drivers
v0x1391461f0_0 .net *"_ivl_8", 1 0, L_0x1391956e0;  1 drivers
v0x1391462a0_0 .net "out_h", 0 0, L_0x139195300;  1 drivers
v0x139146360_0 .net "out_l", 0 0, L_0x139194de0;  1 drivers
v0x139146430_0 .net "out_vh", 0 0, L_0x139195030;  1 drivers
v0x1391464e0_0 .net "out_vl", 0 0, L_0x139194ad0;  1 drivers
L_0x139195600 .concat [ 1 1 0 0], L_0x139195300, L_0x13000a5c0;
L_0x1391956e0 .concat [ 1 1 0 0], L_0x139194de0, L_0x139194ad0;
L_0x139195800 .functor MUXZ 2, L_0x1391956e0, L_0x139195600, L_0x139195030, C4<>;
S_0x139144700 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139144540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x1391443f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139144430 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139145130_0 .net "in", 1 0, L_0x139195430;  1 drivers
v0x1391451f0_0 .net "out", 0 0, L_0x139195300;  alias, 1 drivers
v0x1391452a0_0 .net "vld", 0 0, L_0x139195030;  alias, 1 drivers
L_0x1391950d0 .part L_0x139195430, 1, 1;
L_0x139195260 .part L_0x139195430, 0, 1;
S_0x139144a80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139144700;
 .timescale -9 -12;
L_0x1391951b0 .functor NOT 1, L_0x1391950d0, C4<0>, C4<0>, C4<0>;
L_0x139195300 .functor AND 1, L_0x1391951b0, L_0x139195260, C4<1>, C4<1>;
v0x139144c50_0 .net *"_ivl_2", 0 0, L_0x1391950d0;  1 drivers
v0x139144d10_0 .net *"_ivl_3", 0 0, L_0x1391951b0;  1 drivers
v0x139144db0_0 .net *"_ivl_5", 0 0, L_0x139195260;  1 drivers
L_0x139195030 .reduce/or L_0x139195430;
S_0x139144e40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139144700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139144e40
v0x139145090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x139145090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139145090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.308 ;
    %load/vec4 v0x139145090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.309, 5;
    %load/vec4 v0x139145090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139145090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.308;
T_143.309 ;
    %end;
S_0x1391453a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139144540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139145570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x1391455b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139145e20_0 .net "in", 1 0, L_0x139194f10;  1 drivers
v0x139145ee0_0 .net "out", 0 0, L_0x139194de0;  alias, 1 drivers
v0x139145f90_0 .net "vld", 0 0, L_0x139194ad0;  alias, 1 drivers
L_0x139194bb0 .part L_0x139194f10, 1, 1;
L_0x139194d40 .part L_0x139194f10, 0, 1;
S_0x139145780 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x1391453a0;
 .timescale -9 -12;
L_0x139194c90 .functor NOT 1, L_0x139194bb0, C4<0>, C4<0>, C4<0>;
L_0x139194de0 .functor AND 1, L_0x139194c90, L_0x139194d40, C4<1>, C4<1>;
v0x139145940_0 .net *"_ivl_2", 0 0, L_0x139194bb0;  1 drivers
v0x139145a00_0 .net *"_ivl_3", 0 0, L_0x139194c90;  1 drivers
v0x139145aa0_0 .net *"_ivl_5", 0 0, L_0x139194d40;  1 drivers
L_0x139194ad0 .reduce/or L_0x139194f10;
S_0x139145b30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391453a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139145b30
v0x139145d80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x139145d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139145d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.310 ;
    %load/vec4 v0x139145d80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.311, 5;
    %load/vec4 v0x139145d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139145d80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.310;
T_144.311 ;
    %end;
S_0x139146590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139144160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139146590
v0x1391467e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1391467e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391467e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.312 ;
    %load/vec4 v0x1391467e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.313, 5;
    %load/vec4 v0x1391467e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391467e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.312;
T_145.313 ;
    %end;
S_0x139147000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x1391412c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139147000
v0x139147250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x139147250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x139147250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.314 ;
    %load/vec4 v0x139147250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.315, 5;
    %load/vec4 v0x139147250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x139147250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.314;
T_146.315 ;
    %end;
S_0x139147570 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x1391410f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139147740 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x139147780 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13914d600_0 .net "in", 7 0, L_0x1391949f0;  1 drivers
v0x13914d6c0_0 .net "out", 2 0, L_0x139194890;  alias, 1 drivers
v0x13914d770_0 .net "vld", 0 0, L_0x1391945e0;  alias, 1 drivers
L_0x1391935d0 .part L_0x1391949f0, 0, 4;
L_0x139194500 .part L_0x1391949f0, 4, 4;
S_0x139147950 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139147570;
 .timescale -9 -12;
L_0x1391945e0 .functor OR 1, L_0x1391931c0, L_0x1391940f0, C4<0>, C4<0>;
L_0x13000a578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13914ce00_0 .net/2u *"_ivl_4", 0 0, L_0x13000a578;  1 drivers
v0x13914cec0_0 .net *"_ivl_6", 2 0, L_0x139194690;  1 drivers
v0x13914cf60_0 .net *"_ivl_8", 2 0, L_0x139194770;  1 drivers
v0x13914d010_0 .net "out_h", 1 0, L_0x1391943a0;  1 drivers
v0x13914d0d0_0 .net "out_l", 1 0, L_0x139193470;  1 drivers
v0x13914d1a0_0 .net "out_vh", 0 0, L_0x1391940f0;  1 drivers
v0x13914d250_0 .net "out_vl", 0 0, L_0x1391931c0;  1 drivers
L_0x139194690 .concat [ 2 1 0 0], L_0x1391943a0, L_0x13000a578;
L_0x139194770 .concat [ 2 1 0 0], L_0x139193470, L_0x1391931c0;
L_0x139194890 .functor MUXZ 3, L_0x139194770, L_0x139194690, L_0x1391940f0, C4<>;
S_0x139147b10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139147950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139147800 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x139147840 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13914a1f0_0 .net "in", 3 0, L_0x139194500;  1 drivers
v0x13914a2b0_0 .net "out", 1 0, L_0x1391943a0;  alias, 1 drivers
v0x13914a360_0 .net "vld", 0 0, L_0x1391940f0;  alias, 1 drivers
L_0x139193ab0 .part L_0x139194500, 0, 2;
L_0x139193fd0 .part L_0x139194500, 2, 2;
S_0x139147e90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x139147b10;
 .timescale -9 -12;
L_0x1391940f0 .functor OR 1, L_0x139193670, L_0x139193bd0, C4<0>, C4<0>;
L_0x13000a530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1391499f0_0 .net/2u *"_ivl_4", 0 0, L_0x13000a530;  1 drivers
v0x139149ab0_0 .net *"_ivl_6", 1 0, L_0x1391941a0;  1 drivers
v0x139149b50_0 .net *"_ivl_8", 1 0, L_0x139194280;  1 drivers
v0x139149c00_0 .net "out_h", 0 0, L_0x139193ea0;  1 drivers
v0x139149cc0_0 .net "out_l", 0 0, L_0x139193980;  1 drivers
v0x139149d90_0 .net "out_vh", 0 0, L_0x139193bd0;  1 drivers
v0x139149e40_0 .net "out_vl", 0 0, L_0x139193670;  1 drivers
L_0x1391941a0 .concat [ 1 1 0 0], L_0x139193ea0, L_0x13000a530;
L_0x139194280 .concat [ 1 1 0 0], L_0x139193980, L_0x139193670;
L_0x1391943a0 .functor MUXZ 2, L_0x139194280, L_0x1391941a0, L_0x139193bd0, C4<>;
S_0x139148060 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x139147e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139147d20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139147d60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139148a90_0 .net "in", 1 0, L_0x139193fd0;  1 drivers
v0x139148b50_0 .net "out", 0 0, L_0x139193ea0;  alias, 1 drivers
v0x139148c00_0 .net "vld", 0 0, L_0x139193bd0;  alias, 1 drivers
L_0x139193c70 .part L_0x139193fd0, 1, 1;
L_0x139193e00 .part L_0x139193fd0, 0, 1;
S_0x1391483e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139148060;
 .timescale -9 -12;
L_0x139193d50 .functor NOT 1, L_0x139193c70, C4<0>, C4<0>, C4<0>;
L_0x139193ea0 .functor AND 1, L_0x139193d50, L_0x139193e00, C4<1>, C4<1>;
v0x1391485b0_0 .net *"_ivl_2", 0 0, L_0x139193c70;  1 drivers
v0x139148670_0 .net *"_ivl_3", 0 0, L_0x139193d50;  1 drivers
v0x139148710_0 .net *"_ivl_5", 0 0, L_0x139193e00;  1 drivers
L_0x139193bd0 .reduce/or L_0x139193fd0;
S_0x1391487a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139148060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x1391487a0
v0x1391489f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x1391489f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391489f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.316 ;
    %load/vec4 v0x1391489f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.317, 5;
    %load/vec4 v0x1391489f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391489f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.316;
T_147.317 ;
    %end;
S_0x139148d00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139147e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x139148ed0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x139148f10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x139149780_0 .net "in", 1 0, L_0x139193ab0;  1 drivers
v0x139149840_0 .net "out", 0 0, L_0x139193980;  alias, 1 drivers
v0x1391498f0_0 .net "vld", 0 0, L_0x139193670;  alias, 1 drivers
L_0x139193750 .part L_0x139193ab0, 1, 1;
L_0x1391938e0 .part L_0x139193ab0, 0, 1;
S_0x1391490e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x139148d00;
 .timescale -9 -12;
L_0x139193830 .functor NOT 1, L_0x139193750, C4<0>, C4<0>, C4<0>;
L_0x139193980 .functor AND 1, L_0x139193830, L_0x1391938e0, C4<1>, C4<1>;
v0x1391492a0_0 .net *"_ivl_2", 0 0, L_0x139193750;  1 drivers
v0x139149360_0 .net *"_ivl_3", 0 0, L_0x139193830;  1 drivers
v0x139149400_0 .net *"_ivl_5", 0 0, L_0x1391938e0;  1 drivers
L_0x139193670 .reduce/or L_0x139193ab0;
S_0x139149490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139148d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139149490
v0x1391496e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x1391496e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1391496e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.318 ;
    %load/vec4 v0x1391496e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.319, 5;
    %load/vec4 v0x1391496e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1391496e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.318;
T_148.319 ;
    %end;
S_0x139149ef0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139147b10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x139149ef0
v0x13914a140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13914a140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13914a140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.320 ;
    %load/vec4 v0x13914a140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.321, 5;
    %load/vec4 v0x13914a140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13914a140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.320;
T_149.321 ;
    %end;
S_0x13914a460 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x139147950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13914a630 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13914a670 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13914cb90_0 .net "in", 3 0, L_0x1391935d0;  1 drivers
v0x13914cc50_0 .net "out", 1 0, L_0x139193470;  alias, 1 drivers
v0x13914cd00_0 .net "vld", 0 0, L_0x1391931c0;  alias, 1 drivers
L_0x139192b80 .part L_0x1391935d0, 0, 2;
L_0x1391930a0 .part L_0x1391935d0, 2, 2;
S_0x13914a840 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13914a460;
 .timescale -9 -12;
L_0x1391931c0 .functor OR 1, L_0x139192740, L_0x139192ca0, C4<0>, C4<0>;
L_0x13000a4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13914c390_0 .net/2u *"_ivl_4", 0 0, L_0x13000a4e8;  1 drivers
v0x13914c450_0 .net *"_ivl_6", 1 0, L_0x139193270;  1 drivers
v0x13914c4f0_0 .net *"_ivl_8", 1 0, L_0x139193350;  1 drivers
v0x13914c5a0_0 .net "out_h", 0 0, L_0x139192f70;  1 drivers
v0x13914c660_0 .net "out_l", 0 0, L_0x139192a50;  1 drivers
v0x13914c730_0 .net "out_vh", 0 0, L_0x139192ca0;  1 drivers
v0x13914c7e0_0 .net "out_vl", 0 0, L_0x139192740;  1 drivers
L_0x139193270 .concat [ 1 1 0 0], L_0x139192f70, L_0x13000a4e8;
L_0x139193350 .concat [ 1 1 0 0], L_0x139192a50, L_0x139192740;
L_0x139193470 .functor MUXZ 2, L_0x139193350, L_0x139193270, L_0x139192ca0, C4<>;
S_0x13914aa00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13914a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13914a6f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13914a730 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13914b430_0 .net "in", 1 0, L_0x1391930a0;  1 drivers
v0x13914b4f0_0 .net "out", 0 0, L_0x139192f70;  alias, 1 drivers
v0x13914b5a0_0 .net "vld", 0 0, L_0x139192ca0;  alias, 1 drivers
L_0x139192d40 .part L_0x1391930a0, 1, 1;
L_0x139192ed0 .part L_0x1391930a0, 0, 1;
S_0x13914ad80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13914aa00;
 .timescale -9 -12;
L_0x139192e20 .functor NOT 1, L_0x139192d40, C4<0>, C4<0>, C4<0>;
L_0x139192f70 .functor AND 1, L_0x139192e20, L_0x139192ed0, C4<1>, C4<1>;
v0x13914af50_0 .net *"_ivl_2", 0 0, L_0x139192d40;  1 drivers
v0x13914b010_0 .net *"_ivl_3", 0 0, L_0x139192e20;  1 drivers
v0x13914b0b0_0 .net *"_ivl_5", 0 0, L_0x139192ed0;  1 drivers
L_0x139192ca0 .reduce/or L_0x1391930a0;
S_0x13914b140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13914aa00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13914b140
v0x13914b390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13914b390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13914b390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.322 ;
    %load/vec4 v0x13914b390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.323, 5;
    %load/vec4 v0x13914b390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13914b390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.322;
T_150.323 ;
    %end;
S_0x13914b6a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13914a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13914b870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13914b8b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13914c120_0 .net "in", 1 0, L_0x139192b80;  1 drivers
v0x13914c1e0_0 .net "out", 0 0, L_0x139192a50;  alias, 1 drivers
v0x13914c290_0 .net "vld", 0 0, L_0x139192740;  alias, 1 drivers
L_0x139192820 .part L_0x139192b80, 1, 1;
L_0x1391929b0 .part L_0x139192b80, 0, 1;
S_0x13914ba80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13914b6a0;
 .timescale -9 -12;
L_0x139192900 .functor NOT 1, L_0x139192820, C4<0>, C4<0>, C4<0>;
L_0x139192a50 .functor AND 1, L_0x139192900, L_0x1391929b0, C4<1>, C4<1>;
v0x13914bc40_0 .net *"_ivl_2", 0 0, L_0x139192820;  1 drivers
v0x13914bd00_0 .net *"_ivl_3", 0 0, L_0x139192900;  1 drivers
v0x13914bda0_0 .net *"_ivl_5", 0 0, L_0x1391929b0;  1 drivers
L_0x139192740 .reduce/or L_0x139192b80;
S_0x13914be30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13914b6a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13914be30
v0x13914c080_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13914c080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13914c080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.324 ;
    %load/vec4 v0x13914c080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.325, 5;
    %load/vec4 v0x13914c080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13914c080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.324;
T_151.325 ;
    %end;
S_0x13914c890 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13914a460;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13914c890
v0x13914cae0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13914cae0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13914cae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.326 ;
    %load/vec4 v0x13914cae0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.327, 5;
    %load/vec4 v0x13914cae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13914cae0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.326;
T_152.327 ;
    %end;
S_0x13914d300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139147570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13914d300
v0x13914d550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13914d550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13914d550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.328 ;
    %load/vec4 v0x13914d550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.329, 5;
    %load/vec4 v0x13914d550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13914d550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.328;
T_153.329 ;
    %end;
S_0x13914dd70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x139140d70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13914dd70
v0x13914dfc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x13914dfc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13914dfc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.330 ;
    %load/vec4 v0x13914dfc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.331, 5;
    %load/vec4 v0x13914dfc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13914dfc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.330;
T_154.331 ;
    %end;
S_0x13914e2e0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x1391409c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13914e2e0
v0x13914e540_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x13914e540_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13914e540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.332 ;
    %load/vec4 v0x13914e540_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.333, 5;
    %load/vec4 v0x13914e540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13914e540_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.332;
T_155.333 ;
    %end;
S_0x13914f570 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x13914f830 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x13000ab18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13914fdf0_0 .net/2u *"_ivl_0", 0 0, L_0x13000ab18;  1 drivers
L_0x13000ab60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13914feb0_0 .net/2u *"_ivl_4", 0 0, L_0x13000ab60;  1 drivers
v0x13914ff50_0 .net "a", 6 0, L_0x13919aaf0;  1 drivers
v0x139150000_0 .net "ain", 7 0, L_0x13919a7b0;  1 drivers
v0x1391500c0_0 .net "b", 6 0, L_0x139199df0;  1 drivers
v0x1391501a0_0 .net "bin", 7 0, L_0x13919a8d0;  1 drivers
v0x139150240_0 .net "c", 7 0, L_0x13919a9f0;  alias, 1 drivers
L_0x13919a7b0 .concat [ 7 1 0 0], L_0x13919aaf0, L_0x13000ab18;
L_0x13919a8d0 .concat [ 7 1 0 0], L_0x139199df0, L_0x13000ab60;
S_0x13914f940 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13914f570;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x13914fb00 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x13914f8b0_0 .net "a", 7 0, L_0x13919a7b0;  alias, 1 drivers
v0x13914fc30_0 .net "b", 7 0, L_0x13919a8d0;  alias, 1 drivers
v0x13914fce0_0 .net "c", 7 0, L_0x13919a9f0;  alias, 1 drivers
L_0x13919a9f0 .arith/sub 8, L_0x13919a7b0, L_0x13919a8d0;
S_0x139150330 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x139114620;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x1391504f0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x139150530 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x1391a3a90 .functor NOT 7, L_0x1391a45b0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x1391a3e20 .functor NOT 1, L_0x1391a3d80, C4<0>, C4<0>, C4<0>;
L_0x1391a4050 .functor OR 1, L_0x1391a3e20, L_0x1391a3f70, C4<0>, C4<0>;
v0x139150ba0_0 .net *"_ivl_10", 0 0, L_0x1391a3e20;  1 drivers
v0x139150c50_0 .net *"_ivl_13", 1 0, L_0x1391a3e90;  1 drivers
v0x139150d00_0 .net *"_ivl_15", 0 0, L_0x1391a3f70;  1 drivers
v0x139150db0_0 .net *"_ivl_17", 0 0, L_0x1391a4050;  1 drivers
v0x139150e50_0 .net *"_ivl_19", 3 0, L_0x1391a4140;  1 drivers
L_0x13000b2f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x139150f40_0 .net/2u *"_ivl_20", 3 0, L_0x13000b2f8;  1 drivers
v0x139150ff0_0 .net *"_ivl_22", 3 0, L_0x1391a4220;  1 drivers
v0x1391510a0_0 .net *"_ivl_25", 3 0, L_0x1391a4360;  1 drivers
v0x139151150_0 .net *"_ivl_5", 0 0, L_0x1391a3b80;  1 drivers
v0x139151260_0 .net *"_ivl_9", 0 0, L_0x1391a3d80;  1 drivers
v0x139151310_0 .net "e_o", 1 0, L_0x1391a34a0;  alias, 1 drivers
v0x1391513c0_0 .net "exp_o", 6 0, L_0x1391a45b0;  1 drivers
v0x139151470_0 .net "exp_oN", 6 0, L_0x1391a3c20;  1 drivers
v0x139151520_0 .net "exp_oN_tmp", 6 0, L_0x1391a3540;  1 drivers
v0x1391515e0_0 .net "r_o", 3 0, L_0x1391a44d0;  alias, 1 drivers
L_0x1391a34a0 .part L_0x1391a45b0, 0, 2;
L_0x1391a3b80 .part L_0x1391a45b0, 6, 1;
L_0x1391a3c20 .functor MUXZ 7, L_0x1391a45b0, L_0x1391a3540, L_0x1391a3b80, C4<>;
L_0x1391a3d80 .part L_0x1391a45b0, 6, 1;
L_0x1391a3e90 .part L_0x1391a3c20, 0, 2;
L_0x1391a3f70 .reduce/or L_0x1391a3e90;
L_0x1391a4140 .part L_0x1391a3c20, 2, 4;
L_0x1391a4220 .arith/sum 4, L_0x1391a4140, L_0x13000b2f8;
L_0x1391a4360 .part L_0x1391a3c20, 2, 4;
L_0x1391a44d0 .functor MUXZ 4, L_0x1391a4360, L_0x1391a4220, L_0x1391a4050, C4<>;
S_0x139150700 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x139150330;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x1391508d0 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x13000b2b0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x139150950_0 .net/2u *"_ivl_0", 6 0, L_0x13000b2b0;  1 drivers
v0x139150a10_0 .net "a", 6 0, L_0x1391a3a90;  1 drivers
v0x139150ab0_0 .net "c", 6 0, L_0x1391a3540;  alias, 1 drivers
L_0x1391a3540 .arith/sum 7, L_0x1391a3a90, L_0x13000b2b0;
S_0x139156b90 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 39, 3 39 0, S_0x138ef3600;
 .timescale -9 -12;
v0x139156dd0_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x139156b90
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x139156dd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x138ef3600;
T_157 ;
    %wait E_0x148e434c0;
    %load/vec4 v0x139156ef0_0;
    %store/vec4 v0x139113d70_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x139113bb0;
    %load/vec4 v0x139156f80_0;
    %store/vec4 v0x139113d70_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x139113bb0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1391144d0_0, 0, 32;
    %store/vec4 v0x139114280_0, 0, 32;
    %store/vec4 v0x1391141c0_0, 0, 32;
    %store/vec4 v0x139114110_0, 0, 32;
    %store/vec4 v0x139114050_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x139113e90;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x139157630_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x139157280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x139157b80_0, 0, 32;
    %jmp T_157.1;
T_157.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x139157630_0, 0, 1;
    %load/vec4 v0x1391571a0_0;
    %store/vec4 v0x139157b80_0, 0, 32;
T_157.1 ;
    %load/vec4 v0x1391571a0_0;
    %store/vec4 v0x139157750_0, 0, 32;
    %load/vec4 v0x1391571a0_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x139112f40_0, 0, 32;
    %store/vec4 v0x139112c40_0, 0, 32;
    %store/vec4 v0x139112af0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x139112870;
    %store/vec4 v0x1391576c0_0, 0, 7;
    %load/vec4 v0x139157630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x139157b80_0;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x139112f40_0, 0, 32;
    %store/vec4 v0x139112c40_0, 0, 32;
    %store/vec4 v0x139112af0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x139112870;
    %store/vec4 v0x1391579f0_0, 0, 7;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x139157b80_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x139112f40_0, 0, 32;
    %store/vec4 v0x139112c40_0, 0, 32;
    %store/vec4 v0x139112af0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x139112870;
    %store/vec4 v0x1391579f0_0, 0, 7;
T_157.3 ;
    %load/vec4 v0x1391579f0_0;
    %load/vec4 v0x1391576c0_0;
    %cmp/u;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1391576c0_0;
    %pad/u 32;
    %load/vec4 v0x1391579f0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x139157330_0, 0, 1;
    %jmp T_157.5;
T_157.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1391579f0_0;
    %pad/u 32;
    %load/vec4 v0x1391576c0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x139157330_0, 0, 1;
T_157.5 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x138ef3c80;
T_158 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x138ef3c80 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x139157ed0_0, 0, 32;
    %load/vec4 v0x139157ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_158.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_158.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139157f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139157ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x139157db0_0, 0, 32;
T_158.2 ;
    %vpi_func 2 74 "$feof" 32, v0x139157ed0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_158.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x139157ed0_0, "%h %h\012", v0x139157ce0_0, v0x139157db0_0 {0 0 0};
    %store/vec4 v0x1391580c0_0, 0, 32;
    %load/vec4 v0x1391580c0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_158.4, 4;
    %load/vec4 v0x139157f60_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_158.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | fault=%b  mode=%b", v0x139157f60_0, v0x139157ce0_0, v0x139157db0_0, v0x139158210_0, &PV<v0x1391583d0_0, 0, 16>, v0x139157e40_0, v0x139158030_0 {0 0 0};
    %load/vec4 v0x139157f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x139157f60_0, 0, 32;
    %jmp T_158.2;
T_158.3 ;
    %vpi_call 2 90 "$fclose", v0x139157ed0_0 {0 0 0};
    %vpi_call 2 91 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x139157f60_0 {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_158;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
