// Seed: 2326888761
module module_0;
  supply0 id_1 = -1;
  assign module_2.id_11 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd64
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  bufif0 primCall (id_1, id_5, id_7);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  assign id_1 = id_7[id_3];
  wire [~  1 : (  -1  )] id_8;
  logic id_9;
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input wand id_7,
    input wand id_8
);
  logic id_10 = 1;
  logic id_11;
  ;
  assign id_10 = -1;
  assign id_4  = -1 - 1'b0;
  module_0 modCall_1 ();
  assign id_11 = -1;
  assign id_4  = 1'h0;
endmodule
