

module ANDGate_TB;

    // Inputs
    reg A, B;

    // Output
    wire Y;

    // Instantiate the AND gate module
 ANDGate uut(A, B, Y);

    // Testbench code
    initial begin
        // Initialize inputs
        A = 0; B = 0;
        #10; // Wait for 10 time units
        A = 0; B = 1;
        #10;
        A = 1; B = 0;
        #10;
        A = 1; B = 1;
        #10;
        $finish(); // Finish the simulation
    end

endmodule
