# Phase 3 Word-Level Stochastic Write Modeling Test Configuration  
# Redundant pattern - All bits remain the same (fastest case)
# This should demonstrate the fastest write scenario

-DesignTarget: RAM

-ProcessNode: 90

-Capacity (MB): 16
-WordWidth (bit): 64

-DeviceRoadmap: LOP

-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: LocalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: non-H-tree
-InternalSensing: false

-MemoryCellInputFile: sample_PCRAM_stochastic.cell

-Temperature (K): 340

-Optimization: latency

-BufferDesignOptimization: latency

-ForceBank (Total AxB, Active CxD): 8x4, 1x1
-ForceMat (Total AxB, Active CxD): 1x4, 1x4
-ForceMuxSenseAmp: 8
-ForceMuxOutputLev1: 8
-ForceMuxOutputLev2: 1

# NEW: Phase 3 Write Pattern Specification
-WritePatternType: worst_case
-WorstCaseMode: all_redundant

# Expected Results:
# - All 64 bits perform redundant operations (no real transitions)
# - Should be significantly faster than alternating or all-SET patterns
# - Word completion time = MAX(all redundant operations)