[{"DBLP title": "WiDGET: Wisconsin decoupled grid execution tiles.", "DBLP authors": ["Yasuko Watanabe", "John D. Davis", "David A. Wood"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815965", "OA papers": [{"PaperId": "https://openalex.org/W2037975285", "PaperTitle": "WiDGET", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Silicon Valley Community Foundation": 0.5, "Microsoft (United States)": 0.5}, "Authors": ["Yasuko Watanabe", "John M. Davis", "David A. Wood"]}]}, {"DBLP title": "Forwardflow: a scalable core for power-constrained CMPs.", "DBLP authors": ["Dan Gibson", "David A. Wood"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815966", "OA papers": [{"PaperId": "https://openalex.org/W2171550134", "PaperTitle": "Forwardflow", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Dan Gibson", "David A. Wood"]}]}, {"DBLP title": "Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis.", "DBLP authors": ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815967", "OA papers": [{"PaperId": "https://openalex.org/W2131081741", "PaperTitle": "Energy-performance tradeoffs in processor architecture and circuit design", "Year": 2010, "CitationCount": 106, "EstimatedCitation": 106, "Affiliations": {"Stanford University": 3.0, "Nvidia (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Omid Azizi", "Aqeel Mahesri", "Benjamin R. Lee", "Sanjay R. Patel", "Mark Horowitz"]}]}, {"DBLP title": "Understanding sources of inefficiency in general-purpose chips.", "DBLP authors": ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815968", "OA papers": [{"PaperId": "https://openalex.org/W1964471912", "PaperTitle": "Understanding sources of inefficiency in general-purpose chips", "Year": 2010, "CitationCount": 306, "EstimatedCitation": 306, "Affiliations": {"Stanford University": 8.0, "Menlo School": 1.0}, "Authors": ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin R. Lee", "Stephen M. Richardson", "Christos Kozyrakis", "Mark Horowitz"]}]}, {"DBLP title": "Translation caching: skip, don't walk (the page table).", "DBLP authors": ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815970", "OA papers": [{"PaperId": "https://openalex.org/W2049403384", "PaperTitle": "Translation caching", "Year": 2010, "CitationCount": 152, "EstimatedCitation": 152, "Affiliations": {"Rice University": 3.0}, "Authors": ["Thomas R. Barr", "Alan L. Cox", "Scott Rixner"]}]}, {"DBLP title": "High performance cache replacement using re-reference interval prediction (RRIP).", "DBLP authors": ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815971", "OA papers": [{"PaperId": "https://openalex.org/W2029577083", "PaperTitle": "High performance cache replacement using re-reference interval prediction (RRIP)", "Year": 2010, "CitationCount": 478, "EstimatedCitation": 478, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely", "Joel Emer"]}]}, {"DBLP title": "The virtual write queue: coordinating DRAM and last-level cache policies.", "DBLP authors": ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815972", "OA papers": [{"PaperId": "https://openalex.org/W2007929622", "PaperTitle": "The virtual write queue", "Year": 2010, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"IBM Research - Austin": 1.0, "The University of Texas at Austin": 2.0, "IBM,Yorktown Heights,NY,USA": 2.0}, "Authors": ["Jeffrey A. Stuecheli", "Dimitris Kaseridis", "David D. Daly", "Hillery C. Hunter", "Lizy K. John"]}]}, {"DBLP title": "Reducing cache power with low-cost, multi-bit error-correcting codes.", "DBLP authors": ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815973", "OA papers": [{"PaperId": "https://openalex.org/W2103498248", "PaperTitle": "Reducing cache power with low-cost, multi-bit error-correcting codes", "Year": 2010, "CitationCount": 164, "EstimatedCitation": 164, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Christopher B. Wilkerson", "Alaa R. Alameldeen", "Zeshan A. Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"]}]}, {"DBLP title": "An intra-chip free-space optical interconnect.", "DBLP authors": ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815975", "OA papers": [{"PaperId": "https://openalex.org/W2088702391", "PaperTitle": "An intra-chip free-space optical interconnect", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of Rochester": 14.0}, "Authors": ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca A. Berman", "Peng Liu", "Michael H. Huang", "Hui Wu", "Eby G. Friedman", "Gary W. Wicks", "Duncan T. Moore"]}]}, {"DBLP title": "A\u00e9rgia: exploiting packet latency slack in on-chip networks.", "DBLP authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815976", "OA papers": [{"PaperId": "https://openalex.org/W2162293132", "PaperTitle": "A\u00e9rgia", "Year": 2010, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"Pennsylvania State University": 2.0, "Carnegie Mellon University": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"]}]}, {"DBLP title": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.", "DBLP authors": ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815977", "OA papers": [{"PaperId": "https://openalex.org/W2104741809", "PaperTitle": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", "Year": 2010, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Oracle (United States)": 6.0}, "Authors": ["Pranay Koka", "Michael W. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"]}]}, {"DBLP title": "Re-architecting DRAM memory systems with monolithically integrated silicon photonics.", "DBLP authors": ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815978", "OA papers": [{"PaperId": "https://openalex.org/W2101193087", "PaperTitle": "Re-architecting DRAM memory systems with monolithically integrated silicon photonics", "Year": 2010, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"University of California, Berkeley": 3.0, "Massachusetts Institute of Technology": 2.0, "Boston University": 1.0, "Cornell University": 1.0}, "Authors": ["Scott Beamer", "Chen Sun", "Yongjin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"]}]}, {"DBLP title": "Use ECP, not ECC, for hard failures in resistive memories.", "DBLP authors": ["Stuart E. Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815980", "OA papers": [{"PaperId": "https://openalex.org/W2112768159", "PaperTitle": "Use ECP, not ECC, for hard failures in resistive memories", "Year": 2010, "CitationCount": 289, "EstimatedCitation": 289, "Affiliations": {"Microsoft (United States)": 3.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Stuart Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"]}]}, {"DBLP title": "Morphable memory system: a robust architecture for exploiting multi-level phase change memories.", "DBLP authors": ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Monta\u00f1o", "John P. Karidis"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815981", "OA papers": [{"PaperId": "https://openalex.org/W2123728009", "PaperTitle": "Morphable memory system", "Year": 2010, "CitationCount": 149, "EstimatedCitation": 149, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Moinuddin K. Qureshi", "Michele M. Franceschini", "L. A. Lastras-Monta\u00f1o", "John P. Karidis"]}]}, {"DBLP title": "SieveStore: a highly-selective, ensemble-level disk cache for cost-performance.", "DBLP authors": ["Timothy Pritchett", "Mithuna Thottethodi"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815982", "OA papers": [{"PaperId": "https://openalex.org/W2065685496", "PaperTitle": "SieveStore", "Year": 2010, "CitationCount": 100, "EstimatedCitation": 100, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Timothy M. Pritchett", "Mithuna Thottethodi"]}]}, {"DBLP title": "Rethinking DRAM design and organization for energy-constrained multi-cores.", "DBLP authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815983", "OA papers": [{"PaperId": "https://openalex.org/W2138661001", "PaperTitle": "Rethinking DRAM design and organization for energy-constrained multi-cores", "Year": 2010, "CitationCount": 204, "EstimatedCitation": 204, "Affiliations": {"University of Utah": 4.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"]}]}, {"DBLP title": "LReplay: a pending period based deterministic replay scheme.", "DBLP authors": ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815985", "OA papers": [{"PaperId": "https://openalex.org/W2092393083", "PaperTitle": "LReplay", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Chinese Academy of Sciences": 3.0, "University of Science and Technology of China": 1.0}, "Authors": ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"]}]}, {"DBLP title": "Timetraveler: exploiting acyclic races for optimizing memory race recording.", "DBLP authors": ["Gwendolyn Voskuilen", "Faraz Ahmad", "T. N. Vijaykumar"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815986", "OA papers": [{"PaperId": "https://openalex.org/W2127889693", "PaperTitle": "Timetraveler", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Gwendolyn Renae Voskuilen", "Faraz S. Ahmad", "T. N. Vijaykumar"]}]}, {"DBLP title": "Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races.", "DBLP authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815987", "OA papers": [{"PaperId": "https://openalex.org/W2107529624", "PaperTitle": "Conflict exceptions", "Year": 2010, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"University of Washington": 3.0, "Microsoft (United States)": 1.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-J. Boehm"]}]}, {"DBLP title": "ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations.", "DBLP authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815988", "OA papers": [{"PaperId": "https://openalex.org/W2171008784", "PaperTitle": "ColorSafe", "Year": 2010, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"University of Washington": 2.0, "Microsoft Research, Redmond, WA & University of Washington, Seattle, WA, USA#TAB#": 1.0}, "Authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss"]}]}, {"DBLP title": "Dynamic warp subdivision for integrated branch and memory divergence tolerance.", "DBLP authors": ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815992", "OA papers": [{"PaperId": "https://openalex.org/W2156831150", "PaperTitle": "Dynamic warp subdivision for integrated branch and memory divergence tolerance", "Year": 2010, "CitationCount": 203, "EstimatedCitation": 203, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"]}]}, {"DBLP title": "A dynamically configurable coprocessor for convolutional neural networks.", "DBLP authors": ["Srimat T. Chakradhar", "Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815993", "OA papers": [{"PaperId": "https://openalex.org/W2009832130", "PaperTitle": "A dynamically configurable coprocessor for convolutional neural networks", "Year": 2010, "CitationCount": 235, "EstimatedCitation": 235, "Affiliations": {"NEC Laboratories America Inc, Princeton, NJ, USA#TAB#": 4.0}, "Authors": ["Srimat Chakradhar", "Murugan Sankaradas", "Venkata Jakkula", "Srihari Cadambi"]}]}, {"DBLP title": "RETCON: transactional repair without replay.", "DBLP authors": ["Colin Blundell", "Arun Raghavan", "Milo M. K. Martin"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815995", "OA papers": [{"PaperId": "https://openalex.org/W2098359329", "PaperTitle": "RETCON", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Philadelphia University": 1.5, "University of Pennsylvania": 1.5}, "Authors": ["Colin Blundell", "Arun Raghavan", "Milo M. K. Martin"]}]}, {"DBLP title": "Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications.", "DBLP authors": ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815996", "OA papers": [{"PaperId": "https://openalex.org/W2109515201", "PaperTitle": "Thread tailor", "Year": 2010, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan L. Clark"]}]}, {"DBLP title": "An integrated GPU power and performance model.", "DBLP authors": ["Sunpyo Hong", "Hyesoon Kim"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815998", "OA papers": [{"PaperId": "https://openalex.org/W2033597569", "PaperTitle": "An integrated GPU power and performance model", "Year": 2010, "CitationCount": 330, "EstimatedCitation": 330, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Sun-Pyo Hong", "Hyesoon Kim"]}]}, {"DBLP title": "A case for FAME: FPGA architecture model execution.", "DBLP authors": ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1815999", "OA papers": [{"PaperId": "https://openalex.org/W2026320578", "PaperTitle": "A case for FAME", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of California, Berkeley": 6.0}, "Authors": ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"]}]}, {"DBLP title": "Evolution of thread-level parallelism in desktop applications.", "DBLP authors": ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge", "Kriszti\u00e1n Flautner"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816000", "OA papers": [{"PaperId": "https://openalex.org/W2002044167", "PaperTitle": "Evolution of thread-level parallelism in desktop applications", "Year": 2010, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Geoffrey A. Blake", "Ronald G. Dreslinski", "Trevor Mudge", "Krisztian Flautner"]}]}, {"DBLP title": "Web search using mobile cores: quantifying and mitigating the price of efficiency.", "DBLP authors": ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul M. Chilimbi", "Kushagra Vaid"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816002", "OA papers": [{"PaperId": "https://openalex.org/W2144857621", "PaperTitle": "Web search using mobile cores", "Year": 2010, "CitationCount": 126, "EstimatedCitation": 126, "Affiliations": {"Harvard University Press": 1.0, "Palo Alto University": 0.5, "Stanford University": 0.5, "Microsoft (United States)": 2.0}, "Authors": ["Vijay Janapa Reddi", "Benjamin R. Lee", "Trishul Chilimbi", "Kushagra Vaid"]}]}, {"DBLP title": "The impact of management operations on the virtualized datacenter.", "DBLP authors": ["Vijayaraghavan Soundararajan", "Jennifer M. Anderson"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816003", "OA papers": [{"PaperId": "https://openalex.org/W2037021208", "PaperTitle": "The impact of management operations on the virtualized datacenter", "Year": 2010, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Kitware (United States)": 2.0}, "Authors": ["Vijayaraghavan Soundararajan", "Jennifer J. Anderson"]}]}, {"DBLP title": "Energy proportional datacenter networks.", "DBLP authors": ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816004", "OA papers": [{"PaperId": "https://openalex.org/W2058135584", "PaperTitle": "Energy proportional datacenter networks", "Year": 2010, "CitationCount": 290, "EstimatedCitation": 290, "Affiliations": {"Google (United States)": 5.0}, "Authors": ["Dennis Abts", "Michael T. Marty", "Philip S. Wells", "Peter Michael Klausler", "Hong Liu"]}]}, {"DBLP title": "NoHype: virtualized cloud infrastructure without the virtualization.", "DBLP authors": ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816010", "OA papers": [{"PaperId": "https://openalex.org/W2107776555", "PaperTitle": "NoHype", "Year": 2010, "CitationCount": 202, "EstimatedCitation": 202, "Affiliations": {"Princeton University": 4.0}, "Authors": ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"]}]}, {"DBLP title": "Modeling critical sections in Amdahl's law and its implications for multicore design.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816011", "OA papers": [{"PaperId": "https://openalex.org/W2146921303", "PaperTitle": "Modeling critical sections in Amdahl's law and its implications for multicore design", "Year": 2010, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing.", "DBLP authors": ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816012", "OA papers": [{"PaperId": "https://openalex.org/W2005522813", "PaperTitle": "Resistive computation", "Year": 2010, "CitationCount": 115, "EstimatedCitation": 115, "Affiliations": {"University of Rochester": 3.0}, "Authors": ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"]}]}, {"DBLP title": "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping.", "DBLP authors": ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816014", "OA papers": [{"PaperId": "https://openalex.org/W2130657217", "PaperTitle": "Security refresh", "Year": 2010, "CitationCount": 200, "EstimatedCitation": 200, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Nak Jong Seong", "Dong Ho Woo", "Hsien-Hsin S. Lee"]}]}, {"DBLP title": "IVEC: off-chip memory integrity protection for both security and reliability.", "DBLP authors": ["Ruirui C. Huang", "G. Edward Suh"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816015", "OA papers": [{"PaperId": "https://openalex.org/W2031409354", "PaperTitle": "IVEC", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Ruirui Huang", "G. Edward Suh"]}]}, {"DBLP title": "Sentry: light-weight auxiliary memory access control.", "DBLP authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816016", "OA papers": [{"PaperId": "https://openalex.org/W2111506684", "PaperTitle": "Sentry", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas"]}]}, {"DBLP title": "Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors.", "DBLP authors": ["Enric Herrero", "Jos\u00e9 Gonz\u00e1lez", "Ramon Canal"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816018", "OA papers": [{"PaperId": "https://openalex.org/W2121270271", "PaperTitle": "Elastic cooperative caching", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Intel Corporation, Barcelona, Spain": 1.0}, "Authors": ["Enric Herrero", "Jos\u00e9 Mar\u00eda Salvador Gonz\u00e1lez", "Ramon Canal"]}]}, {"DBLP title": "Cohesion: a hybrid memory model for accelerators.", "DBLP authors": ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816019", "OA papers": [{"PaperId": "https://openalex.org/W2088032806", "PaperTitle": "Cohesion", "Year": 2010, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Illinois System": 5.0}, "Authors": ["John H. Kelm", "Daniel Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay R. Patel"]}]}, {"DBLP title": "Data marshaling for multi-core architectures.", "DBLP authors": ["M. Aater Suleman", "Onur Mutlu", "Jos\u00e9 A. Joao", "Khubaib", "Yale N. Patt"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816020", "OA papers": [{"PaperId": "https://openalex.org/W1979450609", "PaperTitle": "Data marshaling for multi-core architectures", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"The University of Texas at Austin": 4.0, "Carnegie Mellon University": 1.0}, "Authors": ["Muhammad Suleman", "Onur Mutlu", "Jos\u00e9 A. Joao", "Khubaib", "Yale N. Patt"]}]}, {"DBLP title": "Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU.", "DBLP authors": ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816021", "OA papers": [{"PaperId": "https://openalex.org/W2159481344", "PaperTitle": "Debunking the 100X GPU vs. CPU myth", "Year": 2010, "CitationCount": 441, "EstimatedCitation": 441, "Affiliations": {"Intel (United States)": 12.0}, "Authors": ["Victor C. S. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael E. Deisher", "Dae-Hyun Kim", "Anthony Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"]}]}, {"DBLP title": "Using hardware vulnerability factors to enhance AVF analysis.", "DBLP authors": ["Vilas Sridharan", "David R. Kaeli"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816023", "OA papers": [{"PaperId": "https://openalex.org/W2100597484", "PaperTitle": "Using hardware vulnerability factors to enhance AVF analysis", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Vilas Sridharan", "David Kaeli"]}]}, {"DBLP title": "Necromancer: enhancing system throughput by animating dead cores.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816024", "OA papers": [{"PaperId": "https://openalex.org/W1990575577", "PaperTitle": "Necromancer", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott Mahlke"]}]}, {"DBLP title": "Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors.", "DBLP authors": ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816025", "OA papers": [{"PaperId": "https://openalex.org/W2060231070", "PaperTitle": "Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5, "Nvidia (United States)": 1.0}, "Authors": ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Relax: an architectural framework for software recovery of hardware faults.", "DBLP authors": ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"], "year": 2010, "doi": "https://doi.org/10.1145/1815961.1816026", "OA papers": [{"PaperId": "https://openalex.org/W2146065717", "PaperTitle": "Relax", "Year": 2010, "CitationCount": 179, "EstimatedCitation": 179, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"]}]}]