

================================================================
== Vitis HLS Report for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1'
================================================================
* Date:           Tue Dec  6 19:10:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      353|      353|  3.530 us|  3.530 us|  353|  353|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_1  |      351|      351|        28|         27|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 27, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 27, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%idx56 = alloca i32 1"   --->   Operation 31 'alloca' 'idx56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_assign = alloca i32 1"   --->   Operation 32 'alloca' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 11, i4 %r_assign"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %idx56"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_assign_load = load i4 %r_assign" [clefia.c:193]   --->   Operation 36 'load' 'r_assign_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln197 = icmp_eq  i4 %r_assign_load, i4 0" [clefia.c:197]   --->   Operation 37 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %while.body.i20.i.0, void %if.end.i" [clefia.c:197]   --->   Operation 38 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln193 = add i4 %r_assign_load, i4 15" [clefia.c:193]   --->   Operation 39 'add' 'add_ln193' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln197, void %if.end.i.while.body.i_crit_edge, void %while.body.i38.i.preheader.exitStub" [clefia.c:193]   --->   Operation 40 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln193 = store i4 %add_ln193, i4 %r_assign" [clefia.c:193]   --->   Operation 41 'store' 'store_ln193' <Predicate = (!icmp_ln197)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%idx56_load = load i7 %idx56" [clefia.c:196]   --->   Operation 42 'load' 'idx56_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [9/9] (3.25ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 43 'call' 'call_ln194' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln196 = add i7 %idx56_load, i7 8" [clefia.c:196]   --->   Operation 44 'add' 'add_ln196' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln193 = store i7 %add_ln196, i7 %idx56" [clefia.c:193]   --->   Operation 45 'store' 'store_ln193' <Predicate = (!icmp_ln197)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln193 = br void %while.body.i" [clefia.c:193]   --->   Operation 46 'br' 'br_ln193' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.75>
ST_3 : Operation 47 [8/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 47 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 48 [7/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 48 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 49 [6/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 49 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 50 [5/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 50 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 51 [4/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 51 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.75>
ST_8 : Operation 52 [3/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 52 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.75>
ST_9 : Operation 53 [2/9] (5.75ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 53 'call' 'call_ln194' <Predicate = true> <Delay = 5.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 54 [1/9] (0.00ns)   --->   "%call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:194]   --->   Operation 54 'call' 'call_ln194' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln195 = or i7 %idx56_load, i7 4" [clefia.c:195]   --->   Operation 55 'or' 'or_ln195' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [9/9] (3.25ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 56 'call' 'call_ln195' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.99>
ST_12 : Operation 57 [8/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 57 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.99>
ST_13 : Operation 58 [7/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 58 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.99>
ST_14 : Operation 59 [6/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 59 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.99>
ST_15 : Operation 60 [5/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 60 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.99>
ST_16 : Operation 61 [4/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 61 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.99>
ST_17 : Operation 62 [3/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 62 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.99>
ST_18 : Operation 63 [2/9] (6.99ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 63 'call' 'call_ln195' <Predicate = true> <Delay = 6.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 64 [1/9] (0.00ns)   --->   "%call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0" [clefia.c:195]   --->   Operation 64 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "%fout_addr_76 = getelementptr i8 %fout, i64 0, i64 5" [clefia.c:114]   --->   Operation 65 'getelementptr' 'fout_addr_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%fout_addr_77 = getelementptr i8 %fout, i64 0, i64 4" [clefia.c:114]   --->   Operation 66 'getelementptr' 'fout_addr_77' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 67 [2/2] (2.32ns)   --->   "%fout_load = load i4 %fout_addr_77" [clefia.c:117]   --->   Operation 67 'load' 'fout_load' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 68 [2/2] (2.32ns)   --->   "%fout_load_63 = load i4 %fout_addr_76" [clefia.c:117]   --->   Operation 68 'load' 'fout_load_63' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 4.64>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%fout_addr_74 = getelementptr i8 %fout, i64 0, i64 7" [clefia.c:114]   --->   Operation 69 'getelementptr' 'fout_addr_74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (0.00ns)   --->   "%fout_addr_75 = getelementptr i8 %fout, i64 0, i64 6" [clefia.c:114]   --->   Operation 70 'getelementptr' 'fout_addr_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%fin_addr_76 = getelementptr i8 %fin, i64 0, i64 1" [clefia.c:114]   --->   Operation 71 'getelementptr' 'fin_addr_76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%fin_addr_77 = getelementptr i8 %fin, i64 0, i64 0" [clefia.c:114]   --->   Operation 72 'getelementptr' 'fin_addr_77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 73 [1/2] (2.32ns)   --->   "%fout_load = load i4 %fout_addr_77" [clefia.c:117]   --->   Operation 73 'load' 'fout_load' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 74 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load, i4 %fin_addr_77" [clefia.c:117]   --->   Operation 74 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 75 [1/2] (2.32ns)   --->   "%fout_load_63 = load i4 %fout_addr_76" [clefia.c:117]   --->   Operation 75 'load' 'fout_load_63' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 76 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_63, i4 %fin_addr_76" [clefia.c:117]   --->   Operation 76 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 77 [2/2] (2.32ns)   --->   "%fout_load_64 = load i4 %fout_addr_75" [clefia.c:117]   --->   Operation 77 'load' 'fout_load_64' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 78 [2/2] (2.32ns)   --->   "%fout_load_65 = load i4 %fout_addr_74" [clefia.c:117]   --->   Operation 78 'load' 'fout_load_65' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 22 <SV = 21> <Delay = 4.64>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "%fout_addr_72 = getelementptr i8 %fout, i64 0, i64 9" [clefia.c:114]   --->   Operation 79 'getelementptr' 'fout_addr_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%fout_addr_73 = getelementptr i8 %fout, i64 0, i64 8" [clefia.c:114]   --->   Operation 80 'getelementptr' 'fout_addr_73' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%fin_addr_74 = getelementptr i8 %fin, i64 0, i64 3" [clefia.c:114]   --->   Operation 81 'getelementptr' 'fin_addr_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%fin_addr_75 = getelementptr i8 %fin, i64 0, i64 2" [clefia.c:114]   --->   Operation 82 'getelementptr' 'fin_addr_75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 83 [1/2] (2.32ns)   --->   "%fout_load_64 = load i4 %fout_addr_75" [clefia.c:117]   --->   Operation 83 'load' 'fout_load_64' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_64, i4 %fin_addr_75" [clefia.c:117]   --->   Operation 84 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 85 [1/2] (2.32ns)   --->   "%fout_load_65 = load i4 %fout_addr_74" [clefia.c:117]   --->   Operation 85 'load' 'fout_load_65' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_65, i4 %fin_addr_74" [clefia.c:117]   --->   Operation 86 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 87 [2/2] (2.32ns)   --->   "%fout_load_66 = load i4 %fout_addr_73" [clefia.c:117]   --->   Operation 87 'load' 'fout_load_66' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 88 [2/2] (2.32ns)   --->   "%fout_load_67 = load i4 %fout_addr_72" [clefia.c:117]   --->   Operation 88 'load' 'fout_load_67' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 23 <SV = 22> <Delay = 4.64>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%fout_addr_70 = getelementptr i8 %fout, i64 0, i64 11" [clefia.c:114]   --->   Operation 89 'getelementptr' 'fout_addr_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%fout_addr_71 = getelementptr i8 %fout, i64 0, i64 10" [clefia.c:114]   --->   Operation 90 'getelementptr' 'fout_addr_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 91 [1/1] (0.00ns)   --->   "%fin_addr_72 = getelementptr i8 %fin, i64 0, i64 5" [clefia.c:114]   --->   Operation 91 'getelementptr' 'fin_addr_72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 92 [1/1] (0.00ns)   --->   "%fin_addr_73 = getelementptr i8 %fin, i64 0, i64 4" [clefia.c:114]   --->   Operation 92 'getelementptr' 'fin_addr_73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 93 [1/2] (2.32ns)   --->   "%fout_load_66 = load i4 %fout_addr_73" [clefia.c:117]   --->   Operation 93 'load' 'fout_load_66' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_66, i4 %fin_addr_73" [clefia.c:117]   --->   Operation 94 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 95 [1/2] (2.32ns)   --->   "%fout_load_67 = load i4 %fout_addr_72" [clefia.c:117]   --->   Operation 95 'load' 'fout_load_67' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_67, i4 %fin_addr_72" [clefia.c:117]   --->   Operation 96 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 97 [2/2] (2.32ns)   --->   "%fout_load_68 = load i4 %fout_addr_71" [clefia.c:117]   --->   Operation 97 'load' 'fout_load_68' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 98 [2/2] (2.32ns)   --->   "%fout_load_69 = load i4 %fout_addr_70" [clefia.c:117]   --->   Operation 98 'load' 'fout_load_69' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 4.64>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%fout_addr_68 = getelementptr i8 %fout, i64 0, i64 13" [clefia.c:114]   --->   Operation 99 'getelementptr' 'fout_addr_68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%fout_addr_69 = getelementptr i8 %fout, i64 0, i64 12" [clefia.c:114]   --->   Operation 100 'getelementptr' 'fout_addr_69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%fin_addr_70 = getelementptr i8 %fin, i64 0, i64 7" [clefia.c:114]   --->   Operation 101 'getelementptr' 'fin_addr_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "%fin_addr_71 = getelementptr i8 %fin, i64 0, i64 6" [clefia.c:114]   --->   Operation 102 'getelementptr' 'fin_addr_71' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 103 [1/2] (2.32ns)   --->   "%fout_load_68 = load i4 %fout_addr_71" [clefia.c:117]   --->   Operation 103 'load' 'fout_load_68' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_68, i4 %fin_addr_71" [clefia.c:117]   --->   Operation 104 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 105 [1/2] (2.32ns)   --->   "%fout_load_69 = load i4 %fout_addr_70" [clefia.c:117]   --->   Operation 105 'load' 'fout_load_69' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_69, i4 %fin_addr_70" [clefia.c:117]   --->   Operation 106 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 107 [2/2] (2.32ns)   --->   "%fout_load_70 = load i4 %fout_addr_69" [clefia.c:117]   --->   Operation 107 'load' 'fout_load_70' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 108 [2/2] (2.32ns)   --->   "%fout_load_71 = load i4 %fout_addr_68" [clefia.c:117]   --->   Operation 108 'load' 'fout_load_71' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 4.64>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%fout_addr_66 = getelementptr i8 %fout, i64 0, i64 15" [clefia.c:114]   --->   Operation 109 'getelementptr' 'fout_addr_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [1/1] (0.00ns)   --->   "%fout_addr_67 = getelementptr i8 %fout, i64 0, i64 14" [clefia.c:114]   --->   Operation 110 'getelementptr' 'fout_addr_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%fin_addr_68 = getelementptr i8 %fin, i64 0, i64 9" [clefia.c:114]   --->   Operation 111 'getelementptr' 'fin_addr_68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%fin_addr_69 = getelementptr i8 %fin, i64 0, i64 8" [clefia.c:114]   --->   Operation 112 'getelementptr' 'fin_addr_69' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/2] (2.32ns)   --->   "%fout_load_70 = load i4 %fout_addr_69" [clefia.c:117]   --->   Operation 113 'load' 'fout_load_70' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_70, i4 %fin_addr_69" [clefia.c:117]   --->   Operation 114 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 115 [1/2] (2.32ns)   --->   "%fout_load_71 = load i4 %fout_addr_68" [clefia.c:117]   --->   Operation 115 'load' 'fout_load_71' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_71, i4 %fin_addr_68" [clefia.c:117]   --->   Operation 116 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 117 [2/2] (2.32ns)   --->   "%fout_load_72 = load i4 %fout_addr_67" [clefia.c:117]   --->   Operation 117 'load' 'fout_load_72' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 118 [2/2] (2.32ns)   --->   "%fout_load_73 = load i4 %fout_addr_66" [clefia.c:117]   --->   Operation 118 'load' 'fout_load_73' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 4.64>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%fout_addr_64 = getelementptr i8 %fout, i64 0, i64 1" [clefia.c:114]   --->   Operation 119 'getelementptr' 'fout_addr_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%fout_addr_65 = getelementptr i8 %fout, i64 0, i64 0" [clefia.c:114]   --->   Operation 120 'getelementptr' 'fout_addr_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%fin_addr_66 = getelementptr i8 %fin, i64 0, i64 11" [clefia.c:114]   --->   Operation 121 'getelementptr' 'fin_addr_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%fin_addr_67 = getelementptr i8 %fin, i64 0, i64 10" [clefia.c:114]   --->   Operation 122 'getelementptr' 'fin_addr_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/2] (2.32ns)   --->   "%fout_load_72 = load i4 %fout_addr_67" [clefia.c:117]   --->   Operation 123 'load' 'fout_load_72' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_72, i4 %fin_addr_67" [clefia.c:117]   --->   Operation 124 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 125 [1/2] (2.32ns)   --->   "%fout_load_73 = load i4 %fout_addr_66" [clefia.c:117]   --->   Operation 125 'load' 'fout_load_73' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_73, i4 %fin_addr_66" [clefia.c:117]   --->   Operation 126 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 127 [2/2] (2.32ns)   --->   "%fout_load_74 = load i4 %fout_addr_65" [clefia.c:117]   --->   Operation 127 'load' 'fout_load_74' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 128 [2/2] (2.32ns)   --->   "%fout_load_75 = load i4 %fout_addr_64" [clefia.c:117]   --->   Operation 128 'load' 'fout_load_75' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 4.64>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%fout_addr = getelementptr i8 %fout, i64 0, i64 3" [clefia.c:114]   --->   Operation 129 'getelementptr' 'fout_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%fout_addr_63 = getelementptr i8 %fout, i64 0, i64 2" [clefia.c:114]   --->   Operation 130 'getelementptr' 'fout_addr_63' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%fin_addr_64 = getelementptr i8 %fin, i64 0, i64 13" [clefia.c:114]   --->   Operation 131 'getelementptr' 'fin_addr_64' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%fin_addr_65 = getelementptr i8 %fin, i64 0, i64 12" [clefia.c:114]   --->   Operation 132 'getelementptr' 'fin_addr_65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 133 [1/2] (2.32ns)   --->   "%fout_load_74 = load i4 %fout_addr_65" [clefia.c:117]   --->   Operation 133 'load' 'fout_load_74' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_74, i4 %fin_addr_65" [clefia.c:117]   --->   Operation 134 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 135 [1/2] (2.32ns)   --->   "%fout_load_75 = load i4 %fout_addr_64" [clefia.c:117]   --->   Operation 135 'load' 'fout_load_75' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_75, i4 %fin_addr_64" [clefia.c:117]   --->   Operation 136 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 137 [2/2] (2.32ns)   --->   "%fout_load_76 = load i4 %fout_addr_63" [clefia.c:117]   --->   Operation 137 'load' 'fout_load_76' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 138 [2/2] (2.32ns)   --->   "%fout_load_77 = load i4 %fout_addr" [clefia.c:117]   --->   Operation 138 'load' 'fout_load_77' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 4.64>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%fin_addr = getelementptr i8 %fin, i64 0, i64 15" [clefia.c:114]   --->   Operation 139 'getelementptr' 'fin_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%fin_addr_63 = getelementptr i8 %fin, i64 0, i64 14" [clefia.c:114]   --->   Operation 140 'getelementptr' 'fin_addr_63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [clefia.c:188]   --->   Operation 142 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 143 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 144 [1/2] (2.32ns)   --->   "%fout_load_76 = load i4 %fout_addr_63" [clefia.c:117]   --->   Operation 144 'load' 'fout_load_76' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_76, i4 %fin_addr_63" [clefia.c:117]   --->   Operation 145 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 146 [1/2] (2.32ns)   --->   "%fout_load_77 = load i4 %fout_addr" [clefia.c:117]   --->   Operation 146 'load' 'fout_load_77' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fout_load_77, i4 %fin_addr" [clefia.c:117]   --->   Operation 147 'store' 'store_ln117' <Predicate = (!icmp_ln197)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_28 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('r') [7]  (0 ns)
	'load' operation ('r', clefia.c:193) on local variable 'r' [13]  (0 ns)
	'add' operation ('r', clefia.c:193) [90]  (1.74 ns)
	'store' operation ('store_ln193', clefia.c:193) of variable 'r', clefia.c:193 on local variable 'r' [93]  (1.59 ns)

 <State 2>: 3.46ns
The critical path consists of the following:
	'load' operation ('idx56_load', clefia.c:196) on local variable 'idx56' [12]  (0 ns)
	'add' operation ('add_ln196', clefia.c:196) [51]  (1.87 ns)
	'store' operation ('store_ln193', clefia.c:193) of variable 'add_ln196', clefia.c:196 on local variable 'idx56' [94]  (1.59 ns)

 <State 3>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor.125' [48]  (5.75 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor.125' [48]  (5.75 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor.125' [48]  (5.75 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor.125' [48]  (5.75 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor.125' [48]  (5.75 ns)

 <State 8>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor.125' [48]  (5.75 ns)

 <State 9>: 5.75ns
The critical path consists of the following:
	'call' operation ('call_ln194', clefia.c:194) to 'ClefiaF0Xor.125' [48]  (5.75 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln195', clefia.c:195) [49]  (0 ns)
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (3.25 ns)

 <State 12>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	'call' operation ('call_ln195', clefia.c:195) to 'ClefiaF1Xor' [50]  (7 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_77', clefia.c:114) [45]  (0 ns)
	'load' operation ('fout_load', clefia.c:117) on array 'fout' [56]  (2.32 ns)

 <State 21>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load', clefia.c:117) on array 'fout' [56]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin' [57]  (2.32 ns)

 <State 22>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_64', clefia.c:117) on array 'fout' [60]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_64', clefia.c:117 on array 'fin' [61]  (2.32 ns)

 <State 23>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_66', clefia.c:117) on array 'fout' [64]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_66', clefia.c:117 on array 'fin' [65]  (2.32 ns)

 <State 24>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_68', clefia.c:117) on array 'fout' [68]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_68', clefia.c:117 on array 'fin' [69]  (2.32 ns)

 <State 25>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_70', clefia.c:117) on array 'fout' [72]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_70', clefia.c:117 on array 'fin' [73]  (2.32 ns)

 <State 26>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_72', clefia.c:117) on array 'fout' [76]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_72', clefia.c:117 on array 'fin' [77]  (2.32 ns)

 <State 27>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_74', clefia.c:117) on array 'fout' [80]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_74', clefia.c:117 on array 'fin' [81]  (2.32 ns)

 <State 28>: 4.64ns
The critical path consists of the following:
	'load' operation ('fout_load_76', clefia.c:117) on array 'fout' [84]  (2.32 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fout_load_76', clefia.c:117 on array 'fin' [85]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
