<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/system/system_stm32f4xx_pll_hse.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_4b013e203a9ec0c067219801486d4ada.html">system</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">system_stm32f4xx_pll_hse.c</div></div>
</div><!--header-->
<div class="contents">
<a href="system__stm32f4xx__pll__hse_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx_8h.html">stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__dbgmcu_8h.html">stm32f4xx_dbgmcu.h</a>&quot;</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/************************* Miscellaneous Configuration ************************/</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/* #define DATA_IN_ExtSRAM */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">/* #define DATA_IN_ExtSDRAM */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/* #define USE_HSE_BYPASS */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#if defined(USE_HSE_BYPASS)     </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define HSE_BYPASS_INPUT_FREQUENCY   8000000</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#endif </span><span class="comment">/* USE_HSE_BYPASS */</span><span class="preprocessor">    </span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#define VECT_TAB_OFFSET  0x00 </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/************************* PLL Parameters *************************************/</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#if defined(SYSTEM_PLL_M)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define PLL_M      SYSTEM_PLL_M</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">  374</a></span><span class="preprocessor">#define PLL_M      8</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#warning &quot;SystemClock setup error: Not defined &#39;SYSTEM_PLL_M&#39;. Please check makefile.&quot;</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#if defined(SYSTEM_PLL_Q)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define PLL_Q      SYSTEM_PLL_Q</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">  383</a></span><span class="preprocessor">#define PLL_Q      7</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#warning &quot;SystemClock setup error: Not defined &#39;SYSTEM_PLL_Q&#39;. Please check makefile.&quot;</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#if defined(SYSTEM_PLL_N) &amp;&amp; defined(SYSTEM_PLL_P)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define PLL_N      SYSTEM_PLL_N</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define PLL_P      SYSTEM_PLL_P</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#warning &quot;SystemClock setup error: Not defined &#39;SYSTEM_PLL_N&#39; or &#39;SYSTEM_PLL_P&#39;. Please check makefile.&quot;</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#if defined (STM32F40_41xxx)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define PLL_N      336</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define PLL_P      2</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define PLL_N      360</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define PLL_P      2</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#if defined(STM32F401xx)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">#define PLL_N      336</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define PLL_P      4</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#define PLL_N      400</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define PLL_P      4   </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#endif </span><span class="comment">/* PLL_N &amp;&amp; PLL_P */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/* PLL division factor for I2S, SAI, SYSTEM and SPDIF: Clock =  PLL_VCO / PLLR */</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define PLL_R      7</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#ifndef RCC_CFGR_HPRE_DIVx</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">  433</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIVx RCC_CFGR_HPRE_DIV1</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#warning &quot;SystemClock setup error: Not defined \&quot;RCC_CFGR_HPRE_DIVx\&quot;. Please check makefile.&quot;</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#ifndef RCC_CFGR_PPRE1_DIVx</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">  438</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIVx RCC_CFGR_PPRE1_DIV4</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">#warning &quot;SystemClock setup error: Not defined \&quot;RCC_CFGR_PPRE1_DIVx\&quot;. Please check makefile.&quot;</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#ifndef RCC_CFGR_PPRE2_DIVx</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">  443</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIVx RCC_CFGR_PPRE2_DIV2</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor">#warning &quot;SystemClock setup error: Not defined \&quot;RCC_CFGR_PPRE2_DIVx\&quot;. Please check makefile.&quot;</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#if defined(STM32F40_41xxx)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  uint32_t <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 168000000;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  uint32_t <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 180000000;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#if defined(STM32F401xx)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  uint32_t <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 84000000;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  uint32_t <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 100000000;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F401xE || STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">  470</a></span><a class="code hl_define" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code hl_variable" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClock(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>); </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>{</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; 10*2)|(3UL &lt;&lt; 11*2));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = 0x00000000;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="comment">/* Reset PLLCFGR register */</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = 0x24003010;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  SystemInit_ExtMemCtl(); </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>         </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="comment">/* Configure the System clock source, PLL Multiplier and Divider factors, </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">     AHB/APBx prescalers and Flash settings ----------------------------------*/</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  SetSysClock();</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a> | <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>}</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>{</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F446xx)  </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  uint32_t pllr = 2;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  tmp = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <span class="keywordflow">switch</span> (tmp)</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  {</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>      <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock source */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>      <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL P used as system clock source */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>       <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">         SYSCLK = PLL_VCO / PLL_P</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">         */</span>    </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      pllm = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>      </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>      <span class="keywordflow">if</span> (pllsource != 0)</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>      {</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>        <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>        pllvco = (<a class="code hl_define" href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>      }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>      {</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>        <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>        pllvco = (<a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>      }</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#elif defined(STM32F410xx) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#if defined(USE_HSE_BYPASS)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>      <span class="keywordflow">if</span> (pllsource != 0)</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>      {</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>        <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>        pllvco = (HSE_BYPASS_INPUT_FREQUENCY / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      }  </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#else  </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>      <span class="keywordflow">if</span> (pllsource == 0)</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>      {</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>        <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>        pllvco = (<a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>      }  </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#endif </span><span class="comment">/* USE_HSE_BYPASS */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F412xG ||  STM32F446xx || STM32F469_479xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>      pllp = (((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) &gt;&gt;16) + 1 ) *2;</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>      <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = pllvco/pllp;      </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F446xx)      </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>      <span class="keywordflow">case</span> 0x0C:  <span class="comment">/* PLL R used as system clock source */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>       <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">         SYSCLK = PLL_VCO / PLL_R</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">         */</span>    </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>      pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>      pllm = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>      <span class="keywordflow">if</span> (pllsource != 0)</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>      {</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>        <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>        pllvco = (<a class="code hl_define" href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>      }</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>      {</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>        <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>        pllvco = (<a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);      </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>      }</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>      pllr = (((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLR) &gt;&gt;28) + 1 ) *2;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>      <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = pllvco/pllr;      </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>      <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  }</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="comment">/* Set Flash wait state */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  tmp = <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  tmp &amp;= (uint32_t)((uint32_t)~(uint32_t)0x0000000F);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  tmp |= ((<a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> - 1) / 30000000);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = tmp;</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="comment">/* Compute HCLK frequency --------------------------------------------------*/</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="comment">/* Get HCLK prescaler */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  tmp = <a class="code hl_variable" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; 4)];</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="comment">/* HCLK frequency */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>}</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="keyword">static</span> <span class="keywordtype">void</span> SetSysClock(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>{</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F446xx)|| defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/*            PLL (clocked by HSE) used as System clock source                */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="comment">/* Enable HSE */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keywordflow">do</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  {</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    HSEStatus = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    StartUpCounter++;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code hl_define" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  {</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    HSEStatus = (uint32_t)0x01;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  }</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  {</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    HSEStatus = (uint32_t)0x00;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  }</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  {</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="comment">/* Select regulator voltage output Scale 1 mode */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="comment">/* HCLK = SYSCLK / x*/</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a>;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="comment">/* PCLK2 = HCLK / x*/</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a>;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="comment">/* PCLK1 = HCLK / x*/</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="comment">/* Configure the main PLL */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a> | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) |</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>                   (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>) | (<a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a> &lt;&lt; 24);</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F401xx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#if  defined(STM32F412xG) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="comment">/* Configure the main PLL */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a> | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) |</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>                   (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>) | (<a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a> &lt;&lt; 24) | (PLL_R &lt;&lt; 28);</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx */</span><span class="preprocessor">    </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="comment">/* Enable the main PLL */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <span class="comment">/* Wait till the main PLL is ready */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    {</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    }</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>   </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    <span class="comment">/* Enable the Over-drive to extend the clock frequency to 180 Mhz */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbb849c6c4908d6f08f4fdc28d702522">PWR_CR_ODEN</a>;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae35dfabd53bc335d95d330442cdfac6d">PWR_CSR_ODRDY</a>) == 0)</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    {</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    }</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf1e865d13e084ed53bded37c3cdea173">PWR_CR_ODSWEN</a>;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabb55eb15d71248b59e36a158039f9b54">PWR_CSR_ODSWRDY</a>) == 0)</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    {</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    }      </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a>;</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#if defined(STM32F40_41xxx)  || defined(STM32F412xG)   </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <span class="comment">/* STM32F40x RevA have Errata, DeviceID has 0x0411(Same as STM32F2)! */</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <span class="keywordflow">if</span>((<a class="code hl_function" href="group___d_b_g_m_c_u.html#ga47419e9ca75ab7be4c70feb82faa0511">DBGMCU_GetREVID</a>() == 0x2000)&amp;&amp;(<a class="code hl_function" href="group___d_b_g_m_c_u.html#gac34193c34dbce759bf424957a31b3266">DBGMCU_GetDEVID</a>() == 0x0411))</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    {</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>        <span class="comment">/* STM32F40x RevA Chip S**K! */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>        <span class="comment">/* Configure Instruction cache, Data cache and wait state */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>        <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a> | ((<a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> - 1) / 30000000);</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    }</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    <span class="comment">/* STM32F40x RevZ */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>    {</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>        <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>        <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a>;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>    }</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx  || STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#if defined(STM32F401xx)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    <span class="comment">/* Select the main PLL as system clock source */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    <span class="keywordflow">while</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a> ) != <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>)</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    {</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    }</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  }</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">         configuration. User can add here some code to deal with this error */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>      <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  }</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#elif defined(STM32F410xx) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#if defined(USE_HSE_BYPASS) </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/*            PLL (clocked by HSE) used as System clock source                */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <span class="comment">/* Enable HSE and HSE BYPASS */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= ((uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <span class="keywordflow">do</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  {</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>    HSEStatus = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>    StartUpCounter++;</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != <a class="code hl_define" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>));</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  {</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    HSEStatus = (uint32_t)0x01;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  }</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  {</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    HSEStatus = (uint32_t)0x00;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  }</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  {</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>    <span class="comment">/* Select regulator voltage output Scale 1 mode */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>    <span class="comment">/* HCLK = SYSCLK / x*/</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a>;</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="comment">/* PCLK2 = HCLK / x*/</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a>;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="comment">/* PCLK1 = HCLK / x*/</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a>;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <span class="comment">/* Configure the main PLL */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a> | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) |</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>                   (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a>) | (<a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a> &lt;&lt; 24);</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <span class="comment">/* Enable the main PLL */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    <span class="comment">/* Wait till the main PLL is ready */</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    {</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    }</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <span class="comment">/* Select the main PLL as system clock source */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>    <span class="keywordflow">while</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a> ) != <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>    {</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>    }</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  }</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">         configuration. User can add here some code to deal with this error */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>      <a class="code hl_variable" href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  }</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#else </span><span class="comment">/* HSI will be used as PLL clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="comment">/* Select regulator voltage output Scale 1 mode */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>;</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>;</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="comment">/* HCLK = SYSCLK / x*/</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a>;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <span class="comment">/* PCLK2 = HCLK / x*/</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a>;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <span class="comment">/* PCLK1 = HCLK / x*/</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a>;</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <span class="comment">/* Configure the main PLL */</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = <a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a> | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) | (<a class="code hl_define" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <span class="comment">/* Enable the main PLL */</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <span class="comment">/* Wait till the main PLL is ready */</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  <span class="keywordflow">while</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0)</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  {</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  }</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>  <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR = <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a> |<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="comment">/* Select the main PLL as system clock source */</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <span class="keywordflow">while</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a> ) != <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>);</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  {</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  }</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#endif </span><span class="comment">/* USE_HSE_BYPASS */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>}</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#if defined (DATA_IN_ExtSRAM) &amp;&amp; defined (DATA_IN_ExtSDRAM)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>{</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmp = 0x00;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  <span class="keyword">register</span> uint32_t tmpreg = 0, timeout = 0xFFFF;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <span class="keyword">register</span> uint32_t index;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>  <span class="comment">/* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface clock */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= 0x000001F8;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  tmp = <a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  <span class="comment">/* Connect PDx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[0]  = 0x00CCC0CC;</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="comment">/* Configure PDx pins in Alternate function mode */</span>  </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;MODER   = 0xAAAA0A8A;</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="comment">/* Configure PDx pins speed to 100 MHz */</span>  </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OSPEEDR = 0xFFFF0FCF;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <span class="comment">/* Configure PDx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <span class="comment">/* Connect PEx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[0]  = 0xC00CC0CC;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;MODER   = 0xAAAA828A;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="comment">/* Configure PEx pins speed to 100 MHz */</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OSPEEDR = 0xFFFFC3CF;</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  <span class="comment">/* Configure PEx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  <span class="comment">/* Connect PFx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[0]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <span class="comment">/* Configure PFx pins in Alternate function mode */</span>   </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;MODER   = 0xAA800AAA;</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="comment">/* Configure PFx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OSPEEDR = 0xAA800AAA;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <span class="comment">/* Configure PFx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span> </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  <span class="comment">/* Connect PGx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[0]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;MODER   = 0xAAAAAAAA;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="comment">/* Configure PGx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OSPEEDR = 0xAAAAAAAA;</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="comment">/* Configure PGx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="comment">/* Connect PHx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;AFR[0]  = 0x00C0CC00;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="comment">/* Configure PHx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;MODER   = 0xAAAA08A0;</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <span class="comment">/* Configure PHx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;OSPEEDR = 0xAAAA08A0;</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="comment">/* Configure PHx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="comment">/* No pull-up, pull-down for PHx pins */</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="comment">/* Connect PIx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;AFR[0]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;AFR[1]  = 0x00000CC0;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <span class="comment">/* Configure PIx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;MODER   = 0x0028AAAA;</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="comment">/* Configure PIx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;OSPEEDR = 0x0028AAAA;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  <span class="comment">/* Configure PIx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="comment">/* No pull-up, pull-down for PIx pins */</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">/*-- FMC Configuration -------------------------------------------------------*/</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="comment">/* Enable the FMC interface clock */</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR |= 0x00000001;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  tmp = <a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  FMC_Bank5_6-&gt;SDCR[0] = 0x000019E4;</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  FMC_Bank5_6-&gt;SDTR[0] = 0x01115351;      </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <span class="comment">/* SDRAM initialization sequence */</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="comment">/* Clock enable command */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000011; </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  {</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  }</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <span class="comment">/* Delay */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <span class="keywordflow">for</span> (index = 0; index&lt;1000; index++);</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="comment">/* PALL command */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000012;           </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  timeout = 0xFFFF;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  {</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  }</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <span class="comment">/* Auto refresh command */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000073;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  timeout = 0xFFFF;</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  {</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  }</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="comment">/* MRD register program */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  FMC_Bank5_6-&gt;SDCMR = 0x00046014;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  timeout = 0xFFFF;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp;&amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  {</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  } </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <span class="comment">/* Set refresh count */</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  tmpreg = FMC_Bank5_6-&gt;SDRTR;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  FMC_Bank5_6-&gt;SDRTR = (tmpreg | (0x0000027C&lt;&lt;1));</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <span class="comment">/* Disable write protection */</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  tmpreg = FMC_Bank5_6-&gt;SDCR[0]; </div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  FMC_Bank5_6-&gt;SDCR[0] = (tmpreg &amp; 0xFFFFFDFF);</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  FMC_Bank1-&gt;BTCR[2]  = 0x00001011;</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  FMC_Bank1-&gt;BTCR[3]  = 0x00000201;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  FMC_Bank1E-&gt;BWTR[2] = 0x0fffffff;</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  FMC_Bank1-&gt;BTCR[2]  = 0x00001091;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  FMC_Bank1-&gt;BTCR[3]  = 0x00110212;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  FMC_Bank1E-&gt;BWTR[2] = 0x0fffffff;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  (void)(tmp); </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>}</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#elif defined (DATA_IN_ExtSRAM)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>{</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">/*-- GPIOs Configuration -----------------------------------------------------*/</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">/*</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> +-------------------+--------------------+------------------+--------------+</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> +                       SRAM pins assignment                               +</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> +-------------------+--------------------+------------------+--------------+</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> | PD0  &lt;-&gt; FMC_D2  | PE0  &lt;-&gt; FMC_NBL0 | PF0  &lt;-&gt; FMC_A0 | PG0 &lt;-&gt; FMC_A10 | </span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> | PD1  &lt;-&gt; FMC_D3  | PE1  &lt;-&gt; FMC_NBL1 | PF1  &lt;-&gt; FMC_A1 | PG1 &lt;-&gt; FMC_A11 | </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> | PD4  &lt;-&gt; FMC_NOE | PE3  &lt;-&gt; FMC_A19  | PF2  &lt;-&gt; FMC_A2 | PG2 &lt;-&gt; FMC_A12 | </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> | PD5  &lt;-&gt; FMC_NWE | PE4  &lt;-&gt; FMC_A20  | PF3  &lt;-&gt; FMC_A3 | PG3 &lt;-&gt; FMC_A13 | </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> | PD8  &lt;-&gt; FMC_D13 | PE7  &lt;-&gt; FMC_D4   | PF4  &lt;-&gt; FMC_A4 | PG4 &lt;-&gt; FMC_A14 | </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> | PD9  &lt;-&gt; FMC_D14 | PE8  &lt;-&gt; FMC_D5   | PF5  &lt;-&gt; FMC_A5 | PG5 &lt;-&gt; FMC_A15 | </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> | PD10 &lt;-&gt; FMC_D15 | PE9  &lt;-&gt; FMC_D6   | PF12 &lt;-&gt; FMC_A6 | PG9 &lt;-&gt; FMC_NE2 | </span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> | PD11 &lt;-&gt; FMC_A16 | PE10 &lt;-&gt; FMC_D7   | PF13 &lt;-&gt; FMC_A7 |-----------------+</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> | PD12 &lt;-&gt; FMC_A17 | PE11 &lt;-&gt; FMC_D8   | PF14 &lt;-&gt; FMC_A8 | </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> | PD13 &lt;-&gt; FMC_A18 | PE12 &lt;-&gt; FMC_D9   | PF15 &lt;-&gt; FMC_A9 | </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> | PD14 &lt;-&gt; FMC_D0  | PE13 &lt;-&gt; FMC_D10  |-----------------+</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> | PD15 &lt;-&gt; FMC_D1  | PE14 &lt;-&gt; FMC_D11  |</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> |                  | PE15 &lt;-&gt; FMC_D12  |</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> +------------------+------------------+</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">*/</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>   <span class="comment">/* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR   |= 0x00000078;</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <span class="comment">/* Connect PDx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[0]  = 0x00cc00cc;</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[1]  = 0xcccccccc;</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="comment">/* Configure PDx pins in Alternate function mode */</span>  </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;MODER   = 0xaaaa0a0a;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  <span class="comment">/* Configure PDx pins speed to 100 MHz */</span>  </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OSPEEDR = 0xffff0f0f;</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <span class="comment">/* Configure PDx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> </div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <span class="comment">/* Connect PEx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[0]  = 0xcccccccc;</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[1]  = 0xcccccccc;</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;MODER   = 0xaaaaaaaa;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="comment">/* Configure PEx pins speed to 100 MHz */</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OSPEEDR = 0xffffffff;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <span class="comment">/* Configure PEx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <span class="comment">/* Connect PFx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[0]  = 0x00cccccc;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[1]  = 0xcccc0000;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="comment">/* Configure PFx pins in Alternate function mode */</span>   </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;MODER   = 0xaa000aaa;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  <span class="comment">/* Configure PFx pins speed to 100 MHz */</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OSPEEDR = 0xff000fff;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  <span class="comment">/* Configure PFx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  <span class="comment">/* Connect PGx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[0]  = 0x00cccccc;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[1]  = 0x000000c0;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;MODER   = 0x00080aaa;</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <span class="comment">/* Configure PGx pins speed to 100 MHz */</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OSPEEDR = 0x000c0fff;</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <span class="comment">/* Configure PGx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">/*-- FMC Configuration ------------------------------------------------------*/</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <span class="comment">/* Enable the FMC/FSMC interface clock */</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR         |= 0x00000001;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>  FMC_Bank1-&gt;BTCR[2]  = 0x00001011;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  FMC_Bank1-&gt;BTCR[3]  = 0x00000201;</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  FMC_Bank1E-&gt;BWTR[2] = 0x0fffffff;</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#if defined(STM32F40_41xxx)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  FSMC_Bank1-&gt;BTCR[2]  = 0x00001011;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  FSMC_Bank1-&gt;BTCR[3]  = 0x00000201;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  FSMC_Bank1E-&gt;BWTR[2] = 0x0fffffff;</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#endif  </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">/*</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">  Bank1_SRAM2 is configured as follow:</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">  In case of FSMC configuration </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">  NORSRAMTimingStructure.FSMC_AddressSetupTime = 1;</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment">  NORSRAMTimingStructure.FSMC_AddressHoldTime = 0;</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">  NORSRAMTimingStructure.FSMC_DataSetupTime = 2;</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">  NORSRAMTimingStructure.FSMC_BusTurnAroundDuration = 0;</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">  NORSRAMTimingStructure.FSMC_CLKDivision = 0;</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">  NORSRAMTimingStructure.FSMC_DataLatency = 0;</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">  NORSRAMTimingStructure.FSMC_AccessMode = FMC_AccessMode_A;</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"></span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM2;</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;  </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"></span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">  In case of FMC configuration   </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">  NORSRAMTimingStructure.FMC_AddressSetupTime = 1;</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">  NORSRAMTimingStructure.FMC_AddressHoldTime = 0;</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">  NORSRAMTimingStructure.FMC_DataSetupTime = 2;</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">  NORSRAMTimingStructure.FMC_BusTurnAroundDuration = 0;</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">  NORSRAMTimingStructure.FMC_CLKDivision = 0;</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">  NORSRAMTimingStructure.FMC_DataLatency = 0;</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">  NORSRAMTimingStructure.FMC_AccessMode = FMC_AccessMode_A;</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"></span> </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_Bank = FMC_Bank1_NORSRAM2;</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_DataAddressMux = FMC_DataAddressMux_Disable;</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_MemoryType = FMC_MemoryType_SRAM;</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_MemoryDataWidth = FMC_MemoryDataWidth_16b;</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_BurstAccessMode = FMC_BurstAccessMode_Disable;</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_AsynchronousWait = FMC_AsynchronousWait_Disable;  </span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_WaitSignalPolarity = FMC_WaitSignalPolarity_Low;</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_WrapMode = FMC_WrapMode_Disable;</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_WaitSignalActive = FMC_WaitSignalActive_BeforeWaitState;</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_WriteOperation = FMC_WriteOperation_Enable;</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_WaitSignal = FMC_WaitSignal_Disable;</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_ExtendedMode = FMC_ExtendedMode_Disable;</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_WriteBurst = FMC_WriteBurst_Disable;</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_ContinousClock = FMC_CClock_SyncOnly;</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_ReadWriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">  FMC_NORSRAMInitStructure.FMC_WriteTimingStruct = &amp;NORSRAMTimingStructure;</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">*/</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>}  </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#elif defined (DATA_IN_ExtSDRAM)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>{</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <span class="keyword">register</span> uint32_t tmpreg = 0, timeout = 0xFFFF;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  <span class="keyword">register</span> uint32_t index;</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>  <span class="comment">/* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">      clock */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= 0x000001FC;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  <span class="comment">/* Connect PCx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>-&gt;AFR[0]  = 0x0000000c;</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>-&gt;AFR[1]  = 0x00007700;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  <span class="comment">/* Configure PCx pins in Alternate function mode */</span>  </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>-&gt;MODER   = 0x00a00002;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <span class="comment">/* Configure PCx pins speed to 50 MHz */</span>  </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>-&gt;OSPEEDR = 0x00a00002;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  <span class="comment">/* Configure PCx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="comment">/* No pull-up, pull-down for PCx pins */</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>-&gt;PUPDR   = 0x00500000;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="comment">/* Connect PDx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[0]  = 0x000000CC;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;AFR[1]  = 0xCC000CCC;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <span class="comment">/* Configure PDx pins in Alternate function mode */</span>  </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;MODER   = 0xA02A000A;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <span class="comment">/* Configure PDx pins speed to 50 MHz */</span>  </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OSPEEDR = 0xA02A000A;</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  <span class="comment">/* Configure PDx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  <span class="comment">/* No pull-up, pull-down for PDx pins */</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <span class="comment">/* Connect PEx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[0]  = 0xC00000CC;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>  <span class="comment">/* Configure PEx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;MODER   = 0xAAAA800A;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  <span class="comment">/* Configure PEx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OSPEEDR = 0xAAAA800A;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <span class="comment">/* Configure PEx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  <span class="comment">/* No pull-up, pull-down for PEx pins */</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="comment">/* Connect PFx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[0]  = 0xcccccccc;</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;AFR[1]  = 0xcccccccc;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <span class="comment">/* Configure PFx pins in Alternate function mode */</span>   </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;MODER   = 0xAA800AAA;</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <span class="comment">/* Configure PFx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OSPEEDR = 0xAA800AAA;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  <span class="comment">/* Configure PFx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>  <span class="comment">/* No pull-up, pull-down for PFx pins */</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <span class="comment">/* Connect PGx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[0]  = 0xcccccccc;</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;AFR[1]  = 0xcccccccc;</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  <span class="comment">/* Configure PGx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;MODER   = 0xaaaaaaaa;</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="comment">/* Configure PGx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OSPEEDR = 0xaaaaaaaa;</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="comment">/* Configure PGx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="comment">/* No pull-up, pull-down for PGx pins */</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="comment">/* Connect PHx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;AFR[0]  = 0x00C0CC00;</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;AFR[1]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  <span class="comment">/* Configure PHx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;MODER   = 0xAAAA08A0;</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="comment">/* Configure PHx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;OSPEEDR = 0xAAAA08A0;</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  <span class="comment">/* Configure PHx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <span class="comment">/* No pull-up, pull-down for PHx pins */</span> </div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  </div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  <span class="comment">/* Connect PIx pins to FMC Alternate function */</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;AFR[0]  = 0xCCCCCCCC;</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;AFR[1]  = 0x00000CC0;</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <span class="comment">/* Configure PIx pins in Alternate function mode */</span> </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;MODER   = 0x0028AAAA;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  <span class="comment">/* Configure PIx pins speed to 50 MHz */</span> </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;OSPEEDR = 0x0028AAAA;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <span class="comment">/* Configure PIx pins Output type to push-pull */</span>  </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <span class="comment">/* No pull-up, pull-down for PIx pins */</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <a class="code hl_define" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">/*-- FMC Configuration ------------------------------------------------------*/</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <span class="comment">/* Enable the FMC interface clock */</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR |= 0x00000001;</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  <span class="comment">/* Configure and enable SDRAM bank1 */</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  FMC_Bank5_6-&gt;SDCR[0] = 0x000039D0;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  FMC_Bank5_6-&gt;SDTR[0] = 0x01115351;      </div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>  </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>  <span class="comment">/* SDRAM initialization sequence */</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  <span class="comment">/* Clock enable command */</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000011; </div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  {</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>    tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  }</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>  </div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <span class="comment">/* Delay */</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  <span class="keywordflow">for</span> (index = 0; index&lt;1000; index++);</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <span class="comment">/* PALL command */</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000012;           </div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>  timeout = 0xFFFF;</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  {</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  }</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  </div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  <span class="comment">/* Auto refresh command */</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000073;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  timeout = 0xFFFF;</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  {</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  }</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="comment">/* MRD register program */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  FMC_Bank5_6-&gt;SDCMR = 0x00046014;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>  timeout = 0xFFFF;</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  <span class="keywordflow">while</span>((tmpreg != 0) &amp; (timeout-- &gt; 0))</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  {</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  tmpreg = FMC_Bank5_6-&gt;SDSR &amp; 0x00000020; </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  } </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <span class="comment">/* Set refresh count */</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  tmpreg = FMC_Bank5_6-&gt;SDRTR;</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>  FMC_Bank5_6-&gt;SDRTR = (tmpreg | (0x0000027C&lt;&lt;1));</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>  </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  <span class="comment">/* Disable write protection */</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  tmpreg = FMC_Bank5_6-&gt;SDCR[0]; </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>  FMC_Bank5_6-&gt;SDCR[0] = (tmpreg &amp; 0xFFFFFDFF);</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>  </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">/*</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">  Bank1_SDRAM is configured as follow:</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"></span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">  FMC_SDRAMTimingInitStructure.FMC_LoadToActiveDelay = 2;      </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">  FMC_SDRAMTimingInitStructure.FMC_ExitSelfRefreshDelay = 6;  </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">  FMC_SDRAMTimingInitStructure.FMC_SelfRefreshTime = 4;        </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">  FMC_SDRAMTimingInitStructure.FMC_RowCycleDelay = 6;         </span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">  FMC_SDRAMTimingInitStructure.FMC_WriteRecoveryTime = 2;      </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">  FMC_SDRAMTimingInitStructure.FMC_RPDelay = 2;                </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">  FMC_SDRAMTimingInitStructure.FMC_RCDDelay = 2;               </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment"></span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">  FMC_SDRAMInitStructure.FMC_Bank = SDRAM_BANK;</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">  FMC_SDRAMInitStructure.FMC_ColumnBitsNumber = FMC_ColumnBits_Number_8b;</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">  FMC_SDRAMInitStructure.FMC_RowBitsNumber = FMC_RowBits_Number_11b;</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">  FMC_SDRAMInitStructure.FMC_SDMemoryDataWidth = FMC_SDMemory_Width_16b;</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">  FMC_SDRAMInitStructure.FMC_InternalBankNumber = FMC_InternalBank_Number_4;</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">  FMC_SDRAMInitStructure.FMC_CASLatency = FMC_CAS_Latency_3; </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">  FMC_SDRAMInitStructure.FMC_WriteProtection = FMC_Write_Protection_Disable;</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment">  FMC_SDRAMInitStructure.FMC_SDClockPeriod = FMC_SDClock_Period_2;</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment">  FMC_SDRAMInitStructure.FMC_ReadBurst = FMC_Read_Burst_disable;</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">  FMC_SDRAMInitStructure.FMC_ReadPipeDelay = FMC_ReadPipe_Delay_1;</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">  FMC_SDRAMInitStructure.FMC_SDRAMTimingStruct = &amp;FMC_SDRAMTimingInitStructure;</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">*/</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>}</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSDRAM &amp;&amp; DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span> </div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00198">core_cm0.h:198</a></div></div>
<div class="ttc" id="acore__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00195">core_cm0.h:195</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00528">core_cm0.h:528</a></div></div>
<div class="ttc" id="agroup___d_b_g_m_c_u_html_ga47419e9ca75ab7be4c70feb82faa0511"><div class="ttname"><a href="group___d_b_g_m_c_u.html#ga47419e9ca75ab7be4c70feb82faa0511">DBGMCU_GetREVID</a></div><div class="ttdeci">uint32_t DBGMCU_GetREVID(void)</div><div class="ttdoc">Returns the device revision identifier.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dbgmcu_8c_source.html#l00058">stm32f4xx_dbgmcu.c:58</a></div></div>
<div class="ttc" id="agroup___d_b_g_m_c_u_html_gac34193c34dbce759bf424957a31b3266"><div class="ttname"><a href="group___d_b_g_m_c_u.html#gac34193c34dbce759bf424957a31b3266">DBGMCU_GetDEVID</a></div><div class="ttdeci">uint32_t DBGMCU_GetDEVID(void)</div><div class="ttdoc">Returns the device identifier.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dbgmcu_8c_source.html#l00068">stm32f4xx_dbgmcu.c:68</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11821">stm32f4xx.h:11821</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00152">stm32f4xx.h:152</a></div></div>
<div class="ttc" id="agroup___library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00156">stm32f4xx.h:156</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga082e7e91fffee86db39676396d01a8e0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a></div><div class="ttdeci">#define FLASH_ACR_PRFTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04899">stm32f4xx.h:4899</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08979">stm32f4xx.h:8979</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08991">stm32f4xx.h:8991</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08956">stm32f4xx.h:8956</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08997">stm32f4xx.h:8997</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08945">stm32f4xx.h:8945</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga51d8b1dd2c46942d377c579a38dce711"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</a></div><div class="ttdeci">#define FLASH_ACR_ICEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04900">stm32f4xx.h:4900</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a9a5cc3aa05dc62264addab1008c896"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</a></div><div class="ttdeci">#define FLASH_ACR_DCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04901">stm32f4xx.h:4901</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c19997ccd28464b80a7c3325da0ca60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a></div><div class="ttdeci">#define RCC_APB1ENR_PWREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09291">stm32f4xx.h:9291</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga67e55ca49f028a701d0c81420a6e2918"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_5WS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04887">stm32f4xx.h:4887</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08926">stm32f4xx.h:8926</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08985">stm32f4xx.h:8985</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08960">stm32f4xx.h:8960</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08937">stm32f4xx.h:8937</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08927">stm32f4xx.h:8927</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabb55eb15d71248b59e36a158039f9b54"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb55eb15d71248b59e36a158039f9b54">PWR_CSR_ODSWRDY</a></div><div class="ttdeci">#define PWR_CSR_ODSWRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08757">stm32f4xx.h:8757</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaccc33f1ba4e374e116ffa50f3a503030"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a></div><div class="ttdeci">#define PWR_CR_VOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08731">stm32f4xx.h:8731</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08929">stm32f4xx.h:8929</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9b09ca8db6df455d0b8f810f8521257"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_2WS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04884">stm32f4xx.h:4884</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08925">stm32f4xx.h:8925</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbb849c6c4908d6f08f4fdc28d702522"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbb849c6c4908d6f08f4fdc28d702522">PWR_CR_ODEN</a></div><div class="ttdeci">#define PWR_CR_ODEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08735">stm32f4xx.h:8735</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae35dfabd53bc335d95d330442cdfac6d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae35dfabd53bc335d95d330442cdfac6d">PWR_CSR_ODRDY</a></div><div class="ttdeci">#define PWR_CSR_ODRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08756">stm32f4xx.h:8756</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae3a86c3918526efe2258ecbb34b91587"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08961">stm32f4xx.h:8961</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae8a8b42e33aef2a7bc2d41ad9d231733"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a></div><div class="ttdeci">#define RCC_AHB1ENR_GPIOCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09214">stm32f4xx.h:9214</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf1e865d13e084ed53bded37c3cdea173"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf1e865d13e084ed53bded37c3cdea173">PWR_CR_ODSWEN</a></div><div class="ttdeci">#define PWR_CR_ODSWEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08736">stm32f4xx.h:8736</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08930">stm32f4xx.h:8930</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09003">stm32f4xx.h:9003</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga02a2a23a32f9b02166a8c64012842414"><div class="ttname"><a href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a></div><div class="ttdeci">#define GPIOG</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02241">stm32f4xx.h:2241</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02191">stm32f4xx.h:2191</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga2dca03332d620196ba943bc2346eaa08"><div class="ttname"><a href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a></div><div class="ttdeci">#define GPIOC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02237">stm32f4xx.h:2237</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga43c3022dede7c9db7a58d3c3409dbc8d"><div class="ttname"><a href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a></div><div class="ttdeci">#define GPIOF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02240">stm32f4xx.h:2240</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02247">stm32f4xx.h:2247</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga7580b1a929ea9df59725ba9c18eba6ac"><div class="ttname"><a href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></div><div class="ttdeci">#define GPIOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02238">stm32f4xx.h:2238</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02248">stm32f4xx.h:2248</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gad15f13545ecdbbabfccf43d5997e5ade"><div class="ttname"><a href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a></div><div class="ttdeci">#define GPIOI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02243">stm32f4xx.h:2243</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gadeacbb43ae86c879945afe98c679b285"><div class="ttname"><a href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a></div><div class="ttdeci">#define GPIOH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02242">stm32f4xx.h:2242</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gae04bdb5e8acc47cab1d0532e6b0d0763"><div class="ttname"><a href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></div><div class="ttdeci">#define GPIOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02239">stm32f4xx.h:2239</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga05e8f3d2e5868754a7cd88614955aecc"><div class="ttname"><a href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a></div><div class="ttdeci">#define SRAM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01977">stm32f4xx.h:1977</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01949">stm32f4xx.h:1949</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___exported___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_f4xx___system___exported___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__hse_8c_source.html#l00432">system_stm32f4xx_hse.c:432</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___exported___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_f4xx___system___exported___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__hse_8c_source.html#l00509">system_stm32f4xx_hse.c:509</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___exported__types_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f4xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___defines_html_ga0fa5a868f5cd056a04b1c42e454b9617"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a></div><div class="ttdeci">#define PLL_M</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__pll__hse_8c_source.html#l00374">system_stm32f4xx_pll_hse.c:374</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__pll__hse_8c_source.html#l00366">system_stm32f4xx_pll_hse.c:365</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___defines_html_gac958257ddb2537c539cffdb3a4543067"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a></div><div class="ttdeci">#define PLL_Q</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__pll__hse_8c_source.html#l00383">system_stm32f4xx_pll_hse.c:383</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___macros_html_ga6bc72f2260d82a7237304bb68b38c93d"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_DIVx</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__pll__hse_8c_source.html#l00433">system_stm32f4xx_pll_hse.c:433</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___macros_html_ga9688be94926effba99b609a6ae749a80"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_DIVx</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__pll__hse_8c_source.html#l00443">system_stm32f4xx_pll_hse.c:443</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___macros_html_ga986ca3ebbab896e25976e7d8516c1e70"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_DIVx</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__pll__hse_8c_source.html#l00438">system_stm32f4xx_pll_hse.c:438</a></div></div>
<div class="ttc" id="agroup___s_t_m32_f4xx___system___private___variables_html_gacdc3ef54c0704c90e69a8a84fb2d970d"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a></div><div class="ttdeci">__I uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f4xx__pll__hse_8c_source.html#l00470">system_stm32f4xx_pll_hse.c:470</a></div></div>
<div class="ttc" id="astm32f4xx_8h_html"><div class="ttname"><a href="stm32f4xx_8h.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_aeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00079">stm32f4xx_conf.h:79</a></div></div>
<div class="ttc" id="astm32f4xx__dbgmcu_8h_html"><div class="ttname"><a href="stm32f4xx__dbgmcu_8h.html">stm32f4xx_dbgmcu.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the DBGMCU firmware library.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
