{"design__instance__count": 144, "design__instance__area": 1368.81, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0001808544620871544, "power__switching__total": 3.975336585426703e-05, "power__leakage__total": 1.901222956846027e-09, "power__total": 0.00022060972696635872, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25279951070249473, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25279951070249473, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3661858697692812, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.735919568336394, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.366186, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.739233, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25413863399709496, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25413863399709496, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9771479457709328, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.612641399396194, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.977148, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.612641, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2523725466707242, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2523725466707242, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1401056532669035, "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.074957264739016, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.140106, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.858401, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2517409407741519, "clock__skew__worst_setup": 0.2517409407741519, "timing__hold__ws": 0.13642926063918429, "timing__setup__ws": 3.569355578798692, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.136429, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.569355, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 61.29 72.01", "design__core__bbox": "5.52 10.88 55.66 59.84", "design__io": 8, "design__die__area": 4413.49, "design__core__area": 2454.85, "design__instance__count__stdcell": 174, "design__instance__area__stdcell": 1406.35, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.572885, "design__instance__utilization__stdcell": 0.572885, "design__rows": 18, "design__rows:unithd": 18, "design__sites": 1962, "design__sites:unithd": 1962, "design__instance__count__class:buffer": 16, "design__instance__area__class:buffer": 76.3232, "design__instance__count__class:inverter": 7, "design__instance__area__class:inverter": 27.5264, "design__instance__count__class:sequential_cell": 25, "design__instance__area__class:sequential_cell": 500.48, "design__instance__count__class:multi_input_combinational_cell": 66, "design__instance__area__class:multi_input_combinational_cell": 446.678, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 163631, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 1585.44, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 26, "design__instance__area__class:timing_repair_buffer": 235.226, "design__instance__count__class:clock_buffer": 4, "design__instance__area__class:clock_buffer": 82.5792, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 21, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 144, "route__net__special": 2, "route__drc_errors__iter:0": 34, "route__wirelength__iter:0": 1721, "route__drc_errors__iter:1": 1, "route__wirelength__iter:1": 1700, "route__drc_errors__iter:2": 4, "route__wirelength__iter:2": 1698, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 1698, "route__drc_errors": 0, "route__wirelength": 1698, "route__vias": 809, "route__vias__singlecut": 809, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 120.07, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25212152523775705, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25212152523775705, "timing__hold__ws__corner:min_tt_025C_1v80": 0.36094878108055567, "timing__setup__ws__corner:min_tt_025C_1v80": 6.744715199475442, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.360949, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.766266, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25326783054310226, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25326783054310226, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9703347289207221, "timing__setup__ws__corner:min_ss_100C_1v60": 3.657100503719303, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.970335, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.6571, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2517409407741519, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2517409407741519, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13642926063918429, "timing__setup__ws__corner:min_ff_n40C_1v95": 7.081357034523163, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.136429, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.870303, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25404482014886093, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25404482014886093, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3711157597384048, "timing__setup__ws__corner:max_tt_025C_1v80": 6.713661816509217, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.371116, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.713662, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2552663985774046, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2552663985774046, "timing__hold__ws__corner:max_ss_100C_1v60": 0.985998199884337, "timing__setup__ws__corner:max_ss_100C_1v60": 3.569355578798692, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.985998, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.569355, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2536160797602007, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2536160797602007, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1433445902549727, "timing__setup__ws__corner:max_ff_n40C_1v95": 7.066435636650195, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.143345, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.845675, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79983, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79995, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000168704, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000120852, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 3.94847e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000120852, "design_powergrid__voltage__worst": 0.000120852, "design_powergrid__voltage__worst__net:VPWR": 1.79983, "design_powergrid__drop__worst": 0.000168704, "design_powergrid__drop__worst__net:VPWR": 0.000168704, "design_powergrid__voltage__worst__net:VGND": 0.000120852, "design_powergrid__drop__worst__net:VGND": 0.000120852, "ir__voltage__worst": 1.8, "ir__drop__avg": 4.59e-05, "ir__drop__worst": 0.000169, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}