

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Tue May 12 23:43:09 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.239 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       23|       23| 0.230 us | 0.230 us |   22|   22| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 22, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 22, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Key_addr = getelementptr [4 x i32]* %Key, i64 0, i64 0" [aes.c:166]   --->   Operation 25 'getelementptr' 'Key_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.42ns)   --->   "%Key_load = load i32* %Key_addr, align 4" [aes.c:166]   --->   Operation 26 'load' 'Key_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Key_addr_3 = getelementptr [4 x i32]* %Key, i64 0, i64 3" [aes.c:166]   --->   Operation 27 'getelementptr' 'Key_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.42ns)   --->   "%Key_load_3 = load i32* %Key_addr_3, align 4" [aes.c:166]   --->   Operation 28 'load' 'Key_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 29 [1/2] (1.42ns)   --->   "%Key_load = load i32* %Key_addr, align 4" [aes.c:166]   --->   Operation 29 'load' 'Key_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load, i32 8, i32 15)" [aes.c:167]   --->   Operation 30 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load, i32 16, i32 23)" [aes.c:168]   --->   Operation 31 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load, i32 24, i32 31)" [aes.c:169]   --->   Operation 32 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%Key_addr_1 = getelementptr [4 x i32]* %Key, i64 0, i64 1" [aes.c:166]   --->   Operation 33 'getelementptr' 'Key_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.42ns)   --->   "%Key_load_1 = load i32* %Key_addr_1, align 4" [aes.c:166]   --->   Operation 34 'load' 'Key_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%Key_addr_2 = getelementptr [4 x i32]* %Key, i64 0, i64 2" [aes.c:166]   --->   Operation 35 'getelementptr' 'Key_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.42ns)   --->   "%Key_load_2 = load i32* %Key_addr_2, align 4" [aes.c:166]   --->   Operation 36 'load' 'Key_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 37 [1/2] (1.42ns)   --->   "%Key_load_3 = load i32* %Key_addr_3, align 4" [aes.c:166]   --->   Operation 37 'load' 'Key_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln166_3 = trunc i32 %Key_load_3 to i8" [aes.c:166]   --->   Operation 38 'trunc' 'trunc_ln166_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_3, i32 8, i32 15)" [aes.c:167]   --->   Operation 39 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_3, i32 16, i32 23)" [aes.c:168]   --->   Operation 40 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_3, i32 24, i32 31)" [aes.c:169]   --->   Operation 41 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 10, i32 15)" [aes.c:205]   --->   Operation 42 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i6 %lshr_ln to i64" [aes.c:205]   --->   Operation 43 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205" [aes.c:205]   --->   Operation 44 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.66ns)   --->   "%sbox_load = load i32* %sbox_addr, align 4" [aes.c:205]   --->   Operation 45 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_3, i32 8, i32 9)" [aes.c:166]   --->   Operation 46 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 18, i32 23)" [aes.c:206]   --->   Operation 47 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i6 %lshr_ln1 to i64" [aes.c:206]   --->   Operation 48 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206" [aes.c:206]   --->   Operation 49 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.66ns)   --->   "%sbox_load_1 = load i32* %sbox_addr_1, align 4" [aes.c:206]   --->   Operation 50 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_3, i32 16, i32 17)" [aes.c:166]   --->   Operation 51 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 26, i32 31)" [aes.c:207]   --->   Operation 52 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_3, i32 24, i32 25)" [aes.c:166]   --->   Operation 53 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Key_load_3, i32 2, i32 7)" [aes.c:208]   --->   Operation 54 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %Key_load_3 to i2" [aes.c:166]   --->   Operation 55 'trunc' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load, i32 8, i32 9)" [aes.c:228]   --->   Operation 56 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load, i32 16, i32 17)" [aes.c:229]   --->   Operation 57 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load, i32 24, i32 25)" [aes.c:230]   --->   Operation 58 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.15>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%trunc_ln166 = trunc i32 %Key_load to i8" [aes.c:166]   --->   Operation 59 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr [60 x i32]* %RoundKey, i64 0, i64 0" [aes.c:166]   --->   Operation 60 'getelementptr' 'RoundKey_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.66ns)   --->   "store i32 %Key_load, i32* %RoundKey_addr, align 4" [aes.c:169]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 62 [1/2] (1.42ns)   --->   "%Key_load_1 = load i32* %Key_addr_1, align 4" [aes.c:166]   --->   Operation 62 'load' 'Key_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = trunc i32 %Key_load_1 to i8" [aes.c:166]   --->   Operation 63 'trunc' 'trunc_ln166_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%RoundKey_addr_1 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 1" [aes.c:166]   --->   Operation 64 'getelementptr' 'RoundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_1, i32 8, i32 15)" [aes.c:167]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_1, i32 16, i32 23)" [aes.c:168]   --->   Operation 66 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_1, i32 24, i32 31)" [aes.c:169]   --->   Operation 67 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.66ns)   --->   "store i32 %Key_load_1, i32* %RoundKey_addr_1, align 4" [aes.c:169]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 69 [1/2] (1.42ns)   --->   "%Key_load_2 = load i32* %Key_addr_2, align 4" [aes.c:166]   --->   Operation 69 'load' 'Key_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln166_2 = trunc i32 %Key_load_2 to i8" [aes.c:166]   --->   Operation 70 'trunc' 'trunc_ln166_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_2, i32 8, i32 15)" [aes.c:167]   --->   Operation 71 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_2, i32 16, i32 23)" [aes.c:168]   --->   Operation 72 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Key_load_2, i32 24, i32 31)" [aes.c:169]   --->   Operation 73 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (2.66ns)   --->   "%sbox_load = load i32* %sbox_addr, align 4" [aes.c:205]   --->   Operation 74 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_12, i3 0)" [aes.c:166]   --->   Operation 75 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty = or i5 %tmp_13, 7" [aes.c:166]   --->   Operation 76 'or' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.12ns)   --->   "%icmp_ln205 = icmp ugt i5 %tmp_13, %empty" [aes.c:205]   --->   Operation 77 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln205_10 = zext i5 %tmp_13 to i6" [aes.c:205]   --->   Operation 78 'zext' 'zext_ln205_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln205_11 = zext i5 %empty to i6" [aes.c:205]   --->   Operation 79 'zext' 'zext_ln205_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%tmp = call i32 @llvm.part.select.i32(i32 %sbox_load, i32 31, i32 0)" [aes.c:205]   --->   Operation 80 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.36ns)   --->   "%sub_ln205 = sub i6 %zext_ln205_10, %zext_ln205_11" [aes.c:205]   --->   Operation 81 'sub' 'sub_ln205' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%xor_ln205_5 = xor i6 %zext_ln205_10, 31" [aes.c:205]   --->   Operation 82 'xor' 'xor_ln205_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.36ns)   --->   "%sub_ln205_1 = sub i6 %zext_ln205_11, %zext_ln205_10" [aes.c:205]   --->   Operation 83 'sub' 'sub_ln205_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_2)   --->   "%select_ln205 = select i1 %icmp_ln205, i6 %sub_ln205, i6 %sub_ln205_1" [aes.c:205]   --->   Operation 84 'select' 'select_ln205' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%select_ln205_1 = select i1 %icmp_ln205, i32 %tmp, i32 %sbox_load" [aes.c:205]   --->   Operation 85 'select' 'select_ln205_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%select_ln205_2 = select i1 %icmp_ln205, i6 %xor_ln205_5, i6 %zext_ln205_10" [aes.c:205]   --->   Operation 86 'select' 'select_ln205_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_2 = sub i6 31, %select_ln205" [aes.c:205]   --->   Operation 87 'sub' 'sub_ln205_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%zext_ln205_12 = zext i6 %select_ln205_2 to i32" [aes.c:205]   --->   Operation 88 'zext' 'zext_ln205_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln205)   --->   "%zext_ln205_13 = zext i6 %sub_ln205_2 to i32" [aes.c:205]   --->   Operation 89 'zext' 'zext_ln205_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205 = lshr i32 %select_ln205_1, %zext_ln205_12" [aes.c:205]   --->   Operation 90 'lshr' 'lshr_ln205' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln205)   --->   "%lshr_ln205_10 = lshr i32 -1, %zext_ln205_13" [aes.c:205]   --->   Operation 91 'lshr' 'lshr_ln205_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205 = and i32 %lshr_ln205, %lshr_ln205_10" [aes.c:205]   --->   Operation 92 'and' 'and_ln205' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%trunc_ln205 = trunc i32 %and_ln205 to i8" [aes.c:205]   --->   Operation 93 'trunc' 'trunc_ln205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (2.66ns)   --->   "%sbox_load_1 = load i32* %sbox_addr_1, align 4" [aes.c:206]   --->   Operation 94 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_15 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_14, i3 0)" [aes.c:166]   --->   Operation 95 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%empty_24 = or i5 %tmp_15, 7" [aes.c:166]   --->   Operation 96 'or' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.12ns)   --->   "%icmp_ln206 = icmp ugt i5 %tmp_15, %empty_24" [aes.c:206]   --->   Operation 97 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln206_10 = zext i5 %tmp_15 to i6" [aes.c:206]   --->   Operation 98 'zext' 'zext_ln206_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln206_11 = zext i5 %empty_24 to i6" [aes.c:206]   --->   Operation 99 'zext' 'zext_ln206_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206)   --->   "%tmp_16 = call i32 @llvm.part.select.i32(i32 %sbox_load_1, i32 31, i32 0)" [aes.c:206]   --->   Operation 100 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.36ns)   --->   "%sub_ln206 = sub i6 %zext_ln206_10, %zext_ln206_11" [aes.c:206]   --->   Operation 101 'sub' 'sub_ln206' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206)   --->   "%xor_ln206_5 = xor i6 %zext_ln206_10, 31" [aes.c:206]   --->   Operation 102 'xor' 'xor_ln206_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.36ns)   --->   "%sub_ln206_1 = sub i6 %zext_ln206_11, %zext_ln206_10" [aes.c:206]   --->   Operation 103 'sub' 'sub_ln206_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_2)   --->   "%select_ln206 = select i1 %icmp_ln206, i6 %sub_ln206, i6 %sub_ln206_1" [aes.c:206]   --->   Operation 104 'select' 'select_ln206' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206)   --->   "%select_ln206_1 = select i1 %icmp_ln206, i32 %tmp_16, i32 %sbox_load_1" [aes.c:206]   --->   Operation 105 'select' 'select_ln206_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206)   --->   "%select_ln206_2 = select i1 %icmp_ln206, i6 %xor_ln206_5, i6 %zext_ln206_10" [aes.c:206]   --->   Operation 106 'select' 'select_ln206_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_2 = sub i6 31, %select_ln206" [aes.c:206]   --->   Operation 107 'sub' 'sub_ln206_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206)   --->   "%zext_ln206_12 = zext i6 %select_ln206_2 to i32" [aes.c:206]   --->   Operation 108 'zext' 'zext_ln206_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%zext_ln206_13 = zext i6 %sub_ln206_2 to i32" [aes.c:206]   --->   Operation 109 'zext' 'zext_ln206_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206 = lshr i32 %select_ln206_1, %zext_ln206_12" [aes.c:206]   --->   Operation 110 'lshr' 'lshr_ln206' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%lshr_ln206_10 = lshr i32 -1, %zext_ln206_13" [aes.c:206]   --->   Operation 111 'lshr' 'lshr_ln206_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206 = and i32 %lshr_ln206, %lshr_ln206_10" [aes.c:206]   --->   Operation 112 'and' 'and_ln206' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i32 %and_ln206 to i8" [aes.c:206]   --->   Operation 113 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i6 %lshr_ln2 to i64" [aes.c:207]   --->   Operation 114 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207" [aes.c:207]   --->   Operation 115 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (2.66ns)   --->   "%sbox_load_2 = load i32* %sbox_addr_2, align 4" [aes.c:207]   --->   Operation 116 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i6 %lshr_ln3 to i64" [aes.c:208]   --->   Operation 117 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208" [aes.c:208]   --->   Operation 118 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (2.66ns)   --->   "%sbox_load_3 = load i32* %sbox_addr_3, align 4" [aes.c:208]   --->   Operation 119 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227)   --->   "%xor_ln227_40 = xor i8 %trunc_ln166, 1" [aes.c:227]   --->   Operation 120 'xor' 'xor_ln227_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln227 = xor i8 %xor_ln227_40, %trunc_ln205" [aes.c:227]   --->   Operation 121 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.66ns)   --->   "%xor_ln228 = xor i8 %trunc_ln206, %tmp_2" [aes.c:228]   --->   Operation 122 'xor' 'xor_ln228' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208)   --->   "%trunc_ln227 = trunc i32 %Key_load to i2" [aes.c:227]   --->   Operation 123 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208)   --->   "%trunc_ln227_1 = trunc i32 %and_ln205 to i2" [aes.c:227]   --->   Operation 124 'trunc' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208)   --->   "%xor_ln227_41 = xor i2 %trunc_ln227, 1" [aes.c:227]   --->   Operation 125 'xor' 'xor_ln227_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i32 %and_ln206 to i2" [aes.c:228]   --->   Operation 126 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node empty_28)   --->   "%tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_2, i32 8, i32 9)" [aes.c:205]   --->   Operation 127 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_1, i32 8, i32 9)" [aes.c:205]   --->   Operation 128 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.61ns)   --->   "%xor_ln205 = xor i2 %trunc_ln228, %tmp_24" [aes.c:205]   --->   Operation 129 'xor' 'xor_ln205' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node empty_28)   --->   "%xor_ln205_1 = xor i2 %tmp_30, %tmp_29" [aes.c:205]   --->   Operation 130 'xor' 'xor_ln205_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_28 = xor i2 %xor_ln205_1, %xor_ln205" [aes.c:205]   --->   Operation 131 'xor' 'empty_28' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_1, i32 16, i32 17)" [aes.c:206]   --->   Operation 132 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_1, i32 24, i32 25)" [aes.c:207]   --->   Operation 133 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node empty_34)   --->   "%trunc_ln208_1 = trunc i32 %Key_load_2 to i2" [aes.c:208]   --->   Operation 134 'trunc' 'trunc_ln208_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln208_2 = trunc i32 %Key_load_1 to i2" [aes.c:208]   --->   Operation 135 'trunc' 'trunc_ln208_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln208 = xor i2 %xor_ln227_41, %trunc_ln227_1" [aes.c:208]   --->   Operation 136 'xor' 'xor_ln208' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node empty_34)   --->   "%xor_ln208_1 = xor i2 %trunc_ln208_2, %trunc_ln208_1" [aes.c:208]   --->   Operation 137 'xor' 'xor_ln208_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_34 = xor i2 %xor_ln208_1, %xor_ln208" [aes.c:208]   --->   Operation 138 'xor' 'empty_34' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.15>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%RoundKey_addr_2 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 2" [aes.c:166]   --->   Operation 139 'getelementptr' 'RoundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (2.66ns)   --->   "store i32 %Key_load_2, i32* %RoundKey_addr_2, align 4" [aes.c:169]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%RoundKey_addr_3 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 3" [aes.c:166]   --->   Operation 141 'getelementptr' 'RoundKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (2.66ns)   --->   "store i32 %Key_load_3, i32* %RoundKey_addr_3, align 4" [aes.c:169]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 143 [1/2] (2.66ns)   --->   "%sbox_load_2 = load i32* %sbox_addr_2, align 4" [aes.c:207]   --->   Operation 143 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_17, i3 0)" [aes.c:166]   --->   Operation 144 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_25 = or i5 %tmp_18, 7" [aes.c:166]   --->   Operation 145 'or' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.12ns)   --->   "%icmp_ln207 = icmp ugt i5 %tmp_18, %empty_25" [aes.c:207]   --->   Operation 146 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln207_10 = zext i5 %tmp_18 to i6" [aes.c:207]   --->   Operation 147 'zext' 'zext_ln207_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln207_11 = zext i5 %empty_25 to i6" [aes.c:207]   --->   Operation 148 'zext' 'zext_ln207_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%tmp_21 = call i32 @llvm.part.select.i32(i32 %sbox_load_2, i32 31, i32 0)" [aes.c:207]   --->   Operation 149 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.36ns)   --->   "%sub_ln207 = sub i6 %zext_ln207_10, %zext_ln207_11" [aes.c:207]   --->   Operation 150 'sub' 'sub_ln207' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%xor_ln207_5 = xor i6 %zext_ln207_10, 31" [aes.c:207]   --->   Operation 151 'xor' 'xor_ln207_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (1.36ns)   --->   "%sub_ln207_1 = sub i6 %zext_ln207_11, %zext_ln207_10" [aes.c:207]   --->   Operation 152 'sub' 'sub_ln207_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_2)   --->   "%select_ln207 = select i1 %icmp_ln207, i6 %sub_ln207, i6 %sub_ln207_1" [aes.c:207]   --->   Operation 153 'select' 'select_ln207' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%select_ln207_1 = select i1 %icmp_ln207, i32 %tmp_21, i32 %sbox_load_2" [aes.c:207]   --->   Operation 154 'select' 'select_ln207_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%select_ln207_2 = select i1 %icmp_ln207, i6 %xor_ln207_5, i6 %zext_ln207_10" [aes.c:207]   --->   Operation 155 'select' 'select_ln207_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_2 = sub i6 31, %select_ln207" [aes.c:207]   --->   Operation 156 'sub' 'sub_ln207_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207)   --->   "%zext_ln207_12 = zext i6 %select_ln207_2 to i32" [aes.c:207]   --->   Operation 157 'zext' 'zext_ln207_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln207)   --->   "%zext_ln207_13 = zext i6 %sub_ln207_2 to i32" [aes.c:207]   --->   Operation 158 'zext' 'zext_ln207_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207 = lshr i32 %select_ln207_1, %zext_ln207_12" [aes.c:207]   --->   Operation 159 'lshr' 'lshr_ln207' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln207)   --->   "%lshr_ln207_10 = lshr i32 -1, %zext_ln207_13" [aes.c:207]   --->   Operation 160 'lshr' 'lshr_ln207_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207 = and i32 %lshr_ln207, %lshr_ln207_10" [aes.c:207]   --->   Operation 161 'and' 'and_ln207' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i32 %and_ln207 to i8" [aes.c:207]   --->   Operation 162 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/2] (2.66ns)   --->   "%sbox_load_3 = load i32* %sbox_addr_3, align 4" [aes.c:208]   --->   Operation 163 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_22 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_26, i3 0)" [aes.c:166]   --->   Operation 164 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_27 = or i5 %tmp_22, 7" [aes.c:166]   --->   Operation 165 'or' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.12ns)   --->   "%icmp_ln208 = icmp ugt i5 %tmp_22, %empty_27" [aes.c:208]   --->   Operation 166 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln208_10 = zext i5 %tmp_22 to i6" [aes.c:208]   --->   Operation 167 'zext' 'zext_ln208_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln208_11 = zext i5 %empty_27 to i6" [aes.c:208]   --->   Operation 168 'zext' 'zext_ln208_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%tmp_23 = call i32 @llvm.part.select.i32(i32 %sbox_load_3, i32 31, i32 0)" [aes.c:208]   --->   Operation 169 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (1.36ns)   --->   "%sub_ln208 = sub i6 %zext_ln208_10, %zext_ln208_11" [aes.c:208]   --->   Operation 170 'sub' 'sub_ln208' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%xor_ln208_6 = xor i6 %zext_ln208_10, 31" [aes.c:208]   --->   Operation 171 'xor' 'xor_ln208_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (1.36ns)   --->   "%sub_ln208_1 = sub i6 %zext_ln208_11, %zext_ln208_10" [aes.c:208]   --->   Operation 172 'sub' 'sub_ln208_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_2)   --->   "%select_ln208 = select i1 %icmp_ln208, i6 %sub_ln208, i6 %sub_ln208_1" [aes.c:208]   --->   Operation 173 'select' 'select_ln208' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%select_ln208_1 = select i1 %icmp_ln208, i32 %tmp_23, i32 %sbox_load_3" [aes.c:208]   --->   Operation 174 'select' 'select_ln208_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%select_ln208_2 = select i1 %icmp_ln208, i6 %xor_ln208_6, i6 %zext_ln208_10" [aes.c:208]   --->   Operation 175 'select' 'select_ln208_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_2 = sub i6 31, %select_ln208" [aes.c:208]   --->   Operation 176 'sub' 'sub_ln208_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208)   --->   "%zext_ln208_12 = zext i6 %select_ln208_2 to i32" [aes.c:208]   --->   Operation 177 'zext' 'zext_ln208_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln208)   --->   "%zext_ln208_13 = zext i6 %sub_ln208_2 to i32" [aes.c:208]   --->   Operation 178 'zext' 'zext_ln208_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208 = lshr i32 %select_ln208_1, %zext_ln208_12" [aes.c:208]   --->   Operation 179 'lshr' 'lshr_ln208' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln208)   --->   "%lshr_ln208_10 = lshr i32 -1, %zext_ln208_13" [aes.c:208]   --->   Operation 180 'lshr' 'lshr_ln208_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208 = and i32 %lshr_ln208, %lshr_ln208_10" [aes.c:208]   --->   Operation 181 'and' 'and_ln208' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i32 %and_ln208 to i8" [aes.c:208]   --->   Operation 182 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.66ns)   --->   "%xor_ln229 = xor i8 %trunc_ln207, %tmp_4" [aes.c:229]   --->   Operation 183 'xor' 'xor_ln229' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.66ns)   --->   "%xor_ln230 = xor i8 %trunc_ln208, %tmp_6" [aes.c:230]   --->   Operation 184 'xor' 'xor_ln230' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.66ns)   --->   "%xor_ln227_1 = xor i8 %xor_ln227, %trunc_ln166_1" [aes.c:227]   --->   Operation 185 'xor' 'xor_ln227_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.66ns)   --->   "%xor_ln228_1 = xor i8 %xor_ln228, %tmp_s" [aes.c:228]   --->   Operation 186 'xor' 'xor_ln228_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.66ns)   --->   "%xor_ln227_2 = xor i8 %xor_ln227_1, %trunc_ln166_2" [aes.c:227]   --->   Operation 187 'xor' 'xor_ln227_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.66ns)   --->   "%xor_ln228_2 = xor i8 %xor_ln228_1, %tmp_7" [aes.c:228]   --->   Operation 188 'xor' 'xor_ln228_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i32 %and_ln207 to i2" [aes.c:229]   --->   Operation 189 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i32 %and_ln208 to i2" [aes.c:230]   --->   Operation 190 'trunc' 'trunc_ln230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.66ns)   --->   "%xor_ln227_3 = xor i8 %xor_ln227_2, %trunc_ln166_3" [aes.c:227]   --->   Operation 191 'xor' 'xor_ln227_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.66ns)   --->   "%xor_ln228_3 = xor i8 %xor_ln228_2, %tmp_8" [aes.c:228]   --->   Operation 192 'xor' 'xor_ln228_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln205_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_3, i32 2, i32 7)" [aes.c:205]   --->   Operation 193 'partselect' 'lshr_ln205_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i6 %lshr_ln205_1 to i64" [aes.c:205]   --->   Operation 194 'zext' 'zext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_1" [aes.c:205]   --->   Operation 195 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (2.66ns)   --->   "%sbox_load_4 = load i32* %sbox_addr_4, align 4" [aes.c:205]   --->   Operation 196 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%tmp_33 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_2, i32 16, i32 17)" [aes.c:206]   --->   Operation 197 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.61ns)   --->   "%xor_ln206 = xor i2 %trunc_ln229, %tmp_25" [aes.c:206]   --->   Operation 198 'xor' 'xor_ln206' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%xor_ln206_1 = xor i2 %tmp_34, %tmp_33" [aes.c:206]   --->   Operation 199 'xor' 'xor_ln206_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_30 = xor i2 %xor_ln206_1, %xor_ln206" [aes.c:206]   --->   Operation 200 'xor' 'empty_30' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %Key_load_2, i32 24, i32 25)" [aes.c:207]   --->   Operation 201 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.61ns)   --->   "%xor_ln207 = xor i2 %trunc_ln230, %tmp_26" [aes.c:207]   --->   Operation 202 'xor' 'xor_ln207' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%xor_ln207_1 = xor i2 %tmp_38, %tmp_37" [aes.c:207]   --->   Operation 203 'xor' 'xor_ln207_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_32 = xor i2 %xor_ln207_1, %xor_ln207" [aes.c:207]   --->   Operation 204 'xor' 'empty_32' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%lshr_ln208_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_3, i32 2, i32 7)" [aes.c:208]   --->   Operation 205 'partselect' 'lshr_ln208_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i6 %lshr_ln208_1 to i64" [aes.c:208]   --->   Operation 206 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_1" [aes.c:208]   --->   Operation 207 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [2/2] (2.66ns)   --->   "%sbox_load_7 = load i32* %sbox_addr_7, align 4" [aes.c:208]   --->   Operation 208 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 5 <SV = 4> <Delay = 8.23>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%RoundKey_addr_4 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 4" [aes.c:227]   --->   Operation 209 'getelementptr' 'RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230, i8 %xor_ln229, i8 %xor_ln228, i8 %xor_ln227)" [aes.c:230]   --->   Operation 210 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (2.66ns)   --->   "store i32 %tmp_19, i32* %RoundKey_addr_4, align 4" [aes.c:230]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%RoundKey_addr_5 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 5" [aes.c:227]   --->   Operation 212 'getelementptr' 'RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.66ns)   --->   "%xor_ln229_1 = xor i8 %xor_ln229, %tmp_1" [aes.c:229]   --->   Operation 213 'xor' 'xor_ln229_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.66ns)   --->   "%xor_ln230_1 = xor i8 %xor_ln230, %tmp_3" [aes.c:230]   --->   Operation 214 'xor' 'xor_ln230_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_1, i8 %xor_ln229_1, i8 %xor_ln228_1, i8 %xor_ln227_1)" [aes.c:230]   --->   Operation 215 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (2.66ns)   --->   "store i32 %tmp_20, i32* %RoundKey_addr_5, align 4" [aes.c:230]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 217 [1/1] (0.66ns)   --->   "%xor_ln229_2 = xor i8 %xor_ln229_1, %tmp_9" [aes.c:229]   --->   Operation 217 'xor' 'xor_ln229_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.66ns)   --->   "%xor_ln230_2 = xor i8 %xor_ln230_1, %tmp_5" [aes.c:230]   --->   Operation 218 'xor' 'xor_ln230_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.66ns)   --->   "%xor_ln229_3 = xor i8 %xor_ln229_2, %tmp_10" [aes.c:229]   --->   Operation 219 'xor' 'xor_ln229_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.66ns)   --->   "%xor_ln230_3 = xor i8 %xor_ln230_2, %tmp_11" [aes.c:230]   --->   Operation 220 'xor' 'xor_ln230_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/2] (2.66ns)   --->   "%sbox_load_4 = load i32* %sbox_addr_4, align 4" [aes.c:205]   --->   Operation 221 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 222 [1/1] (0.61ns)   --->   "%trunc_ln205_1274248 = xor i2 %empty_28, %tmp_12" [aes.c:205]   --->   Operation 222 'xor' 'trunc_ln205_1274248' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_31 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_1274248, i3 0)" [aes.c:205]   --->   Operation 223 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%empty_29 = or i5 %tmp_31, 7" [aes.c:205]   --->   Operation 224 'or' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.12ns)   --->   "%icmp_ln205_1 = icmp ugt i5 %tmp_31, %empty_29" [aes.c:205]   --->   Operation 225 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln205_14 = zext i5 %tmp_31 to i6" [aes.c:205]   --->   Operation 226 'zext' 'zext_ln205_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln205_15 = zext i5 %empty_29 to i6" [aes.c:205]   --->   Operation 227 'zext' 'zext_ln205_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%tmp_32 = call i32 @llvm.part.select.i32(i32 %sbox_load_4, i32 31, i32 0)" [aes.c:205]   --->   Operation 228 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (1.36ns)   --->   "%sub_ln205_3 = sub i6 %zext_ln205_14, %zext_ln205_15" [aes.c:205]   --->   Operation 229 'sub' 'sub_ln205_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%xor_ln205_6 = xor i6 %zext_ln205_14, 31" [aes.c:205]   --->   Operation 230 'xor' 'xor_ln205_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (1.36ns)   --->   "%sub_ln205_4 = sub i6 %zext_ln205_15, %zext_ln205_14" [aes.c:205]   --->   Operation 231 'sub' 'sub_ln205_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_5)   --->   "%select_ln205_3 = select i1 %icmp_ln205_1, i6 %sub_ln205_3, i6 %sub_ln205_4" [aes.c:205]   --->   Operation 232 'select' 'select_ln205_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%select_ln205_4 = select i1 %icmp_ln205_1, i32 %tmp_32, i32 %sbox_load_4" [aes.c:205]   --->   Operation 233 'select' 'select_ln205_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%select_ln205_5 = select i1 %icmp_ln205_1, i6 %xor_ln205_6, i6 %zext_ln205_14" [aes.c:205]   --->   Operation 234 'select' 'select_ln205_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_5 = sub i6 31, %select_ln205_3" [aes.c:205]   --->   Operation 235 'sub' 'sub_ln205_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%zext_ln205_16 = zext i6 %select_ln205_5 to i32" [aes.c:205]   --->   Operation 236 'zext' 'zext_ln205_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_1)   --->   "%zext_ln205_17 = zext i6 %sub_ln205_5 to i32" [aes.c:205]   --->   Operation 237 'zext' 'zext_ln205_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_11 = lshr i32 %select_ln205_4, %zext_ln205_16" [aes.c:205]   --->   Operation 238 'lshr' 'lshr_ln205_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_1)   --->   "%lshr_ln205_12 = lshr i32 -1, %zext_ln205_17" [aes.c:205]   --->   Operation 239 'lshr' 'lshr_ln205_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_1 = and i32 %lshr_ln205_11, %lshr_ln205_12" [aes.c:205]   --->   Operation 240 'and' 'and_ln205_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln205_1 = trunc i32 %and_ln205_1 to i8" [aes.c:205]   --->   Operation 241 'trunc' 'trunc_ln205_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%lshr_ln206_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_3, i32 2, i32 7)" [aes.c:206]   --->   Operation 242 'partselect' 'lshr_ln206_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln206_1 = zext i6 %lshr_ln206_1 to i64" [aes.c:206]   --->   Operation 243 'zext' 'zext_ln206_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_1" [aes.c:206]   --->   Operation 244 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [2/2] (2.66ns)   --->   "%sbox_load_5 = load i32* %sbox_addr_5, align 4" [aes.c:206]   --->   Operation 245 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%lshr_ln207_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_3, i32 2, i32 7)" [aes.c:207]   --->   Operation 246 'partselect' 'lshr_ln207_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln207_1 = zext i6 %lshr_ln207_1 to i64" [aes.c:207]   --->   Operation 247 'zext' 'zext_ln207_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_1" [aes.c:207]   --->   Operation 248 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [2/2] (2.66ns)   --->   "%sbox_load_6 = load i32* %sbox_addr_6, align 4" [aes.c:207]   --->   Operation 249 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 250 [1/2] (2.66ns)   --->   "%sbox_load_7 = load i32* %sbox_addr_7, align 4" [aes.c:208]   --->   Operation 250 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 251 [1/1] (0.61ns)   --->   "%trunc_ln208_1268242 = xor i2 %empty_34, %empty_26" [aes.c:208]   --->   Operation 251 'xor' 'trunc_ln208_1268242' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_41 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_1268242, i3 0)" [aes.c:208]   --->   Operation 252 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%empty_35 = or i5 %tmp_41, 7" [aes.c:208]   --->   Operation 253 'or' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (1.12ns)   --->   "%icmp_ln208_1 = icmp ugt i5 %tmp_41, %empty_35" [aes.c:208]   --->   Operation 254 'icmp' 'icmp_ln208_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln208_14 = zext i5 %tmp_41 to i6" [aes.c:208]   --->   Operation 255 'zext' 'zext_ln208_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln208_15 = zext i5 %empty_35 to i6" [aes.c:208]   --->   Operation 256 'zext' 'zext_ln208_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_11)   --->   "%tmp_42 = call i32 @llvm.part.select.i32(i32 %sbox_load_7, i32 31, i32 0)" [aes.c:208]   --->   Operation 257 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (1.36ns)   --->   "%sub_ln208_3 = sub i6 %zext_ln208_14, %zext_ln208_15" [aes.c:208]   --->   Operation 258 'sub' 'sub_ln208_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_11)   --->   "%xor_ln208_7 = xor i6 %zext_ln208_14, 31" [aes.c:208]   --->   Operation 259 'xor' 'xor_ln208_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (1.36ns)   --->   "%sub_ln208_4 = sub i6 %zext_ln208_15, %zext_ln208_14" [aes.c:208]   --->   Operation 260 'sub' 'sub_ln208_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_5)   --->   "%select_ln208_3 = select i1 %icmp_ln208_1, i6 %sub_ln208_3, i6 %sub_ln208_4" [aes.c:208]   --->   Operation 261 'select' 'select_ln208_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_11)   --->   "%select_ln208_4 = select i1 %icmp_ln208_1, i32 %tmp_42, i32 %sbox_load_7" [aes.c:208]   --->   Operation 262 'select' 'select_ln208_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_11)   --->   "%select_ln208_5 = select i1 %icmp_ln208_1, i6 %xor_ln208_7, i6 %zext_ln208_14" [aes.c:208]   --->   Operation 263 'select' 'select_ln208_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_5 = sub i6 31, %select_ln208_3" [aes.c:208]   --->   Operation 264 'sub' 'sub_ln208_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_11)   --->   "%zext_ln208_16 = zext i6 %select_ln208_5 to i32" [aes.c:208]   --->   Operation 265 'zext' 'zext_ln208_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_1)   --->   "%zext_ln208_17 = zext i6 %sub_ln208_5 to i32" [aes.c:208]   --->   Operation 266 'zext' 'zext_ln208_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_11 = lshr i32 %select_ln208_4, %zext_ln208_16" [aes.c:208]   --->   Operation 267 'lshr' 'lshr_ln208_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_1)   --->   "%lshr_ln208_12 = lshr i32 -1, %zext_ln208_17" [aes.c:208]   --->   Operation 268 'lshr' 'lshr_ln208_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_1 = and i32 %lshr_ln208_11, %lshr_ln208_12" [aes.c:208]   --->   Operation 269 'and' 'and_ln208_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln208_3 = trunc i32 %and_ln208_1 to i8" [aes.c:208]   --->   Operation 270 'trunc' 'trunc_ln208_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.66ns)   --->   "%xor_ln210 = xor i8 %trunc_ln205_1, 2" [aes.c:210]   --->   Operation 271 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.66ns)   --->   "%xor_ln227_4 = xor i8 %xor_ln210, %xor_ln227" [aes.c:227]   --->   Operation 272 'xor' 'xor_ln227_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.66ns)   --->   "%xor_ln230_4 = xor i8 %trunc_ln208_3, %xor_ln230" [aes.c:230]   --->   Operation 273 'xor' 'xor_ln230_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.66ns)   --->   "%xor_ln227_5 = xor i8 %xor_ln210, %trunc_ln166_1" [aes.c:227]   --->   Operation 274 'xor' 'xor_ln227_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.66ns)   --->   "%xor_ln230_5 = xor i8 %trunc_ln208_3, %tmp_3" [aes.c:230]   --->   Operation 275 'xor' 'xor_ln230_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln227_2 = trunc i32 %and_ln205_1 to i2" [aes.c:227]   --->   Operation 276 'trunc' 'trunc_ln227_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln207_2 = trunc i32 %and_ln208_1 to i2" [aes.c:207]   --->   Operation 277 'trunc' 'trunc_ln207_2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.57>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%RoundKey_addr_6 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 6" [aes.c:227]   --->   Operation 278 'getelementptr' 'RoundKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_2, i8 %xor_ln229_2, i8 %xor_ln228_2, i8 %xor_ln227_2)" [aes.c:230]   --->   Operation 279 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (2.66ns)   --->   "store i32 %tmp_27, i32* %RoundKey_addr_6, align 4" [aes.c:230]   --->   Operation 280 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%RoundKey_addr_7 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 7" [aes.c:227]   --->   Operation 281 'getelementptr' 'RoundKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_3, i8 %xor_ln229_3, i8 %xor_ln228_3, i8 %xor_ln227_3)" [aes.c:230]   --->   Operation 282 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (2.66ns)   --->   "store i32 %tmp_28, i32* %RoundKey_addr_7, align 4" [aes.c:230]   --->   Operation 283 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 284 [1/2] (2.66ns)   --->   "%sbox_load_5 = load i32* %sbox_addr_5, align 4" [aes.c:206]   --->   Operation 284 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 285 [1/1] (0.61ns)   --->   "%trunc_ln206_1272246 = xor i2 %empty_30, %tmp_14" [aes.c:206]   --->   Operation 285 'xor' 'trunc_ln206_1272246' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_35 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_1272246, i3 0)" [aes.c:206]   --->   Operation 286 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%empty_31 = or i5 %tmp_35, 7" [aes.c:206]   --->   Operation 287 'or' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (1.12ns)   --->   "%icmp_ln206_1 = icmp ugt i5 %tmp_35, %empty_31" [aes.c:206]   --->   Operation 288 'icmp' 'icmp_ln206_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln206_14 = zext i5 %tmp_35 to i6" [aes.c:206]   --->   Operation 289 'zext' 'zext_ln206_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln206_15 = zext i5 %empty_31 to i6" [aes.c:206]   --->   Operation 290 'zext' 'zext_ln206_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_11)   --->   "%tmp_36 = call i32 @llvm.part.select.i32(i32 %sbox_load_5, i32 31, i32 0)" [aes.c:206]   --->   Operation 291 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (1.36ns)   --->   "%sub_ln206_3 = sub i6 %zext_ln206_14, %zext_ln206_15" [aes.c:206]   --->   Operation 292 'sub' 'sub_ln206_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_11)   --->   "%xor_ln206_6 = xor i6 %zext_ln206_14, 31" [aes.c:206]   --->   Operation 293 'xor' 'xor_ln206_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (1.36ns)   --->   "%sub_ln206_4 = sub i6 %zext_ln206_15, %zext_ln206_14" [aes.c:206]   --->   Operation 294 'sub' 'sub_ln206_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_5)   --->   "%select_ln206_3 = select i1 %icmp_ln206_1, i6 %sub_ln206_3, i6 %sub_ln206_4" [aes.c:206]   --->   Operation 295 'select' 'select_ln206_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_11)   --->   "%select_ln206_4 = select i1 %icmp_ln206_1, i32 %tmp_36, i32 %sbox_load_5" [aes.c:206]   --->   Operation 296 'select' 'select_ln206_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_11)   --->   "%select_ln206_5 = select i1 %icmp_ln206_1, i6 %xor_ln206_6, i6 %zext_ln206_14" [aes.c:206]   --->   Operation 297 'select' 'select_ln206_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_5 = sub i6 31, %select_ln206_3" [aes.c:206]   --->   Operation 298 'sub' 'sub_ln206_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_11)   --->   "%zext_ln206_16 = zext i6 %select_ln206_5 to i32" [aes.c:206]   --->   Operation 299 'zext' 'zext_ln206_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_1)   --->   "%zext_ln206_17 = zext i6 %sub_ln206_5 to i32" [aes.c:206]   --->   Operation 300 'zext' 'zext_ln206_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_11 = lshr i32 %select_ln206_4, %zext_ln206_16" [aes.c:206]   --->   Operation 301 'lshr' 'lshr_ln206_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_1)   --->   "%lshr_ln206_12 = lshr i32 -1, %zext_ln206_17" [aes.c:206]   --->   Operation 302 'lshr' 'lshr_ln206_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_1 = and i32 %lshr_ln206_11, %lshr_ln206_12" [aes.c:206]   --->   Operation 303 'and' 'and_ln206_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln206_1 = trunc i32 %and_ln206_1 to i8" [aes.c:206]   --->   Operation 304 'trunc' 'trunc_ln206_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/2] (2.66ns)   --->   "%sbox_load_6 = load i32* %sbox_addr_6, align 4" [aes.c:207]   --->   Operation 305 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 306 [1/1] (0.61ns)   --->   "%trunc_ln207_1270244 = xor i2 %empty_32, %tmp_17" [aes.c:207]   --->   Operation 306 'xor' 'trunc_ln207_1270244' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_39 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_1270244, i3 0)" [aes.c:207]   --->   Operation 307 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%empty_33 = or i5 %tmp_39, 7" [aes.c:207]   --->   Operation 308 'or' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (1.12ns)   --->   "%icmp_ln207_1 = icmp ugt i5 %tmp_39, %empty_33" [aes.c:207]   --->   Operation 309 'icmp' 'icmp_ln207_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln207_14 = zext i5 %tmp_39 to i6" [aes.c:207]   --->   Operation 310 'zext' 'zext_ln207_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln207_15 = zext i5 %empty_33 to i6" [aes.c:207]   --->   Operation 311 'zext' 'zext_ln207_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_11)   --->   "%tmp_40 = call i32 @llvm.part.select.i32(i32 %sbox_load_6, i32 31, i32 0)" [aes.c:207]   --->   Operation 312 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (1.36ns)   --->   "%sub_ln207_3 = sub i6 %zext_ln207_14, %zext_ln207_15" [aes.c:207]   --->   Operation 313 'sub' 'sub_ln207_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_11)   --->   "%xor_ln207_6 = xor i6 %zext_ln207_14, 31" [aes.c:207]   --->   Operation 314 'xor' 'xor_ln207_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (1.36ns)   --->   "%sub_ln207_4 = sub i6 %zext_ln207_15, %zext_ln207_14" [aes.c:207]   --->   Operation 315 'sub' 'sub_ln207_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_5)   --->   "%select_ln207_3 = select i1 %icmp_ln207_1, i6 %sub_ln207_3, i6 %sub_ln207_4" [aes.c:207]   --->   Operation 316 'select' 'select_ln207_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_11)   --->   "%select_ln207_4 = select i1 %icmp_ln207_1, i32 %tmp_40, i32 %sbox_load_6" [aes.c:207]   --->   Operation 317 'select' 'select_ln207_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_11)   --->   "%select_ln207_5 = select i1 %icmp_ln207_1, i6 %xor_ln207_6, i6 %zext_ln207_14" [aes.c:207]   --->   Operation 318 'select' 'select_ln207_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 319 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_5 = sub i6 31, %select_ln207_3" [aes.c:207]   --->   Operation 319 'sub' 'sub_ln207_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_11)   --->   "%zext_ln207_16 = zext i6 %select_ln207_5 to i32" [aes.c:207]   --->   Operation 320 'zext' 'zext_ln207_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_1)   --->   "%zext_ln207_17 = zext i6 %sub_ln207_5 to i32" [aes.c:207]   --->   Operation 321 'zext' 'zext_ln207_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_11 = lshr i32 %select_ln207_4, %zext_ln207_16" [aes.c:207]   --->   Operation 322 'lshr' 'lshr_ln207_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_1)   --->   "%lshr_ln207_12 = lshr i32 -1, %zext_ln207_17" [aes.c:207]   --->   Operation 323 'lshr' 'lshr_ln207_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_1 = and i32 %lshr_ln207_11, %lshr_ln207_12" [aes.c:207]   --->   Operation 324 'and' 'and_ln207_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = trunc i32 %and_ln207_1 to i8" [aes.c:207]   --->   Operation 325 'trunc' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.66ns)   --->   "%xor_ln228_4 = xor i8 %trunc_ln206_1, %xor_ln228" [aes.c:228]   --->   Operation 326 'xor' 'xor_ln228_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (0.66ns)   --->   "%xor_ln229_4 = xor i8 %trunc_ln207_1, %xor_ln229" [aes.c:229]   --->   Operation 327 'xor' 'xor_ln229_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.66ns)   --->   "%xor_ln228_5 = xor i8 %trunc_ln206_1, %tmp_s" [aes.c:228]   --->   Operation 328 'xor' 'xor_ln228_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [1/1] (0.66ns)   --->   "%xor_ln229_5 = xor i8 %trunc_ln207_1, %tmp_1" [aes.c:229]   --->   Operation 329 'xor' 'xor_ln229_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.66ns)   --->   "%xor_ln227_7 = xor i8 %xor_ln227_5, %trunc_ln166_3" [aes.c:227]   --->   Operation 330 'xor' 'xor_ln227_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.66ns)   --->   "%xor_ln230_7 = xor i8 %xor_ln230_5, %tmp_11" [aes.c:230]   --->   Operation 331 'xor' 'xor_ln230_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln205_2 = trunc i32 %and_ln206_1 to i2" [aes.c:205]   --->   Operation 332 'trunc' 'trunc_ln205_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln206_2 = trunc i32 %and_ln207_1 to i2" [aes.c:206]   --->   Operation 333 'trunc' 'trunc_ln206_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%lshr_ln207_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_7, i32 2, i32 7)" [aes.c:207]   --->   Operation 334 'partselect' 'lshr_ln207_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln207_2 = zext i6 %lshr_ln207_2 to i64" [aes.c:207]   --->   Operation 335 'zext' 'zext_ln207_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_2" [aes.c:207]   --->   Operation 336 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [2/2] (2.66ns)   --->   "%sbox_load_10 = load i32* %sbox_addr_10, align 4" [aes.c:207]   --->   Operation 337 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%lshr_ln208_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_7, i32 2, i32 7)" [aes.c:208]   --->   Operation 338 'partselect' 'lshr_ln208_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i6 %lshr_ln208_2 to i64" [aes.c:208]   --->   Operation 339 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_2" [aes.c:208]   --->   Operation 340 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [2/2] (2.66ns)   --->   "%sbox_load_11 = load i32* %sbox_addr_11, align 4" [aes.c:208]   --->   Operation 341 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%RoundKey_addr_8 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 8" [aes.c:227]   --->   Operation 342 'getelementptr' 'RoundKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_4, i8 %xor_ln229_4, i8 %xor_ln228_4, i8 %xor_ln227_4)" [aes.c:230]   --->   Operation 343 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (2.66ns)   --->   "store i32 %tmp_43, i32* %RoundKey_addr_8, align 4" [aes.c:230]   --->   Operation 344 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%RoundKey_addr_9 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 9" [aes.c:227]   --->   Operation 345 'getelementptr' 'RoundKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_5, i8 %xor_ln229_5, i8 %xor_ln228_5, i8 %xor_ln227_5)" [aes.c:230]   --->   Operation 346 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (2.66ns)   --->   "store i32 %tmp_44, i32* %RoundKey_addr_9, align 4" [aes.c:230]   --->   Operation 347 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 348 [1/1] (0.66ns)   --->   "%xor_ln228_7 = xor i8 %xor_ln228_5, %tmp_8" [aes.c:228]   --->   Operation 348 'xor' 'xor_ln228_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/1] (0.66ns)   --->   "%xor_ln229_7 = xor i8 %xor_ln229_5, %tmp_10" [aes.c:229]   --->   Operation 349 'xor' 'xor_ln229_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%lshr_ln205_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_7, i32 2, i32 7)" [aes.c:205]   --->   Operation 350 'partselect' 'lshr_ln205_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln205_2 = zext i6 %lshr_ln205_2 to i64" [aes.c:205]   --->   Operation 351 'zext' 'zext_ln205_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_2" [aes.c:205]   --->   Operation 352 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 353 [2/2] (2.66ns)   --->   "%sbox_load_8 = load i32* %sbox_addr_8, align 4" [aes.c:205]   --->   Operation 353 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%lshr_ln206_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_7, i32 2, i32 7)" [aes.c:206]   --->   Operation 354 'partselect' 'lshr_ln206_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln206_2 = zext i6 %lshr_ln206_2 to i64" [aes.c:206]   --->   Operation 355 'zext' 'zext_ln206_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_2" [aes.c:206]   --->   Operation 356 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 357 [2/2] (2.66ns)   --->   "%sbox_load_9 = load i32* %sbox_addr_9, align 4" [aes.c:206]   --->   Operation 357 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 358 [1/1] (0.61ns)   --->   "%empty_38 = xor i2 %trunc_ln206_2, %tmp_34" [aes.c:206]   --->   Operation 358 'xor' 'empty_38' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/2] (2.66ns)   --->   "%sbox_load_10 = load i32* %sbox_addr_10, align 4" [aes.c:207]   --->   Operation 359 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 360 [1/1] (0.61ns)   --->   "%empty_40 = xor i2 %trunc_ln207_2, %tmp_38" [aes.c:207]   --->   Operation 360 'xor' 'empty_40' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.61ns)   --->   "%trunc_ln207_2294262 = xor i2 %empty_40, %tmp_17" [aes.c:207]   --->   Operation 361 'xor' 'trunc_ln207_2294262' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_2294262, i3 0)" [aes.c:207]   --->   Operation 362 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%empty_41 = or i5 %tmp_55, 7" [aes.c:207]   --->   Operation 363 'or' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (1.12ns)   --->   "%icmp_ln207_2 = icmp ugt i5 %tmp_55, %empty_41" [aes.c:207]   --->   Operation 364 'icmp' 'icmp_ln207_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln207_18 = zext i5 %tmp_55 to i6" [aes.c:207]   --->   Operation 365 'zext' 'zext_ln207_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln207_19 = zext i5 %empty_41 to i6" [aes.c:207]   --->   Operation 366 'zext' 'zext_ln207_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_13)   --->   "%tmp_56 = call i32 @llvm.part.select.i32(i32 %sbox_load_10, i32 31, i32 0)" [aes.c:207]   --->   Operation 367 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (1.36ns)   --->   "%sub_ln207_6 = sub i6 %zext_ln207_18, %zext_ln207_19" [aes.c:207]   --->   Operation 368 'sub' 'sub_ln207_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_13)   --->   "%xor_ln207_7 = xor i6 %zext_ln207_18, 31" [aes.c:207]   --->   Operation 369 'xor' 'xor_ln207_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (1.36ns)   --->   "%sub_ln207_7 = sub i6 %zext_ln207_19, %zext_ln207_18" [aes.c:207]   --->   Operation 370 'sub' 'sub_ln207_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_8)   --->   "%select_ln207_6 = select i1 %icmp_ln207_2, i6 %sub_ln207_6, i6 %sub_ln207_7" [aes.c:207]   --->   Operation 371 'select' 'select_ln207_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_13)   --->   "%select_ln207_7 = select i1 %icmp_ln207_2, i32 %tmp_56, i32 %sbox_load_10" [aes.c:207]   --->   Operation 372 'select' 'select_ln207_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_13)   --->   "%select_ln207_8 = select i1 %icmp_ln207_2, i6 %xor_ln207_7, i6 %zext_ln207_18" [aes.c:207]   --->   Operation 373 'select' 'select_ln207_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 374 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_8 = sub i6 31, %select_ln207_6" [aes.c:207]   --->   Operation 374 'sub' 'sub_ln207_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_13)   --->   "%zext_ln207_20 = zext i6 %select_ln207_8 to i32" [aes.c:207]   --->   Operation 375 'zext' 'zext_ln207_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_2)   --->   "%zext_ln207_21 = zext i6 %sub_ln207_8 to i32" [aes.c:207]   --->   Operation 376 'zext' 'zext_ln207_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_13 = lshr i32 %select_ln207_7, %zext_ln207_20" [aes.c:207]   --->   Operation 377 'lshr' 'lshr_ln207_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_2)   --->   "%lshr_ln207_14 = lshr i32 -1, %zext_ln207_21" [aes.c:207]   --->   Operation 378 'lshr' 'lshr_ln207_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_2 = and i32 %lshr_ln207_13, %lshr_ln207_14" [aes.c:207]   --->   Operation 379 'and' 'and_ln207_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln207_3 = trunc i32 %and_ln207_2 to i8" [aes.c:207]   --->   Operation 380 'trunc' 'trunc_ln207_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.61ns)   --->   "%xor_ln208_2 = xor i2 %trunc_ln227_2, -2" [aes.c:208]   --->   Operation 381 'xor' 'xor_ln208_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/2] (2.66ns)   --->   "%sbox_load_11 = load i32* %sbox_addr_11, align 4" [aes.c:208]   --->   Operation 382 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 383 [1/1] (0.61ns)   --->   "%empty_42 = xor i2 %xor_ln208_2, %trunc_ln208_2" [aes.c:208]   --->   Operation 383 'xor' 'empty_42' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.61ns)   --->   "%trunc_ln208_2292260 = xor i2 %empty_42, %empty_26" [aes.c:208]   --->   Operation 384 'xor' 'trunc_ln208_2292260' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_2292260, i3 0)" [aes.c:208]   --->   Operation 385 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%empty_43 = or i5 %tmp_57, 7" [aes.c:208]   --->   Operation 386 'or' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (1.12ns)   --->   "%icmp_ln208_2 = icmp ugt i5 %tmp_57, %empty_43" [aes.c:208]   --->   Operation 387 'icmp' 'icmp_ln208_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln208_18 = zext i5 %tmp_57 to i6" [aes.c:208]   --->   Operation 388 'zext' 'zext_ln208_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln208_19 = zext i5 %empty_43 to i6" [aes.c:208]   --->   Operation 389 'zext' 'zext_ln208_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_13)   --->   "%tmp_58 = call i32 @llvm.part.select.i32(i32 %sbox_load_11, i32 31, i32 0)" [aes.c:208]   --->   Operation 390 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (1.36ns)   --->   "%sub_ln208_6 = sub i6 %zext_ln208_18, %zext_ln208_19" [aes.c:208]   --->   Operation 391 'sub' 'sub_ln208_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_13)   --->   "%xor_ln208_8 = xor i6 %zext_ln208_18, 31" [aes.c:208]   --->   Operation 392 'xor' 'xor_ln208_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (1.36ns)   --->   "%sub_ln208_7 = sub i6 %zext_ln208_19, %zext_ln208_18" [aes.c:208]   --->   Operation 393 'sub' 'sub_ln208_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_8)   --->   "%select_ln208_6 = select i1 %icmp_ln208_2, i6 %sub_ln208_6, i6 %sub_ln208_7" [aes.c:208]   --->   Operation 394 'select' 'select_ln208_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_13)   --->   "%select_ln208_7 = select i1 %icmp_ln208_2, i32 %tmp_58, i32 %sbox_load_11" [aes.c:208]   --->   Operation 395 'select' 'select_ln208_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_13)   --->   "%select_ln208_8 = select i1 %icmp_ln208_2, i6 %xor_ln208_8, i6 %zext_ln208_18" [aes.c:208]   --->   Operation 396 'select' 'select_ln208_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_8 = sub i6 31, %select_ln208_6" [aes.c:208]   --->   Operation 397 'sub' 'sub_ln208_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_13)   --->   "%zext_ln208_20 = zext i6 %select_ln208_8 to i32" [aes.c:208]   --->   Operation 398 'zext' 'zext_ln208_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_2)   --->   "%zext_ln208_21 = zext i6 %sub_ln208_8 to i32" [aes.c:208]   --->   Operation 399 'zext' 'zext_ln208_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_13 = lshr i32 %select_ln208_7, %zext_ln208_20" [aes.c:208]   --->   Operation 400 'lshr' 'lshr_ln208_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_2)   --->   "%lshr_ln208_14 = lshr i32 -1, %zext_ln208_21" [aes.c:208]   --->   Operation 401 'lshr' 'lshr_ln208_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_2 = and i32 %lshr_ln208_13, %lshr_ln208_14" [aes.c:208]   --->   Operation 402 'and' 'and_ln208_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln208_4 = trunc i32 %and_ln208_2 to i8" [aes.c:208]   --->   Operation 403 'trunc' 'trunc_ln208_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.66ns)   --->   "%xor_ln229_8 = xor i8 %trunc_ln207_3, %xor_ln229_4" [aes.c:229]   --->   Operation 404 'xor' 'xor_ln229_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 405 [1/1] (0.66ns)   --->   "%xor_ln230_8 = xor i8 %trunc_ln208_4, %xor_ln230_4" [aes.c:230]   --->   Operation 405 'xor' 'xor_ln230_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln206_2)   --->   "%trunc_ln229_1 = trunc i32 %and_ln207_2 to i2" [aes.c:229]   --->   Operation 406 'trunc' 'trunc_ln229_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln206_2)   --->   "%xor_ln229_40 = xor i2 %xor_ln206, %trunc_ln229_1" [aes.c:229]   --->   Operation 407 'xor' 'xor_ln229_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_2)   --->   "%trunc_ln230_1 = trunc i32 %and_ln208_2 to i2" [aes.c:230]   --->   Operation 408 'trunc' 'trunc_ln230_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_2)   --->   "%xor_ln230_40 = xor i2 %xor_ln207, %trunc_ln230_1" [aes.c:230]   --->   Operation 409 'xor' 'xor_ln230_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 410 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln206_2 = xor i2 %xor_ln229_40, %trunc_ln206_2" [aes.c:206]   --->   Operation 410 'xor' 'xor_ln206_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln207_2 = xor i2 %xor_ln230_40, %trunc_ln207_2" [aes.c:207]   --->   Operation 411 'xor' 'xor_ln207_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.57>
ST_8 : Operation 412 [1/1] (0.66ns)   --->   "%xor_ln227_6 = xor i8 %xor_ln227_5, %xor_ln227_2" [aes.c:227]   --->   Operation 412 'xor' 'xor_ln227_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%RoundKey_addr_10 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 10" [aes.c:227]   --->   Operation 413 'getelementptr' 'RoundKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.66ns)   --->   "%xor_ln228_6 = xor i8 %xor_ln228_5, %xor_ln228_2" [aes.c:228]   --->   Operation 414 'xor' 'xor_ln228_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (0.66ns)   --->   "%xor_ln229_6 = xor i8 %xor_ln229_5, %xor_ln229_2" [aes.c:229]   --->   Operation 415 'xor' 'xor_ln229_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.66ns)   --->   "%xor_ln230_6 = xor i8 %xor_ln230_5, %xor_ln230_2" [aes.c:230]   --->   Operation 416 'xor' 'xor_ln230_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_6, i8 %xor_ln229_6, i8 %xor_ln228_6, i8 %xor_ln227_6)" [aes.c:230]   --->   Operation 417 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (2.66ns)   --->   "store i32 %tmp_45, i32* %RoundKey_addr_10, align 4" [aes.c:230]   --->   Operation 418 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%RoundKey_addr_11 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 11" [aes.c:227]   --->   Operation 419 'getelementptr' 'RoundKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_7, i8 %xor_ln229_7, i8 %xor_ln228_7, i8 %xor_ln227_7)" [aes.c:230]   --->   Operation 420 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (2.66ns)   --->   "store i32 %tmp_46, i32* %RoundKey_addr_11, align 4" [aes.c:230]   --->   Operation 421 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 422 [1/2] (2.66ns)   --->   "%sbox_load_8 = load i32* %sbox_addr_8, align 4" [aes.c:205]   --->   Operation 422 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 423 [1/1] (0.61ns)   --->   "%empty_36 = xor i2 %trunc_ln205_2, %tmp_30" [aes.c:205]   --->   Operation 423 'xor' 'empty_36' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 424 [1/1] (0.61ns)   --->   "%trunc_ln205_2298266 = xor i2 %empty_36, %tmp_12" [aes.c:205]   --->   Operation 424 'xor' 'trunc_ln205_2298266' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_47 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_2298266, i3 0)" [aes.c:205]   --->   Operation 425 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%empty_37 = or i5 %tmp_47, 7" [aes.c:205]   --->   Operation 426 'or' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (1.12ns)   --->   "%icmp_ln205_2 = icmp ugt i5 %tmp_47, %empty_37" [aes.c:205]   --->   Operation 427 'icmp' 'icmp_ln205_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln205_18 = zext i5 %tmp_47 to i6" [aes.c:205]   --->   Operation 428 'zext' 'zext_ln205_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln205_19 = zext i5 %empty_37 to i6" [aes.c:205]   --->   Operation 429 'zext' 'zext_ln205_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%tmp_48 = call i32 @llvm.part.select.i32(i32 %sbox_load_8, i32 31, i32 0)" [aes.c:205]   --->   Operation 430 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (1.36ns)   --->   "%sub_ln205_6 = sub i6 %zext_ln205_18, %zext_ln205_19" [aes.c:205]   --->   Operation 431 'sub' 'sub_ln205_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%xor_ln205_7 = xor i6 %zext_ln205_18, 31" [aes.c:205]   --->   Operation 432 'xor' 'xor_ln205_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [1/1] (1.36ns)   --->   "%sub_ln205_7 = sub i6 %zext_ln205_19, %zext_ln205_18" [aes.c:205]   --->   Operation 433 'sub' 'sub_ln205_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_8)   --->   "%select_ln205_6 = select i1 %icmp_ln205_2, i6 %sub_ln205_6, i6 %sub_ln205_7" [aes.c:205]   --->   Operation 434 'select' 'select_ln205_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%select_ln205_7 = select i1 %icmp_ln205_2, i32 %tmp_48, i32 %sbox_load_8" [aes.c:205]   --->   Operation 435 'select' 'select_ln205_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%select_ln205_8 = select i1 %icmp_ln205_2, i6 %xor_ln205_7, i6 %zext_ln205_18" [aes.c:205]   --->   Operation 436 'select' 'select_ln205_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 437 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_8 = sub i6 31, %select_ln205_6" [aes.c:205]   --->   Operation 437 'sub' 'sub_ln205_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%zext_ln205_20 = zext i6 %select_ln205_8 to i32" [aes.c:205]   --->   Operation 438 'zext' 'zext_ln205_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_2)   --->   "%zext_ln205_21 = zext i6 %sub_ln205_8 to i32" [aes.c:205]   --->   Operation 439 'zext' 'zext_ln205_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 440 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_13 = lshr i32 %select_ln205_7, %zext_ln205_20" [aes.c:205]   --->   Operation 440 'lshr' 'lshr_ln205_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_2)   --->   "%lshr_ln205_14 = lshr i32 -1, %zext_ln205_21" [aes.c:205]   --->   Operation 441 'lshr' 'lshr_ln205_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_2 = and i32 %lshr_ln205_13, %lshr_ln205_14" [aes.c:205]   --->   Operation 442 'and' 'and_ln205_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_8)   --->   "%trunc_ln205_3 = trunc i32 %and_ln205_2 to i8" [aes.c:205]   --->   Operation 443 'trunc' 'trunc_ln205_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 444 [1/2] (2.66ns)   --->   "%sbox_load_9 = load i32* %sbox_addr_9, align 4" [aes.c:206]   --->   Operation 444 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 445 [1/1] (0.61ns)   --->   "%trunc_ln206_2296264 = xor i2 %empty_38, %tmp_14" [aes.c:206]   --->   Operation 445 'xor' 'trunc_ln206_2296264' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_49 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_2296264, i3 0)" [aes.c:206]   --->   Operation 446 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (0.00ns)   --->   "%empty_39 = or i5 %tmp_49, 7" [aes.c:206]   --->   Operation 447 'or' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 448 [1/1] (1.12ns)   --->   "%icmp_ln206_2 = icmp ugt i5 %tmp_49, %empty_39" [aes.c:206]   --->   Operation 448 'icmp' 'icmp_ln206_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln206_18 = zext i5 %tmp_49 to i6" [aes.c:206]   --->   Operation 449 'zext' 'zext_ln206_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln206_19 = zext i5 %empty_39 to i6" [aes.c:206]   --->   Operation 450 'zext' 'zext_ln206_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_13)   --->   "%tmp_50 = call i32 @llvm.part.select.i32(i32 %sbox_load_9, i32 31, i32 0)" [aes.c:206]   --->   Operation 451 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (1.36ns)   --->   "%sub_ln206_6 = sub i6 %zext_ln206_18, %zext_ln206_19" [aes.c:206]   --->   Operation 452 'sub' 'sub_ln206_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_13)   --->   "%xor_ln206_7 = xor i6 %zext_ln206_18, 31" [aes.c:206]   --->   Operation 453 'xor' 'xor_ln206_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 454 [1/1] (1.36ns)   --->   "%sub_ln206_7 = sub i6 %zext_ln206_19, %zext_ln206_18" [aes.c:206]   --->   Operation 454 'sub' 'sub_ln206_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_8)   --->   "%select_ln206_6 = select i1 %icmp_ln206_2, i6 %sub_ln206_6, i6 %sub_ln206_7" [aes.c:206]   --->   Operation 455 'select' 'select_ln206_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_13)   --->   "%select_ln206_7 = select i1 %icmp_ln206_2, i32 %tmp_50, i32 %sbox_load_9" [aes.c:206]   --->   Operation 456 'select' 'select_ln206_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_13)   --->   "%select_ln206_8 = select i1 %icmp_ln206_2, i6 %xor_ln206_7, i6 %zext_ln206_18" [aes.c:206]   --->   Operation 457 'select' 'select_ln206_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 458 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_8 = sub i6 31, %select_ln206_6" [aes.c:206]   --->   Operation 458 'sub' 'sub_ln206_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_13)   --->   "%zext_ln206_20 = zext i6 %select_ln206_8 to i32" [aes.c:206]   --->   Operation 459 'zext' 'zext_ln206_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_2)   --->   "%zext_ln206_21 = zext i6 %sub_ln206_8 to i32" [aes.c:206]   --->   Operation 460 'zext' 'zext_ln206_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_13 = lshr i32 %select_ln206_7, %zext_ln206_20" [aes.c:206]   --->   Operation 461 'lshr' 'lshr_ln206_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_2)   --->   "%lshr_ln206_14 = lshr i32 -1, %zext_ln206_21" [aes.c:206]   --->   Operation 462 'lshr' 'lshr_ln206_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_2 = and i32 %lshr_ln206_13, %lshr_ln206_14" [aes.c:206]   --->   Operation 463 'and' 'and_ln206_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln206_3 = trunc i32 %and_ln206_2 to i8" [aes.c:206]   --->   Operation 464 'trunc' 'trunc_ln206_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_8)   --->   "%xor_ln227_42 = xor i8 %xor_ln227_4, 4" [aes.c:227]   --->   Operation 465 'xor' 'xor_ln227_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 466 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln227_8 = xor i8 %xor_ln227_42, %trunc_ln205_3" [aes.c:227]   --->   Operation 466 'xor' 'xor_ln227_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 467 [1/1] (0.66ns)   --->   "%xor_ln228_8 = xor i8 %trunc_ln206_3, %xor_ln228_4" [aes.c:228]   --->   Operation 467 'xor' 'xor_ln228_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.66ns)   --->   "%xor_ln229_10 = xor i8 %xor_ln229_8, %xor_ln229_2" [aes.c:229]   --->   Operation 468 'xor' 'xor_ln229_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 469 [1/1] (0.66ns)   --->   "%xor_ln230_10 = xor i8 %xor_ln230_8, %xor_ln230_2" [aes.c:230]   --->   Operation 469 'xor' 'xor_ln230_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208_3)   --->   "%trunc_ln227_3 = trunc i32 %and_ln205_2 to i2" [aes.c:227]   --->   Operation 470 'trunc' 'trunc_ln227_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208_3)   --->   "%xor_ln227_43 = xor i2 %trunc_ln227_3, %xor_ln208" [aes.c:227]   --->   Operation 471 'xor' 'xor_ln227_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_2)   --->   "%trunc_ln228_1 = trunc i32 %and_ln206_2 to i2" [aes.c:228]   --->   Operation 472 'trunc' 'trunc_ln228_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_2)   --->   "%xor_ln228_40 = xor i2 %xor_ln205, %trunc_ln228_1" [aes.c:228]   --->   Operation 473 'xor' 'xor_ln228_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 474 [1/1] (0.66ns)   --->   "%xor_ln229_11 = xor i8 %xor_ln229_10, %xor_ln229_7" [aes.c:229]   --->   Operation 474 'xor' 'xor_ln229_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 475 [1/1] (0.66ns)   --->   "%xor_ln230_11 = xor i8 %xor_ln230_10, %xor_ln230_7" [aes.c:230]   --->   Operation 475 'xor' 'xor_ln230_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 476 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln205_2 = xor i2 %xor_ln228_40, %trunc_ln205_2" [aes.c:205]   --->   Operation 476 'xor' 'xor_ln205_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%lshr_ln206_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_11, i32 2, i32 7)" [aes.c:206]   --->   Operation 477 'partselect' 'lshr_ln206_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln206_3 = zext i6 %lshr_ln206_3 to i64" [aes.c:206]   --->   Operation 478 'zext' 'zext_ln206_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_3" [aes.c:206]   --->   Operation 479 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 480 [2/2] (2.66ns)   --->   "%sbox_load_13 = load i32* %sbox_addr_13, align 4" [aes.c:206]   --->   Operation 480 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%lshr_ln207_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_11, i32 2, i32 7)" [aes.c:207]   --->   Operation 481 'partselect' 'lshr_ln207_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln207_3 = zext i6 %lshr_ln207_3 to i64" [aes.c:207]   --->   Operation 482 'zext' 'zext_ln207_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_3" [aes.c:207]   --->   Operation 483 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 484 [2/2] (2.66ns)   --->   "%sbox_load_14 = load i32* %sbox_addr_14, align 4" [aes.c:207]   --->   Operation 484 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 485 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln208_3 = xor i2 %xor_ln208_2, %xor_ln227_43" [aes.c:208]   --->   Operation 485 'xor' 'xor_ln208_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.57>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%RoundKey_addr_12 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 12" [aes.c:227]   --->   Operation 486 'getelementptr' 'RoundKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_8, i8 %xor_ln229_8, i8 %xor_ln228_8, i8 %xor_ln227_8)" [aes.c:230]   --->   Operation 487 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (2.66ns)   --->   "store i32 %tmp_51, i32* %RoundKey_addr_12, align 4" [aes.c:230]   --->   Operation 488 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 489 [1/1] (0.66ns)   --->   "%xor_ln227_9 = xor i8 %xor_ln227_8, %xor_ln227_5" [aes.c:227]   --->   Operation 489 'xor' 'xor_ln227_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%RoundKey_addr_13 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 13" [aes.c:227]   --->   Operation 490 'getelementptr' 'RoundKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 491 [1/1] (0.66ns)   --->   "%xor_ln228_9 = xor i8 %xor_ln228_8, %xor_ln228_5" [aes.c:228]   --->   Operation 491 'xor' 'xor_ln228_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [1/1] (0.66ns)   --->   "%xor_ln229_9 = xor i8 %xor_ln229_8, %xor_ln229_5" [aes.c:229]   --->   Operation 492 'xor' 'xor_ln229_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 493 [1/1] (0.66ns)   --->   "%xor_ln230_9 = xor i8 %xor_ln230_8, %xor_ln230_5" [aes.c:230]   --->   Operation 493 'xor' 'xor_ln230_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_9, i8 %xor_ln229_9, i8 %xor_ln228_9, i8 %xor_ln227_9)" [aes.c:230]   --->   Operation 494 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 495 [1/1] (2.66ns)   --->   "store i32 %tmp_52, i32* %RoundKey_addr_13, align 4" [aes.c:230]   --->   Operation 495 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 496 [1/1] (0.66ns)   --->   "%xor_ln227_10 = xor i8 %xor_ln227_8, %xor_ln227_2" [aes.c:227]   --->   Operation 496 'xor' 'xor_ln227_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (0.66ns)   --->   "%xor_ln228_10 = xor i8 %xor_ln228_8, %xor_ln228_2" [aes.c:228]   --->   Operation 497 'xor' 'xor_ln228_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 498 [1/1] (0.66ns)   --->   "%xor_ln227_11 = xor i8 %xor_ln227_10, %xor_ln227_7" [aes.c:227]   --->   Operation 498 'xor' 'xor_ln227_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 499 [1/1] (0.66ns)   --->   "%xor_ln228_11 = xor i8 %xor_ln228_10, %xor_ln228_7" [aes.c:228]   --->   Operation 499 'xor' 'xor_ln228_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/1] (0.00ns)   --->   "%lshr_ln205_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_11, i32 2, i32 7)" [aes.c:205]   --->   Operation 500 'partselect' 'lshr_ln205_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln205_3 = zext i6 %lshr_ln205_3 to i64" [aes.c:205]   --->   Operation 501 'zext' 'zext_ln205_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_3" [aes.c:205]   --->   Operation 502 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 503 [2/2] (2.66ns)   --->   "%sbox_load_12 = load i32* %sbox_addr_12, align 4" [aes.c:205]   --->   Operation 503 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 504 [1/2] (2.66ns)   --->   "%sbox_load_13 = load i32* %sbox_addr_13, align 4" [aes.c:206]   --->   Operation 504 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 505 [1/1] (0.61ns)   --->   "%empty_46 = xor i2 %xor_ln206_2, %empty_30" [aes.c:206]   --->   Operation 505 'xor' 'empty_46' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 506 [1/1] (0.61ns)   --->   "%trunc_ln206_3264238 = xor i2 %empty_46, %trunc_ln206_2296264" [aes.c:206]   --->   Operation 506 'xor' 'trunc_ln206_3264238' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_3264238, i3 0)" [aes.c:206]   --->   Operation 507 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%empty_47 = or i5 %tmp_65, 7" [aes.c:206]   --->   Operation 508 'or' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (1.12ns)   --->   "%icmp_ln206_3 = icmp ugt i5 %tmp_65, %empty_47" [aes.c:206]   --->   Operation 509 'icmp' 'icmp_ln206_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln206_22 = zext i5 %tmp_65 to i6" [aes.c:206]   --->   Operation 510 'zext' 'zext_ln206_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln206_23 = zext i5 %empty_47 to i6" [aes.c:206]   --->   Operation 511 'zext' 'zext_ln206_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_15)   --->   "%tmp_66 = call i32 @llvm.part.select.i32(i32 %sbox_load_13, i32 31, i32 0)" [aes.c:206]   --->   Operation 512 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 513 [1/1] (1.36ns)   --->   "%sub_ln206_9 = sub i6 %zext_ln206_22, %zext_ln206_23" [aes.c:206]   --->   Operation 513 'sub' 'sub_ln206_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_15)   --->   "%xor_ln206_8 = xor i6 %zext_ln206_22, 31" [aes.c:206]   --->   Operation 514 'xor' 'xor_ln206_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 515 [1/1] (1.36ns)   --->   "%sub_ln206_10 = sub i6 %zext_ln206_23, %zext_ln206_22" [aes.c:206]   --->   Operation 515 'sub' 'sub_ln206_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_11)   --->   "%select_ln206_9 = select i1 %icmp_ln206_3, i6 %sub_ln206_9, i6 %sub_ln206_10" [aes.c:206]   --->   Operation 516 'select' 'select_ln206_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_15)   --->   "%select_ln206_10 = select i1 %icmp_ln206_3, i32 %tmp_66, i32 %sbox_load_13" [aes.c:206]   --->   Operation 517 'select' 'select_ln206_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_15)   --->   "%select_ln206_11 = select i1 %icmp_ln206_3, i6 %xor_ln206_8, i6 %zext_ln206_22" [aes.c:206]   --->   Operation 518 'select' 'select_ln206_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 519 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_11 = sub i6 31, %select_ln206_9" [aes.c:206]   --->   Operation 519 'sub' 'sub_ln206_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_15)   --->   "%zext_ln206_24 = zext i6 %select_ln206_11 to i32" [aes.c:206]   --->   Operation 520 'zext' 'zext_ln206_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_3)   --->   "%zext_ln206_25 = zext i6 %sub_ln206_11 to i32" [aes.c:206]   --->   Operation 521 'zext' 'zext_ln206_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 522 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_15 = lshr i32 %select_ln206_10, %zext_ln206_24" [aes.c:206]   --->   Operation 522 'lshr' 'lshr_ln206_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_3)   --->   "%lshr_ln206_16 = lshr i32 -1, %zext_ln206_25" [aes.c:206]   --->   Operation 523 'lshr' 'lshr_ln206_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 524 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_3 = and i32 %lshr_ln206_15, %lshr_ln206_16" [aes.c:206]   --->   Operation 524 'and' 'and_ln206_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln206_4 = trunc i32 %and_ln206_3 to i8" [aes.c:206]   --->   Operation 525 'trunc' 'trunc_ln206_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 526 [1/2] (2.66ns)   --->   "%sbox_load_14 = load i32* %sbox_addr_14, align 4" [aes.c:207]   --->   Operation 526 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 527 [1/1] (0.61ns)   --->   "%empty_48 = xor i2 %xor_ln207_2, %empty_32" [aes.c:207]   --->   Operation 527 'xor' 'empty_48' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 528 [1/1] (0.61ns)   --->   "%trunc_ln207_3262236 = xor i2 %empty_48, %trunc_ln207_2294262" [aes.c:207]   --->   Operation 528 'xor' 'trunc_ln207_3262236' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_3262236, i3 0)" [aes.c:207]   --->   Operation 529 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 530 [1/1] (0.00ns)   --->   "%empty_49 = or i5 %tmp_71, 7" [aes.c:207]   --->   Operation 530 'or' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 531 [1/1] (1.12ns)   --->   "%icmp_ln207_3 = icmp ugt i5 %tmp_71, %empty_49" [aes.c:207]   --->   Operation 531 'icmp' 'icmp_ln207_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln207_22 = zext i5 %tmp_71 to i6" [aes.c:207]   --->   Operation 532 'zext' 'zext_ln207_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln207_23 = zext i5 %empty_49 to i6" [aes.c:207]   --->   Operation 533 'zext' 'zext_ln207_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_15)   --->   "%tmp_72 = call i32 @llvm.part.select.i32(i32 %sbox_load_14, i32 31, i32 0)" [aes.c:207]   --->   Operation 534 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 535 [1/1] (1.36ns)   --->   "%sub_ln207_9 = sub i6 %zext_ln207_22, %zext_ln207_23" [aes.c:207]   --->   Operation 535 'sub' 'sub_ln207_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_15)   --->   "%xor_ln207_8 = xor i6 %zext_ln207_22, 31" [aes.c:207]   --->   Operation 536 'xor' 'xor_ln207_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 537 [1/1] (1.36ns)   --->   "%sub_ln207_10 = sub i6 %zext_ln207_23, %zext_ln207_22" [aes.c:207]   --->   Operation 537 'sub' 'sub_ln207_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_11)   --->   "%select_ln207_9 = select i1 %icmp_ln207_3, i6 %sub_ln207_9, i6 %sub_ln207_10" [aes.c:207]   --->   Operation 538 'select' 'select_ln207_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_15)   --->   "%select_ln207_10 = select i1 %icmp_ln207_3, i32 %tmp_72, i32 %sbox_load_14" [aes.c:207]   --->   Operation 539 'select' 'select_ln207_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_15)   --->   "%select_ln207_11 = select i1 %icmp_ln207_3, i6 %xor_ln207_8, i6 %zext_ln207_22" [aes.c:207]   --->   Operation 540 'select' 'select_ln207_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 541 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_11 = sub i6 31, %select_ln207_9" [aes.c:207]   --->   Operation 541 'sub' 'sub_ln207_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_15)   --->   "%zext_ln207_24 = zext i6 %select_ln207_11 to i32" [aes.c:207]   --->   Operation 542 'zext' 'zext_ln207_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_3)   --->   "%zext_ln207_25 = zext i6 %sub_ln207_11 to i32" [aes.c:207]   --->   Operation 543 'zext' 'zext_ln207_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 544 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_15 = lshr i32 %select_ln207_10, %zext_ln207_24" [aes.c:207]   --->   Operation 544 'lshr' 'lshr_ln207_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_3)   --->   "%lshr_ln207_16 = lshr i32 -1, %zext_ln207_25" [aes.c:207]   --->   Operation 545 'lshr' 'lshr_ln207_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 546 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_3 = and i32 %lshr_ln207_15, %lshr_ln207_16" [aes.c:207]   --->   Operation 546 'and' 'and_ln207_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln207_4 = trunc i32 %and_ln207_3 to i8" [aes.c:207]   --->   Operation 547 'trunc' 'trunc_ln207_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%lshr_ln208_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_11, i32 2, i32 7)" [aes.c:208]   --->   Operation 548 'partselect' 'lshr_ln208_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i6 %lshr_ln208_3 to i64" [aes.c:208]   --->   Operation 549 'zext' 'zext_ln208_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_3" [aes.c:208]   --->   Operation 550 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 551 [2/2] (2.66ns)   --->   "%sbox_load_15 = load i32* %sbox_addr_15, align 4" [aes.c:208]   --->   Operation 551 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 552 [1/1] (0.66ns)   --->   "%xor_ln228_12 = xor i8 %trunc_ln206_4, %xor_ln228_8" [aes.c:228]   --->   Operation 552 'xor' 'xor_ln228_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 553 [1/1] (0.66ns)   --->   "%xor_ln229_12 = xor i8 %trunc_ln207_4, %xor_ln229_8" [aes.c:229]   --->   Operation 553 'xor' 'xor_ln229_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 554 [1/1] (0.66ns)   --->   "%xor_ln228_13 = xor i8 %trunc_ln206_4, %xor_ln228_5" [aes.c:228]   --->   Operation 554 'xor' 'xor_ln228_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 555 [1/1] (0.66ns)   --->   "%xor_ln229_13 = xor i8 %trunc_ln207_4, %xor_ln229_5" [aes.c:229]   --->   Operation 555 'xor' 'xor_ln229_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [1/1] (0.66ns)   --->   "%xor_ln228_15 = xor i8 %trunc_ln206_4, %tmp_8" [aes.c:228]   --->   Operation 556 'xor' 'xor_ln228_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [1/1] (0.66ns)   --->   "%xor_ln229_15 = xor i8 %trunc_ln207_4, %tmp_10" [aes.c:229]   --->   Operation 557 'xor' 'xor_ln229_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%lshr_ln205_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_15, i32 2, i32 7)" [aes.c:205]   --->   Operation 558 'partselect' 'lshr_ln205_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%empty_52 = trunc i32 %and_ln206_3 to i2" [aes.c:206]   --->   Operation 559 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln206_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_15, i32 2, i32 7)" [aes.c:206]   --->   Operation 560 'partselect' 'lshr_ln206_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%empty_54 = trunc i32 %and_ln207_3 to i2" [aes.c:207]   --->   Operation 561 'trunc' 'empty_54' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.23>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%RoundKey_addr_14 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 14" [aes.c:227]   --->   Operation 562 'getelementptr' 'RoundKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_10, i8 %xor_ln229_10, i8 %xor_ln228_10, i8 %xor_ln227_10)" [aes.c:230]   --->   Operation 563 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 564 [1/1] (2.66ns)   --->   "store i32 %tmp_53, i32* %RoundKey_addr_14, align 4" [aes.c:230]   --->   Operation 564 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%RoundKey_addr_15 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 15" [aes.c:227]   --->   Operation 565 'getelementptr' 'RoundKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_11, i8 %xor_ln229_11, i8 %xor_ln228_11, i8 %xor_ln227_11)" [aes.c:230]   --->   Operation 566 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (2.66ns)   --->   "store i32 %tmp_54, i32* %RoundKey_addr_15, align 4" [aes.c:230]   --->   Operation 567 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 568 [1/2] (2.66ns)   --->   "%sbox_load_12 = load i32* %sbox_addr_12, align 4" [aes.c:205]   --->   Operation 568 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 569 [1/1] (0.61ns)   --->   "%empty_44 = xor i2 %xor_ln205_2, %empty_28" [aes.c:205]   --->   Operation 569 'xor' 'empty_44' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 570 [1/1] (0.61ns)   --->   "%trunc_ln205_3266240 = xor i2 %empty_44, %trunc_ln205_2298266" [aes.c:205]   --->   Operation 570 'xor' 'trunc_ln205_3266240' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_3266240, i3 0)" [aes.c:205]   --->   Operation 571 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%empty_45 = or i5 %tmp_63, 7" [aes.c:205]   --->   Operation 572 'or' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (1.12ns)   --->   "%icmp_ln205_3 = icmp ugt i5 %tmp_63, %empty_45" [aes.c:205]   --->   Operation 573 'icmp' 'icmp_ln205_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln205_22 = zext i5 %tmp_63 to i6" [aes.c:205]   --->   Operation 574 'zext' 'zext_ln205_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln205_23 = zext i5 %empty_45 to i6" [aes.c:205]   --->   Operation 575 'zext' 'zext_ln205_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%tmp_64 = call i32 @llvm.part.select.i32(i32 %sbox_load_12, i32 31, i32 0)" [aes.c:205]   --->   Operation 576 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (1.36ns)   --->   "%sub_ln205_9 = sub i6 %zext_ln205_22, %zext_ln205_23" [aes.c:205]   --->   Operation 577 'sub' 'sub_ln205_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%xor_ln205_8 = xor i6 %zext_ln205_22, 31" [aes.c:205]   --->   Operation 578 'xor' 'xor_ln205_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 579 [1/1] (1.36ns)   --->   "%sub_ln205_10 = sub i6 %zext_ln205_23, %zext_ln205_22" [aes.c:205]   --->   Operation 579 'sub' 'sub_ln205_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_11)   --->   "%select_ln205_9 = select i1 %icmp_ln205_3, i6 %sub_ln205_9, i6 %sub_ln205_10" [aes.c:205]   --->   Operation 580 'select' 'select_ln205_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%select_ln205_10 = select i1 %icmp_ln205_3, i32 %tmp_64, i32 %sbox_load_12" [aes.c:205]   --->   Operation 581 'select' 'select_ln205_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%select_ln205_11 = select i1 %icmp_ln205_3, i6 %xor_ln205_8, i6 %zext_ln205_22" [aes.c:205]   --->   Operation 582 'select' 'select_ln205_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 583 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_11 = sub i6 31, %select_ln205_9" [aes.c:205]   --->   Operation 583 'sub' 'sub_ln205_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%zext_ln205_24 = zext i6 %select_ln205_11 to i32" [aes.c:205]   --->   Operation 584 'zext' 'zext_ln205_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_3)   --->   "%zext_ln205_25 = zext i6 %sub_ln205_11 to i32" [aes.c:205]   --->   Operation 585 'zext' 'zext_ln205_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_15 = lshr i32 %select_ln205_10, %zext_ln205_24" [aes.c:205]   --->   Operation 586 'lshr' 'lshr_ln205_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_3)   --->   "%lshr_ln205_16 = lshr i32 -1, %zext_ln205_25" [aes.c:205]   --->   Operation 587 'lshr' 'lshr_ln205_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 588 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_3 = and i32 %lshr_ln205_15, %lshr_ln205_16" [aes.c:205]   --->   Operation 588 'and' 'and_ln205_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln205_4 = trunc i32 %and_ln205_3 to i8" [aes.c:205]   --->   Operation 589 'trunc' 'trunc_ln205_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 590 [1/2] (2.66ns)   --->   "%sbox_load_15 = load i32* %sbox_addr_15, align 4" [aes.c:208]   --->   Operation 590 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 591 [1/1] (0.61ns)   --->   "%empty_50 = xor i2 %xor_ln208_3, %empty_34" [aes.c:208]   --->   Operation 591 'xor' 'empty_50' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [1/1] (0.61ns)   --->   "%trunc_ln208_3260234 = xor i2 %empty_50, %trunc_ln208_2292260" [aes.c:208]   --->   Operation 592 'xor' 'trunc_ln208_3260234' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_73 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_3260234, i3 0)" [aes.c:208]   --->   Operation 593 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 594 [1/1] (0.00ns)   --->   "%empty_51 = or i5 %tmp_73, 7" [aes.c:208]   --->   Operation 594 'or' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 595 [1/1] (1.12ns)   --->   "%icmp_ln208_3 = icmp ugt i5 %tmp_73, %empty_51" [aes.c:208]   --->   Operation 595 'icmp' 'icmp_ln208_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln208_22 = zext i5 %tmp_73 to i6" [aes.c:208]   --->   Operation 596 'zext' 'zext_ln208_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln208_23 = zext i5 %empty_51 to i6" [aes.c:208]   --->   Operation 597 'zext' 'zext_ln208_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_15)   --->   "%tmp_74 = call i32 @llvm.part.select.i32(i32 %sbox_load_15, i32 31, i32 0)" [aes.c:208]   --->   Operation 598 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (1.36ns)   --->   "%sub_ln208_9 = sub i6 %zext_ln208_22, %zext_ln208_23" [aes.c:208]   --->   Operation 599 'sub' 'sub_ln208_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_15)   --->   "%xor_ln208_9 = xor i6 %zext_ln208_22, 31" [aes.c:208]   --->   Operation 600 'xor' 'xor_ln208_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [1/1] (1.36ns)   --->   "%sub_ln208_10 = sub i6 %zext_ln208_23, %zext_ln208_22" [aes.c:208]   --->   Operation 601 'sub' 'sub_ln208_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_11)   --->   "%select_ln208_9 = select i1 %icmp_ln208_3, i6 %sub_ln208_9, i6 %sub_ln208_10" [aes.c:208]   --->   Operation 602 'select' 'select_ln208_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_15)   --->   "%select_ln208_10 = select i1 %icmp_ln208_3, i32 %tmp_74, i32 %sbox_load_15" [aes.c:208]   --->   Operation 603 'select' 'select_ln208_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_15)   --->   "%select_ln208_11 = select i1 %icmp_ln208_3, i6 %xor_ln208_9, i6 %zext_ln208_22" [aes.c:208]   --->   Operation 604 'select' 'select_ln208_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 605 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_11 = sub i6 31, %select_ln208_9" [aes.c:208]   --->   Operation 605 'sub' 'sub_ln208_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_15)   --->   "%zext_ln208_24 = zext i6 %select_ln208_11 to i32" [aes.c:208]   --->   Operation 606 'zext' 'zext_ln208_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_3)   --->   "%zext_ln208_25 = zext i6 %sub_ln208_11 to i32" [aes.c:208]   --->   Operation 607 'zext' 'zext_ln208_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 608 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_15 = lshr i32 %select_ln208_10, %zext_ln208_24" [aes.c:208]   --->   Operation 608 'lshr' 'lshr_ln208_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_3)   --->   "%lshr_ln208_16 = lshr i32 -1, %zext_ln208_25" [aes.c:208]   --->   Operation 609 'lshr' 'lshr_ln208_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_3 = and i32 %lshr_ln208_15, %lshr_ln208_16" [aes.c:208]   --->   Operation 610 'and' 'and_ln208_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln208_5 = trunc i32 %and_ln208_3 to i8" [aes.c:208]   --->   Operation 611 'trunc' 'trunc_ln208_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 612 [1/1] (0.66ns)   --->   "%xor_ln210_1 = xor i8 %trunc_ln205_4, 8" [aes.c:210]   --->   Operation 612 'xor' 'xor_ln210_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 613 [1/1] (0.66ns)   --->   "%xor_ln227_12 = xor i8 %xor_ln210_1, %xor_ln227_8" [aes.c:227]   --->   Operation 613 'xor' 'xor_ln227_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [1/1] (0.66ns)   --->   "%xor_ln230_12 = xor i8 %trunc_ln208_5, %xor_ln230_8" [aes.c:230]   --->   Operation 614 'xor' 'xor_ln230_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 615 [1/1] (0.66ns)   --->   "%xor_ln227_13 = xor i8 %xor_ln210_1, %xor_ln227_5" [aes.c:227]   --->   Operation 615 'xor' 'xor_ln227_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [1/1] (0.66ns)   --->   "%xor_ln230_13 = xor i8 %trunc_ln208_5, %xor_ln230_5" [aes.c:230]   --->   Operation 616 'xor' 'xor_ln230_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 617 [1/1] (0.66ns)   --->   "%xor_ln227_15 = xor i8 %xor_ln210_1, %trunc_ln166_3" [aes.c:227]   --->   Operation 617 'xor' 'xor_ln227_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [1/1] (0.66ns)   --->   "%xor_ln230_15 = xor i8 %trunc_ln208_5, %tmp_11" [aes.c:230]   --->   Operation 618 'xor' 'xor_ln230_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln205_4 = zext i6 %lshr_ln205_4 to i64" [aes.c:205]   --->   Operation 619 'zext' 'zext_ln205_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 620 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_4" [aes.c:205]   --->   Operation 620 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 621 [2/2] (2.66ns)   --->   "%sbox_load_16 = load i32* %sbox_addr_16, align 4" [aes.c:205]   --->   Operation 621 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln206_4 = zext i6 %lshr_ln206_4 to i64" [aes.c:206]   --->   Operation 622 'zext' 'zext_ln206_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_4" [aes.c:206]   --->   Operation 623 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 624 [2/2] (2.66ns)   --->   "%sbox_load_17 = load i32* %sbox_addr_17, align 4" [aes.c:206]   --->   Operation 624 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "%lshr_ln207_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_15, i32 2, i32 7)" [aes.c:207]   --->   Operation 625 'partselect' 'lshr_ln207_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "%empty_56 = trunc i32 %and_ln208_3 to i2" [aes.c:208]   --->   Operation 626 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "%lshr_ln208_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_15, i32 2, i32 7)" [aes.c:208]   --->   Operation 627 'partselect' 'lshr_ln208_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln208_6 = trunc i32 %and_ln205_3 to i2" [aes.c:208]   --->   Operation 628 'trunc' 'trunc_ln208_6' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.57>
ST_11 : Operation 629 [1/1] (0.00ns)   --->   "%RoundKey_addr_16 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 16" [aes.c:227]   --->   Operation 629 'getelementptr' 'RoundKey_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_12, i8 %xor_ln229_12, i8 %xor_ln228_12, i8 %xor_ln227_12)" [aes.c:230]   --->   Operation 630 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 631 [1/1] (2.66ns)   --->   "store i32 %tmp_59, i32* %RoundKey_addr_16, align 4" [aes.c:230]   --->   Operation 631 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_11 : Operation 632 [1/1] (0.00ns)   --->   "%RoundKey_addr_17 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 17" [aes.c:227]   --->   Operation 632 'getelementptr' 'RoundKey_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_13, i8 %xor_ln229_13, i8 %xor_ln228_13, i8 %xor_ln227_13)" [aes.c:230]   --->   Operation 633 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 634 [1/1] (2.66ns)   --->   "store i32 %tmp_60, i32* %RoundKey_addr_17, align 4" [aes.c:230]   --->   Operation 634 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_11 : Operation 635 [1/2] (2.66ns)   --->   "%sbox_load_16 = load i32* %sbox_addr_16, align 4" [aes.c:205]   --->   Operation 635 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 636 [1/1] (0.61ns)   --->   "%trunc_ln205_4306278 = xor i2 %empty_52, %tmp_12" [aes.c:206]   --->   Operation 636 'xor' 'trunc_ln205_4306278' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_79 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_4306278, i3 0)" [aes.c:206]   --->   Operation 637 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 638 [1/1] (0.00ns)   --->   "%empty_53 = or i5 %tmp_79, 7" [aes.c:206]   --->   Operation 638 'or' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 639 [1/1] (1.12ns)   --->   "%icmp_ln205_4 = icmp ugt i5 %tmp_79, %empty_53" [aes.c:205]   --->   Operation 639 'icmp' 'icmp_ln205_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln205_26 = zext i5 %tmp_79 to i6" [aes.c:205]   --->   Operation 640 'zext' 'zext_ln205_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln205_27 = zext i5 %empty_53 to i6" [aes.c:205]   --->   Operation 641 'zext' 'zext_ln205_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%tmp_80 = call i32 @llvm.part.select.i32(i32 %sbox_load_16, i32 31, i32 0)" [aes.c:205]   --->   Operation 642 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 643 [1/1] (1.36ns)   --->   "%sub_ln205_12 = sub i6 %zext_ln205_26, %zext_ln205_27" [aes.c:205]   --->   Operation 643 'sub' 'sub_ln205_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%xor_ln205_9 = xor i6 %zext_ln205_26, 31" [aes.c:205]   --->   Operation 644 'xor' 'xor_ln205_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 645 [1/1] (1.36ns)   --->   "%sub_ln205_13 = sub i6 %zext_ln205_27, %zext_ln205_26" [aes.c:205]   --->   Operation 645 'sub' 'sub_ln205_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_14)   --->   "%select_ln205_12 = select i1 %icmp_ln205_4, i6 %sub_ln205_12, i6 %sub_ln205_13" [aes.c:205]   --->   Operation 646 'select' 'select_ln205_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%select_ln205_13 = select i1 %icmp_ln205_4, i32 %tmp_80, i32 %sbox_load_16" [aes.c:205]   --->   Operation 647 'select' 'select_ln205_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%select_ln205_14 = select i1 %icmp_ln205_4, i6 %xor_ln205_9, i6 %zext_ln205_26" [aes.c:205]   --->   Operation 648 'select' 'select_ln205_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 649 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_14 = sub i6 31, %select_ln205_12" [aes.c:205]   --->   Operation 649 'sub' 'sub_ln205_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%zext_ln205_28 = zext i6 %select_ln205_14 to i32" [aes.c:205]   --->   Operation 650 'zext' 'zext_ln205_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_4)   --->   "%zext_ln205_29 = zext i6 %sub_ln205_14 to i32" [aes.c:205]   --->   Operation 651 'zext' 'zext_ln205_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 652 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_17 = lshr i32 %select_ln205_13, %zext_ln205_28" [aes.c:205]   --->   Operation 652 'lshr' 'lshr_ln205_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_4)   --->   "%lshr_ln205_18 = lshr i32 -1, %zext_ln205_29" [aes.c:205]   --->   Operation 653 'lshr' 'lshr_ln205_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 654 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_4 = and i32 %lshr_ln205_17, %lshr_ln205_18" [aes.c:205]   --->   Operation 654 'and' 'and_ln205_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_16)   --->   "%trunc_ln205_5 = trunc i32 %and_ln205_4 to i8" [aes.c:205]   --->   Operation 655 'trunc' 'trunc_ln205_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 656 [1/2] (2.66ns)   --->   "%sbox_load_17 = load i32* %sbox_addr_17, align 4" [aes.c:206]   --->   Operation 656 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 657 [1/1] (0.61ns)   --->   "%trunc_ln206_4304276 = xor i2 %empty_54, %tmp_14" [aes.c:207]   --->   Operation 657 'xor' 'trunc_ln206_4304276' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_81 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_4304276, i3 0)" [aes.c:207]   --->   Operation 658 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 659 [1/1] (0.00ns)   --->   "%empty_55 = or i5 %tmp_81, 7" [aes.c:207]   --->   Operation 659 'or' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 660 [1/1] (1.12ns)   --->   "%icmp_ln206_4 = icmp ugt i5 %tmp_81, %empty_55" [aes.c:206]   --->   Operation 660 'icmp' 'icmp_ln206_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln206_26 = zext i5 %tmp_81 to i6" [aes.c:206]   --->   Operation 661 'zext' 'zext_ln206_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln206_27 = zext i5 %empty_55 to i6" [aes.c:206]   --->   Operation 662 'zext' 'zext_ln206_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_17)   --->   "%tmp_82 = call i32 @llvm.part.select.i32(i32 %sbox_load_17, i32 31, i32 0)" [aes.c:206]   --->   Operation 663 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 664 [1/1] (1.36ns)   --->   "%sub_ln206_12 = sub i6 %zext_ln206_26, %zext_ln206_27" [aes.c:206]   --->   Operation 664 'sub' 'sub_ln206_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_17)   --->   "%xor_ln206_9 = xor i6 %zext_ln206_26, 31" [aes.c:206]   --->   Operation 665 'xor' 'xor_ln206_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 666 [1/1] (1.36ns)   --->   "%sub_ln206_13 = sub i6 %zext_ln206_27, %zext_ln206_26" [aes.c:206]   --->   Operation 666 'sub' 'sub_ln206_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_14)   --->   "%select_ln206_12 = select i1 %icmp_ln206_4, i6 %sub_ln206_12, i6 %sub_ln206_13" [aes.c:206]   --->   Operation 667 'select' 'select_ln206_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_17)   --->   "%select_ln206_13 = select i1 %icmp_ln206_4, i32 %tmp_82, i32 %sbox_load_17" [aes.c:206]   --->   Operation 668 'select' 'select_ln206_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_17)   --->   "%select_ln206_14 = select i1 %icmp_ln206_4, i6 %xor_ln206_9, i6 %zext_ln206_26" [aes.c:206]   --->   Operation 669 'select' 'select_ln206_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 670 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_14 = sub i6 31, %select_ln206_12" [aes.c:206]   --->   Operation 670 'sub' 'sub_ln206_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_17)   --->   "%zext_ln206_28 = zext i6 %select_ln206_14 to i32" [aes.c:206]   --->   Operation 671 'zext' 'zext_ln206_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_4)   --->   "%zext_ln206_29 = zext i6 %sub_ln206_14 to i32" [aes.c:206]   --->   Operation 672 'zext' 'zext_ln206_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 673 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_17 = lshr i32 %select_ln206_13, %zext_ln206_28" [aes.c:206]   --->   Operation 673 'lshr' 'lshr_ln206_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_4)   --->   "%lshr_ln206_18 = lshr i32 -1, %zext_ln206_29" [aes.c:206]   --->   Operation 674 'lshr' 'lshr_ln206_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 675 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_4 = and i32 %lshr_ln206_17, %lshr_ln206_18" [aes.c:206]   --->   Operation 675 'and' 'and_ln206_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln206_5 = trunc i32 %and_ln206_4 to i8" [aes.c:206]   --->   Operation 676 'trunc' 'trunc_ln206_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln207_4 = zext i6 %lshr_ln207_4 to i64" [aes.c:207]   --->   Operation 677 'zext' 'zext_ln207_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 678 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_4" [aes.c:207]   --->   Operation 678 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 679 [2/2] (2.66ns)   --->   "%sbox_load_18 = load i32* %sbox_addr_18, align 4" [aes.c:207]   --->   Operation 679 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln208_4 = zext i6 %lshr_ln208_4 to i64" [aes.c:208]   --->   Operation 680 'zext' 'zext_ln208_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 681 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_4" [aes.c:208]   --->   Operation 681 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 682 [2/2] (2.66ns)   --->   "%sbox_load_19 = load i32* %sbox_addr_19, align 4" [aes.c:208]   --->   Operation 682 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_16)   --->   "%xor_ln227_44 = xor i8 %xor_ln227_12, 16" [aes.c:227]   --->   Operation 683 'xor' 'xor_ln227_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 684 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln227_16 = xor i8 %xor_ln227_44, %trunc_ln205_5" [aes.c:227]   --->   Operation 684 'xor' 'xor_ln227_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 685 [1/1] (0.66ns)   --->   "%xor_ln228_16 = xor i8 %trunc_ln206_5, %xor_ln228_12" [aes.c:228]   --->   Operation 685 'xor' 'xor_ln228_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208_4)   --->   "%trunc_ln227_4 = trunc i32 %and_ln205_4 to i2" [aes.c:227]   --->   Operation 686 'trunc' 'trunc_ln227_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208_4)   --->   "%xor_ln227_45 = xor i2 %xor_ln208_3, %trunc_ln227_4" [aes.c:227]   --->   Operation 687 'xor' 'xor_ln227_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_3)   --->   "%trunc_ln228_2 = trunc i32 %and_ln206_4 to i2" [aes.c:228]   --->   Operation 688 'trunc' 'trunc_ln228_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_3)   --->   "%xor_ln228_41 = xor i2 %xor_ln205_2, %trunc_ln228_2" [aes.c:228]   --->   Operation 689 'xor' 'xor_ln228_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 690 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln205_3 = xor i2 %xor_ln228_41, %empty_52" [aes.c:205]   --->   Operation 690 'xor' 'xor_ln205_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln208_4 = xor i2 %xor_ln227_45, %trunc_ln208_6" [aes.c:208]   --->   Operation 691 'xor' 'xor_ln208_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.57>
ST_12 : Operation 692 [1/1] (0.66ns)   --->   "%xor_ln227_14 = xor i8 %xor_ln227_13, %xor_ln227_10" [aes.c:227]   --->   Operation 692 'xor' 'xor_ln227_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 693 [1/1] (0.00ns)   --->   "%RoundKey_addr_18 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 18" [aes.c:227]   --->   Operation 693 'getelementptr' 'RoundKey_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 694 [1/1] (0.66ns)   --->   "%xor_ln228_14 = xor i8 %xor_ln228_13, %xor_ln228_10" [aes.c:228]   --->   Operation 694 'xor' 'xor_ln228_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 695 [1/1] (0.66ns)   --->   "%xor_ln229_14 = xor i8 %xor_ln229_13, %xor_ln229_10" [aes.c:229]   --->   Operation 695 'xor' 'xor_ln229_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 696 [1/1] (0.66ns)   --->   "%xor_ln230_14 = xor i8 %xor_ln230_13, %xor_ln230_10" [aes.c:230]   --->   Operation 696 'xor' 'xor_ln230_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_14, i8 %xor_ln229_14, i8 %xor_ln228_14, i8 %xor_ln227_14)" [aes.c:230]   --->   Operation 697 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 698 [1/1] (2.66ns)   --->   "store i32 %tmp_61, i32* %RoundKey_addr_18, align 4" [aes.c:230]   --->   Operation 698 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%RoundKey_addr_19 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 19" [aes.c:227]   --->   Operation 699 'getelementptr' 'RoundKey_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_15, i8 %xor_ln229_15, i8 %xor_ln228_15, i8 %xor_ln227_15)" [aes.c:230]   --->   Operation 700 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (2.66ns)   --->   "store i32 %tmp_62, i32* %RoundKey_addr_19, align 4" [aes.c:230]   --->   Operation 701 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_12 : Operation 702 [1/2] (2.66ns)   --->   "%sbox_load_18 = load i32* %sbox_addr_18, align 4" [aes.c:207]   --->   Operation 702 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 703 [1/1] (0.61ns)   --->   "%trunc_ln207_4302274 = xor i2 %empty_56, %tmp_17" [aes.c:208]   --->   Operation 703 'xor' 'trunc_ln207_4302274' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_87 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_4302274, i3 0)" [aes.c:208]   --->   Operation 704 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 705 [1/1] (0.00ns)   --->   "%empty_57 = or i5 %tmp_87, 7" [aes.c:208]   --->   Operation 705 'or' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 706 [1/1] (1.12ns)   --->   "%icmp_ln207_4 = icmp ugt i5 %tmp_87, %empty_57" [aes.c:207]   --->   Operation 706 'icmp' 'icmp_ln207_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln207_26 = zext i5 %tmp_87 to i6" [aes.c:207]   --->   Operation 707 'zext' 'zext_ln207_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln207_27 = zext i5 %empty_57 to i6" [aes.c:207]   --->   Operation 708 'zext' 'zext_ln207_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_17)   --->   "%tmp_88 = call i32 @llvm.part.select.i32(i32 %sbox_load_18, i32 31, i32 0)" [aes.c:207]   --->   Operation 709 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 710 [1/1] (1.36ns)   --->   "%sub_ln207_12 = sub i6 %zext_ln207_26, %zext_ln207_27" [aes.c:207]   --->   Operation 710 'sub' 'sub_ln207_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_17)   --->   "%xor_ln207_9 = xor i6 %zext_ln207_26, 31" [aes.c:207]   --->   Operation 711 'xor' 'xor_ln207_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [1/1] (1.36ns)   --->   "%sub_ln207_13 = sub i6 %zext_ln207_27, %zext_ln207_26" [aes.c:207]   --->   Operation 712 'sub' 'sub_ln207_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_14)   --->   "%select_ln207_12 = select i1 %icmp_ln207_4, i6 %sub_ln207_12, i6 %sub_ln207_13" [aes.c:207]   --->   Operation 713 'select' 'select_ln207_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_17)   --->   "%select_ln207_13 = select i1 %icmp_ln207_4, i32 %tmp_88, i32 %sbox_load_18" [aes.c:207]   --->   Operation 714 'select' 'select_ln207_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_17)   --->   "%select_ln207_14 = select i1 %icmp_ln207_4, i6 %xor_ln207_9, i6 %zext_ln207_26" [aes.c:207]   --->   Operation 715 'select' 'select_ln207_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 716 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_14 = sub i6 31, %select_ln207_12" [aes.c:207]   --->   Operation 716 'sub' 'sub_ln207_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_17)   --->   "%zext_ln207_28 = zext i6 %select_ln207_14 to i32" [aes.c:207]   --->   Operation 717 'zext' 'zext_ln207_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_4)   --->   "%zext_ln207_29 = zext i6 %sub_ln207_14 to i32" [aes.c:207]   --->   Operation 718 'zext' 'zext_ln207_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 719 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_17 = lshr i32 %select_ln207_13, %zext_ln207_28" [aes.c:207]   --->   Operation 719 'lshr' 'lshr_ln207_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_4)   --->   "%lshr_ln207_18 = lshr i32 -1, %zext_ln207_29" [aes.c:207]   --->   Operation 720 'lshr' 'lshr_ln207_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_4 = and i32 %lshr_ln207_17, %lshr_ln207_18" [aes.c:207]   --->   Operation 721 'and' 'and_ln207_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln207_5 = trunc i32 %and_ln207_4 to i8" [aes.c:207]   --->   Operation 722 'trunc' 'trunc_ln207_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 723 [1/2] (2.66ns)   --->   "%sbox_load_19 = load i32* %sbox_addr_19, align 4" [aes.c:208]   --->   Operation 723 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 724 [1/1] (0.61ns)   --->   "%trunc_ln208_4300258 = xor i2 %trunc_ln208_6, %empty_26" [aes.c:208]   --->   Operation 724 'xor' 'trunc_ln208_4300258' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_89 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_4300258, i3 0)" [aes.c:208]   --->   Operation 725 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 726 [1/1] (0.00ns)   --->   "%empty_58 = or i5 %tmp_89, 7" [aes.c:208]   --->   Operation 726 'or' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 727 [1/1] (1.12ns)   --->   "%icmp_ln208_4 = icmp ugt i5 %tmp_89, %empty_58" [aes.c:208]   --->   Operation 727 'icmp' 'icmp_ln208_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln208_26 = zext i5 %tmp_89 to i6" [aes.c:208]   --->   Operation 728 'zext' 'zext_ln208_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln208_27 = zext i5 %empty_58 to i6" [aes.c:208]   --->   Operation 729 'zext' 'zext_ln208_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_17)   --->   "%tmp_90 = call i32 @llvm.part.select.i32(i32 %sbox_load_19, i32 31, i32 0)" [aes.c:208]   --->   Operation 730 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 731 [1/1] (1.36ns)   --->   "%sub_ln208_12 = sub i6 %zext_ln208_26, %zext_ln208_27" [aes.c:208]   --->   Operation 731 'sub' 'sub_ln208_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_17)   --->   "%xor_ln208_10 = xor i6 %zext_ln208_26, 31" [aes.c:208]   --->   Operation 732 'xor' 'xor_ln208_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 733 [1/1] (1.36ns)   --->   "%sub_ln208_13 = sub i6 %zext_ln208_27, %zext_ln208_26" [aes.c:208]   --->   Operation 733 'sub' 'sub_ln208_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_14)   --->   "%select_ln208_12 = select i1 %icmp_ln208_4, i6 %sub_ln208_12, i6 %sub_ln208_13" [aes.c:208]   --->   Operation 734 'select' 'select_ln208_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_17)   --->   "%select_ln208_13 = select i1 %icmp_ln208_4, i32 %tmp_90, i32 %sbox_load_19" [aes.c:208]   --->   Operation 735 'select' 'select_ln208_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_17)   --->   "%select_ln208_14 = select i1 %icmp_ln208_4, i6 %xor_ln208_10, i6 %zext_ln208_26" [aes.c:208]   --->   Operation 736 'select' 'select_ln208_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 737 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_14 = sub i6 31, %select_ln208_12" [aes.c:208]   --->   Operation 737 'sub' 'sub_ln208_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_17)   --->   "%zext_ln208_28 = zext i6 %select_ln208_14 to i32" [aes.c:208]   --->   Operation 738 'zext' 'zext_ln208_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_4)   --->   "%zext_ln208_29 = zext i6 %sub_ln208_14 to i32" [aes.c:208]   --->   Operation 739 'zext' 'zext_ln208_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 740 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_17 = lshr i32 %select_ln208_13, %zext_ln208_28" [aes.c:208]   --->   Operation 740 'lshr' 'lshr_ln208_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_4)   --->   "%lshr_ln208_18 = lshr i32 -1, %zext_ln208_29" [aes.c:208]   --->   Operation 741 'lshr' 'lshr_ln208_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 742 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_4 = and i32 %lshr_ln208_17, %lshr_ln208_18" [aes.c:208]   --->   Operation 742 'and' 'and_ln208_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln208_7 = trunc i32 %and_ln208_4 to i8" [aes.c:208]   --->   Operation 743 'trunc' 'trunc_ln208_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 744 [1/1] (0.66ns)   --->   "%xor_ln229_16 = xor i8 %trunc_ln207_5, %xor_ln229_12" [aes.c:229]   --->   Operation 744 'xor' 'xor_ln229_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 745 [1/1] (0.66ns)   --->   "%xor_ln230_16 = xor i8 %trunc_ln208_7, %xor_ln230_12" [aes.c:230]   --->   Operation 745 'xor' 'xor_ln230_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 746 [1/1] (0.66ns)   --->   "%xor_ln227_18 = xor i8 %xor_ln227_16, %xor_ln227_10" [aes.c:227]   --->   Operation 746 'xor' 'xor_ln227_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 747 [1/1] (0.66ns)   --->   "%xor_ln228_18 = xor i8 %xor_ln228_16, %xor_ln228_10" [aes.c:228]   --->   Operation 747 'xor' 'xor_ln228_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 748 [1/1] (0.66ns)   --->   "%xor_ln227_19 = xor i8 %xor_ln227_18, %xor_ln227_15" [aes.c:227]   --->   Operation 748 'xor' 'xor_ln227_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 749 [1/1] (0.66ns)   --->   "%xor_ln228_19 = xor i8 %xor_ln228_18, %xor_ln228_15" [aes.c:228]   --->   Operation 749 'xor' 'xor_ln228_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln206_3)   --->   "%trunc_ln229_2 = trunc i32 %and_ln207_4 to i2" [aes.c:229]   --->   Operation 750 'trunc' 'trunc_ln229_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln206_3)   --->   "%xor_ln229_41 = xor i2 %xor_ln206_2, %trunc_ln229_2" [aes.c:229]   --->   Operation 751 'xor' 'xor_ln229_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_3)   --->   "%trunc_ln230_2 = trunc i32 %and_ln208_4 to i2" [aes.c:230]   --->   Operation 752 'trunc' 'trunc_ln230_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_3)   --->   "%xor_ln230_41 = xor i2 %xor_ln207_2, %trunc_ln230_2" [aes.c:230]   --->   Operation 753 'xor' 'xor_ln230_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 754 [1/1] (0.00ns)   --->   "%lshr_ln205_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_19, i32 2, i32 7)" [aes.c:205]   --->   Operation 754 'partselect' 'lshr_ln205_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln205_5 = zext i6 %lshr_ln205_5 to i64" [aes.c:205]   --->   Operation 755 'zext' 'zext_ln205_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 756 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_5" [aes.c:205]   --->   Operation 756 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 757 [2/2] (2.66ns)   --->   "%sbox_load_20 = load i32* %sbox_addr_20, align 4" [aes.c:205]   --->   Operation 757 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 758 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln206_3 = xor i2 %xor_ln229_41, %empty_54" [aes.c:206]   --->   Operation 758 'xor' 'xor_ln206_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 759 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln207_3 = xor i2 %xor_ln230_41, %empty_56" [aes.c:207]   --->   Operation 759 'xor' 'xor_ln207_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 760 [1/1] (0.00ns)   --->   "%lshr_ln208_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_19, i32 2, i32 7)" [aes.c:208]   --->   Operation 760 'partselect' 'lshr_ln208_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln208_5 = zext i6 %lshr_ln208_5 to i64" [aes.c:208]   --->   Operation 761 'zext' 'zext_ln208_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 762 [1/1] (0.00ns)   --->   "%sbox_addr_23 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_5" [aes.c:208]   --->   Operation 762 'getelementptr' 'sbox_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 763 [2/2] (2.66ns)   --->   "%sbox_load_23 = load i32* %sbox_addr_23, align 4" [aes.c:208]   --->   Operation 763 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 764 [1/1] (0.00ns)   --->   "%RoundKey_addr_20 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 20" [aes.c:227]   --->   Operation 764 'getelementptr' 'RoundKey_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_16, i8 %xor_ln229_16, i8 %xor_ln228_16, i8 %xor_ln227_16)" [aes.c:230]   --->   Operation 765 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 766 [1/1] (2.66ns)   --->   "store i32 %tmp_67, i32* %RoundKey_addr_20, align 4" [aes.c:230]   --->   Operation 766 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_13 : Operation 767 [1/1] (0.66ns)   --->   "%xor_ln227_17 = xor i8 %xor_ln227_16, %xor_ln227_13" [aes.c:227]   --->   Operation 767 'xor' 'xor_ln227_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%RoundKey_addr_21 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 21" [aes.c:227]   --->   Operation 768 'getelementptr' 'RoundKey_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 769 [1/1] (0.66ns)   --->   "%xor_ln228_17 = xor i8 %xor_ln228_16, %xor_ln228_13" [aes.c:228]   --->   Operation 769 'xor' 'xor_ln228_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 770 [1/1] (0.66ns)   --->   "%xor_ln229_17 = xor i8 %xor_ln229_16, %xor_ln229_13" [aes.c:229]   --->   Operation 770 'xor' 'xor_ln229_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 771 [1/1] (0.66ns)   --->   "%xor_ln230_17 = xor i8 %xor_ln230_16, %xor_ln230_13" [aes.c:230]   --->   Operation 771 'xor' 'xor_ln230_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_17, i8 %xor_ln229_17, i8 %xor_ln228_17, i8 %xor_ln227_17)" [aes.c:230]   --->   Operation 772 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 773 [1/1] (2.66ns)   --->   "store i32 %tmp_68, i32* %RoundKey_addr_21, align 4" [aes.c:230]   --->   Operation 773 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_13 : Operation 774 [1/1] (0.66ns)   --->   "%xor_ln229_18 = xor i8 %xor_ln229_16, %xor_ln229_10" [aes.c:229]   --->   Operation 774 'xor' 'xor_ln229_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 775 [1/1] (0.66ns)   --->   "%xor_ln230_18 = xor i8 %xor_ln230_16, %xor_ln230_10" [aes.c:230]   --->   Operation 775 'xor' 'xor_ln230_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 776 [1/1] (0.66ns)   --->   "%xor_ln229_19 = xor i8 %xor_ln229_18, %xor_ln229_15" [aes.c:229]   --->   Operation 776 'xor' 'xor_ln229_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 777 [1/1] (0.66ns)   --->   "%xor_ln230_19 = xor i8 %xor_ln230_18, %xor_ln230_15" [aes.c:230]   --->   Operation 777 'xor' 'xor_ln230_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 778 [1/2] (2.66ns)   --->   "%sbox_load_20 = load i32* %sbox_addr_20, align 4" [aes.c:205]   --->   Operation 778 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 779 [1/1] (0.61ns)   --->   "%empty_59 = xor i2 %xor_ln205_3, %empty_44" [aes.c:205]   --->   Operation 779 'xor' 'empty_59' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 780 [1/1] (0.61ns)   --->   "%trunc_ln205_5258232 = xor i2 %empty_59, %trunc_ln205_4306278" [aes.c:205]   --->   Operation 780 'xor' 'trunc_ln205_5258232' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_95 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_5258232, i3 0)" [aes.c:205]   --->   Operation 781 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 782 [1/1] (0.00ns)   --->   "%empty_60 = or i5 %tmp_95, 7" [aes.c:205]   --->   Operation 782 'or' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 783 [1/1] (1.12ns)   --->   "%icmp_ln205_5 = icmp ugt i5 %tmp_95, %empty_60" [aes.c:205]   --->   Operation 783 'icmp' 'icmp_ln205_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln205_30 = zext i5 %tmp_95 to i6" [aes.c:205]   --->   Operation 784 'zext' 'zext_ln205_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln205_31 = zext i5 %empty_60 to i6" [aes.c:205]   --->   Operation 785 'zext' 'zext_ln205_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%tmp_96 = call i32 @llvm.part.select.i32(i32 %sbox_load_20, i32 31, i32 0)" [aes.c:205]   --->   Operation 786 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 787 [1/1] (1.36ns)   --->   "%sub_ln205_15 = sub i6 %zext_ln205_30, %zext_ln205_31" [aes.c:205]   --->   Operation 787 'sub' 'sub_ln205_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%xor_ln205_10 = xor i6 %zext_ln205_30, 31" [aes.c:205]   --->   Operation 788 'xor' 'xor_ln205_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [1/1] (1.36ns)   --->   "%sub_ln205_16 = sub i6 %zext_ln205_31, %zext_ln205_30" [aes.c:205]   --->   Operation 789 'sub' 'sub_ln205_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_17)   --->   "%select_ln205_15 = select i1 %icmp_ln205_5, i6 %sub_ln205_15, i6 %sub_ln205_16" [aes.c:205]   --->   Operation 790 'select' 'select_ln205_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%select_ln205_16 = select i1 %icmp_ln205_5, i32 %tmp_96, i32 %sbox_load_20" [aes.c:205]   --->   Operation 791 'select' 'select_ln205_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%select_ln205_17 = select i1 %icmp_ln205_5, i6 %xor_ln205_10, i6 %zext_ln205_30" [aes.c:205]   --->   Operation 792 'select' 'select_ln205_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 793 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_17 = sub i6 31, %select_ln205_15" [aes.c:205]   --->   Operation 793 'sub' 'sub_ln205_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%zext_ln205_32 = zext i6 %select_ln205_17 to i32" [aes.c:205]   --->   Operation 794 'zext' 'zext_ln205_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_5)   --->   "%zext_ln205_33 = zext i6 %sub_ln205_17 to i32" [aes.c:205]   --->   Operation 795 'zext' 'zext_ln205_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 796 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_19 = lshr i32 %select_ln205_16, %zext_ln205_32" [aes.c:205]   --->   Operation 796 'lshr' 'lshr_ln205_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_5)   --->   "%lshr_ln205_20 = lshr i32 -1, %zext_ln205_33" [aes.c:205]   --->   Operation 797 'lshr' 'lshr_ln205_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 798 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_5 = and i32 %lshr_ln205_19, %lshr_ln205_20" [aes.c:205]   --->   Operation 798 'and' 'and_ln205_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln205_6 = trunc i32 %and_ln205_5 to i8" [aes.c:205]   --->   Operation 799 'trunc' 'trunc_ln205_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 800 [1/1] (0.00ns)   --->   "%lshr_ln206_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_19, i32 2, i32 7)" [aes.c:206]   --->   Operation 800 'partselect' 'lshr_ln206_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln206_5 = zext i6 %lshr_ln206_5 to i64" [aes.c:206]   --->   Operation 801 'zext' 'zext_ln206_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 802 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_5" [aes.c:206]   --->   Operation 802 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 803 [2/2] (2.66ns)   --->   "%sbox_load_21 = load i32* %sbox_addr_21, align 4" [aes.c:206]   --->   Operation 803 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 804 [1/1] (0.00ns)   --->   "%lshr_ln207_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_19, i32 2, i32 7)" [aes.c:207]   --->   Operation 804 'partselect' 'lshr_ln207_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln207_5 = zext i6 %lshr_ln207_5 to i64" [aes.c:207]   --->   Operation 805 'zext' 'zext_ln207_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 806 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_5" [aes.c:207]   --->   Operation 806 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 807 [2/2] (2.66ns)   --->   "%sbox_load_22 = load i32* %sbox_addr_22, align 4" [aes.c:207]   --->   Operation 807 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 808 [1/2] (2.66ns)   --->   "%sbox_load_23 = load i32* %sbox_addr_23, align 4" [aes.c:208]   --->   Operation 808 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 809 [1/1] (0.61ns)   --->   "%empty_65 = xor i2 %xor_ln208_4, %empty_50" [aes.c:208]   --->   Operation 809 'xor' 'empty_65' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 810 [1/1] (0.61ns)   --->   "%trunc_ln208_5252226 = xor i2 %empty_65, %trunc_ln208_4300258" [aes.c:208]   --->   Operation 810 'xor' 'trunc_ln208_5252226' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_105 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_5252226, i3 0)" [aes.c:208]   --->   Operation 811 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 812 [1/1] (0.00ns)   --->   "%empty_66 = or i5 %tmp_105, 7" [aes.c:208]   --->   Operation 812 'or' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 813 [1/1] (1.12ns)   --->   "%icmp_ln208_5 = icmp ugt i5 %tmp_105, %empty_66" [aes.c:208]   --->   Operation 813 'icmp' 'icmp_ln208_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln208_30 = zext i5 %tmp_105 to i6" [aes.c:208]   --->   Operation 814 'zext' 'zext_ln208_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln208_31 = zext i5 %empty_66 to i6" [aes.c:208]   --->   Operation 815 'zext' 'zext_ln208_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_19)   --->   "%tmp_106 = call i32 @llvm.part.select.i32(i32 %sbox_load_23, i32 31, i32 0)" [aes.c:208]   --->   Operation 816 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 817 [1/1] (1.36ns)   --->   "%sub_ln208_15 = sub i6 %zext_ln208_30, %zext_ln208_31" [aes.c:208]   --->   Operation 817 'sub' 'sub_ln208_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_19)   --->   "%xor_ln208_11 = xor i6 %zext_ln208_30, 31" [aes.c:208]   --->   Operation 818 'xor' 'xor_ln208_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 819 [1/1] (1.36ns)   --->   "%sub_ln208_16 = sub i6 %zext_ln208_31, %zext_ln208_30" [aes.c:208]   --->   Operation 819 'sub' 'sub_ln208_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_17)   --->   "%select_ln208_15 = select i1 %icmp_ln208_5, i6 %sub_ln208_15, i6 %sub_ln208_16" [aes.c:208]   --->   Operation 820 'select' 'select_ln208_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_19)   --->   "%select_ln208_16 = select i1 %icmp_ln208_5, i32 %tmp_106, i32 %sbox_load_23" [aes.c:208]   --->   Operation 821 'select' 'select_ln208_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_19)   --->   "%select_ln208_17 = select i1 %icmp_ln208_5, i6 %xor_ln208_11, i6 %zext_ln208_30" [aes.c:208]   --->   Operation 822 'select' 'select_ln208_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 823 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_17 = sub i6 31, %select_ln208_15" [aes.c:208]   --->   Operation 823 'sub' 'sub_ln208_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_19)   --->   "%zext_ln208_32 = zext i6 %select_ln208_17 to i32" [aes.c:208]   --->   Operation 824 'zext' 'zext_ln208_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_5)   --->   "%zext_ln208_33 = zext i6 %sub_ln208_17 to i32" [aes.c:208]   --->   Operation 825 'zext' 'zext_ln208_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 826 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_19 = lshr i32 %select_ln208_16, %zext_ln208_32" [aes.c:208]   --->   Operation 826 'lshr' 'lshr_ln208_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_5)   --->   "%lshr_ln208_20 = lshr i32 -1, %zext_ln208_33" [aes.c:208]   --->   Operation 827 'lshr' 'lshr_ln208_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 828 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_5 = and i32 %lshr_ln208_19, %lshr_ln208_20" [aes.c:208]   --->   Operation 828 'and' 'and_ln208_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln208_8 = trunc i32 %and_ln208_5 to i8" [aes.c:208]   --->   Operation 829 'trunc' 'trunc_ln208_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 830 [1/1] (0.66ns)   --->   "%xor_ln210_2 = xor i8 %trunc_ln205_6, 32" [aes.c:210]   --->   Operation 830 'xor' 'xor_ln210_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 831 [1/1] (0.66ns)   --->   "%xor_ln227_20 = xor i8 %xor_ln210_2, %xor_ln227_16" [aes.c:227]   --->   Operation 831 'xor' 'xor_ln227_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 832 [1/1] (0.66ns)   --->   "%xor_ln230_20 = xor i8 %trunc_ln208_8, %xor_ln230_16" [aes.c:230]   --->   Operation 832 'xor' 'xor_ln230_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 833 [1/1] (0.66ns)   --->   "%xor_ln227_21 = xor i8 %xor_ln210_2, %xor_ln227_13" [aes.c:227]   --->   Operation 833 'xor' 'xor_ln227_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 834 [1/1] (0.66ns)   --->   "%xor_ln230_21 = xor i8 %trunc_ln208_8, %xor_ln230_13" [aes.c:230]   --->   Operation 834 'xor' 'xor_ln230_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 835 [1/1] (0.00ns)   --->   "%empty_73 = trunc i32 %and_ln208_5 to i2" [aes.c:208]   --->   Operation 835 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln207_6286252)   --->   "%empty_74 = xor i2 %empty_40, %empty_73" [aes.c:207]   --->   Operation 836 'xor' 'empty_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 837 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln207_6286252 = xor i2 %tmp_17, %empty_74" [aes.c:166]   --->   Operation 837 'xor' 'trunc_ln207_6286252' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 838 [1/1] (0.00ns)   --->   "%empty_76 = trunc i32 %and_ln205_5 to i2" [aes.c:205]   --->   Operation 838 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln208_6284250)   --->   "%empty_77 = xor i2 %empty_42, %empty_76" [aes.c:208]   --->   Operation 839 'xor' 'empty_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 840 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln208_6284250 = xor i2 %empty_26, %empty_77" [aes.c:166]   --->   Operation 840 'xor' 'trunc_ln208_6284250' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.57>
ST_14 : Operation 841 [1/1] (0.00ns)   --->   "%RoundKey_addr_22 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 22" [aes.c:227]   --->   Operation 841 'getelementptr' 'RoundKey_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_18, i8 %xor_ln229_18, i8 %xor_ln228_18, i8 %xor_ln227_18)" [aes.c:230]   --->   Operation 842 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 843 [1/1] (2.66ns)   --->   "store i32 %tmp_69, i32* %RoundKey_addr_22, align 4" [aes.c:230]   --->   Operation 843 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_14 : Operation 844 [1/1] (0.00ns)   --->   "%RoundKey_addr_23 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 23" [aes.c:227]   --->   Operation 844 'getelementptr' 'RoundKey_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_19, i8 %xor_ln229_19, i8 %xor_ln228_19, i8 %xor_ln227_19)" [aes.c:230]   --->   Operation 845 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 846 [1/1] (2.66ns)   --->   "store i32 %tmp_70, i32* %RoundKey_addr_23, align 4" [aes.c:230]   --->   Operation 846 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_14 : Operation 847 [1/2] (2.66ns)   --->   "%sbox_load_21 = load i32* %sbox_addr_21, align 4" [aes.c:206]   --->   Operation 847 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 848 [1/1] (0.61ns)   --->   "%empty_61 = xor i2 %xor_ln206_3, %empty_46" [aes.c:206]   --->   Operation 848 'xor' 'empty_61' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 849 [1/1] (0.61ns)   --->   "%trunc_ln206_5256230 = xor i2 %empty_61, %trunc_ln206_4304276" [aes.c:206]   --->   Operation 849 'xor' 'trunc_ln206_5256230' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_97 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_5256230, i3 0)" [aes.c:206]   --->   Operation 850 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 851 [1/1] (0.00ns)   --->   "%empty_62 = or i5 %tmp_97, 7" [aes.c:206]   --->   Operation 851 'or' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 852 [1/1] (1.12ns)   --->   "%icmp_ln206_5 = icmp ugt i5 %tmp_97, %empty_62" [aes.c:206]   --->   Operation 852 'icmp' 'icmp_ln206_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln206_30 = zext i5 %tmp_97 to i6" [aes.c:206]   --->   Operation 853 'zext' 'zext_ln206_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln206_31 = zext i5 %empty_62 to i6" [aes.c:206]   --->   Operation 854 'zext' 'zext_ln206_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_19)   --->   "%tmp_98 = call i32 @llvm.part.select.i32(i32 %sbox_load_21, i32 31, i32 0)" [aes.c:206]   --->   Operation 855 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 856 [1/1] (1.36ns)   --->   "%sub_ln206_15 = sub i6 %zext_ln206_30, %zext_ln206_31" [aes.c:206]   --->   Operation 856 'sub' 'sub_ln206_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_19)   --->   "%xor_ln206_10 = xor i6 %zext_ln206_30, 31" [aes.c:206]   --->   Operation 857 'xor' 'xor_ln206_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 858 [1/1] (1.36ns)   --->   "%sub_ln206_16 = sub i6 %zext_ln206_31, %zext_ln206_30" [aes.c:206]   --->   Operation 858 'sub' 'sub_ln206_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_17)   --->   "%select_ln206_15 = select i1 %icmp_ln206_5, i6 %sub_ln206_15, i6 %sub_ln206_16" [aes.c:206]   --->   Operation 859 'select' 'select_ln206_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_19)   --->   "%select_ln206_16 = select i1 %icmp_ln206_5, i32 %tmp_98, i32 %sbox_load_21" [aes.c:206]   --->   Operation 860 'select' 'select_ln206_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_19)   --->   "%select_ln206_17 = select i1 %icmp_ln206_5, i6 %xor_ln206_10, i6 %zext_ln206_30" [aes.c:206]   --->   Operation 861 'select' 'select_ln206_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 862 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_17 = sub i6 31, %select_ln206_15" [aes.c:206]   --->   Operation 862 'sub' 'sub_ln206_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_19)   --->   "%zext_ln206_32 = zext i6 %select_ln206_17 to i32" [aes.c:206]   --->   Operation 863 'zext' 'zext_ln206_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_5)   --->   "%zext_ln206_33 = zext i6 %sub_ln206_17 to i32" [aes.c:206]   --->   Operation 864 'zext' 'zext_ln206_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 865 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_19 = lshr i32 %select_ln206_16, %zext_ln206_32" [aes.c:206]   --->   Operation 865 'lshr' 'lshr_ln206_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_5)   --->   "%lshr_ln206_20 = lshr i32 -1, %zext_ln206_33" [aes.c:206]   --->   Operation 866 'lshr' 'lshr_ln206_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 867 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_5 = and i32 %lshr_ln206_19, %lshr_ln206_20" [aes.c:206]   --->   Operation 867 'and' 'and_ln206_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln206_6 = trunc i32 %and_ln206_5 to i8" [aes.c:206]   --->   Operation 868 'trunc' 'trunc_ln206_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 869 [1/2] (2.66ns)   --->   "%sbox_load_22 = load i32* %sbox_addr_22, align 4" [aes.c:207]   --->   Operation 869 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 870 [1/1] (0.61ns)   --->   "%empty_63 = xor i2 %xor_ln207_3, %empty_48" [aes.c:207]   --->   Operation 870 'xor' 'empty_63' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 871 [1/1] (0.61ns)   --->   "%trunc_ln207_5254228 = xor i2 %empty_63, %trunc_ln207_4302274" [aes.c:207]   --->   Operation 871 'xor' 'trunc_ln207_5254228' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_103 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_5254228, i3 0)" [aes.c:207]   --->   Operation 872 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 873 [1/1] (0.00ns)   --->   "%empty_64 = or i5 %tmp_103, 7" [aes.c:207]   --->   Operation 873 'or' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 874 [1/1] (1.12ns)   --->   "%icmp_ln207_5 = icmp ugt i5 %tmp_103, %empty_64" [aes.c:207]   --->   Operation 874 'icmp' 'icmp_ln207_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln207_30 = zext i5 %tmp_103 to i6" [aes.c:207]   --->   Operation 875 'zext' 'zext_ln207_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln207_31 = zext i5 %empty_64 to i6" [aes.c:207]   --->   Operation 876 'zext' 'zext_ln207_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_19)   --->   "%tmp_104 = call i32 @llvm.part.select.i32(i32 %sbox_load_22, i32 31, i32 0)" [aes.c:207]   --->   Operation 877 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 878 [1/1] (1.36ns)   --->   "%sub_ln207_15 = sub i6 %zext_ln207_30, %zext_ln207_31" [aes.c:207]   --->   Operation 878 'sub' 'sub_ln207_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_19)   --->   "%xor_ln207_10 = xor i6 %zext_ln207_30, 31" [aes.c:207]   --->   Operation 879 'xor' 'xor_ln207_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 880 [1/1] (1.36ns)   --->   "%sub_ln207_16 = sub i6 %zext_ln207_31, %zext_ln207_30" [aes.c:207]   --->   Operation 880 'sub' 'sub_ln207_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_17)   --->   "%select_ln207_15 = select i1 %icmp_ln207_5, i6 %sub_ln207_15, i6 %sub_ln207_16" [aes.c:207]   --->   Operation 881 'select' 'select_ln207_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_19)   --->   "%select_ln207_16 = select i1 %icmp_ln207_5, i32 %tmp_104, i32 %sbox_load_22" [aes.c:207]   --->   Operation 882 'select' 'select_ln207_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_19)   --->   "%select_ln207_17 = select i1 %icmp_ln207_5, i6 %xor_ln207_10, i6 %zext_ln207_30" [aes.c:207]   --->   Operation 883 'select' 'select_ln207_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 884 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_17 = sub i6 31, %select_ln207_15" [aes.c:207]   --->   Operation 884 'sub' 'sub_ln207_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_19)   --->   "%zext_ln207_32 = zext i6 %select_ln207_17 to i32" [aes.c:207]   --->   Operation 885 'zext' 'zext_ln207_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_5)   --->   "%zext_ln207_33 = zext i6 %sub_ln207_17 to i32" [aes.c:207]   --->   Operation 886 'zext' 'zext_ln207_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 887 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_19 = lshr i32 %select_ln207_16, %zext_ln207_32" [aes.c:207]   --->   Operation 887 'lshr' 'lshr_ln207_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_5)   --->   "%lshr_ln207_20 = lshr i32 -1, %zext_ln207_33" [aes.c:207]   --->   Operation 888 'lshr' 'lshr_ln207_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 889 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_5 = and i32 %lshr_ln207_19, %lshr_ln207_20" [aes.c:207]   --->   Operation 889 'and' 'and_ln207_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln207_6 = trunc i32 %and_ln207_5 to i8" [aes.c:207]   --->   Operation 890 'trunc' 'trunc_ln207_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 891 [1/1] (0.66ns)   --->   "%xor_ln228_20 = xor i8 %trunc_ln206_6, %xor_ln228_16" [aes.c:228]   --->   Operation 891 'xor' 'xor_ln228_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 892 [1/1] (0.66ns)   --->   "%xor_ln229_20 = xor i8 %trunc_ln207_6, %xor_ln229_16" [aes.c:229]   --->   Operation 892 'xor' 'xor_ln229_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 893 [1/1] (0.66ns)   --->   "%xor_ln228_21 = xor i8 %trunc_ln206_6, %xor_ln228_13" [aes.c:228]   --->   Operation 893 'xor' 'xor_ln228_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 894 [1/1] (0.66ns)   --->   "%xor_ln229_21 = xor i8 %trunc_ln207_6, %xor_ln229_13" [aes.c:229]   --->   Operation 894 'xor' 'xor_ln229_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 895 [1/1] (0.66ns)   --->   "%xor_ln227_23 = xor i8 %xor_ln227_21, %xor_ln227_15" [aes.c:227]   --->   Operation 895 'xor' 'xor_ln227_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 896 [1/1] (0.66ns)   --->   "%xor_ln230_23 = xor i8 %xor_ln230_21, %xor_ln230_15" [aes.c:230]   --->   Operation 896 'xor' 'xor_ln230_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 897 [1/1] (0.00ns)   --->   "%empty_67 = trunc i32 %and_ln206_5 to i2" [aes.c:206]   --->   Operation 897 'trunc' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_6290256)   --->   "%empty_68 = xor i2 %empty_36, %empty_67" [aes.c:205]   --->   Operation 898 'xor' 'empty_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 899 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln205_6290256 = xor i2 %tmp_12, %empty_68" [aes.c:166]   --->   Operation 899 'xor' 'trunc_ln205_6290256' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 900 [1/1] (0.00ns)   --->   "%empty_70 = trunc i32 %and_ln207_5 to i2" [aes.c:207]   --->   Operation 900 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln206_6288254)   --->   "%empty_71 = xor i2 %empty_38, %empty_70" [aes.c:206]   --->   Operation 901 'xor' 'empty_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 902 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln206_6288254 = xor i2 %tmp_14, %empty_71" [aes.c:166]   --->   Operation 902 'xor' 'trunc_ln206_6288254' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 903 [1/1] (0.00ns)   --->   "%lshr_ln207_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_23, i32 2, i32 7)" [aes.c:207]   --->   Operation 903 'partselect' 'lshr_ln207_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln207_6 = zext i6 %lshr_ln207_6 to i64" [aes.c:207]   --->   Operation 904 'zext' 'zext_ln207_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 905 [1/1] (0.00ns)   --->   "%sbox_addr_26 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_6" [aes.c:207]   --->   Operation 905 'getelementptr' 'sbox_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 906 [2/2] (2.66ns)   --->   "%sbox_load_26 = load i32* %sbox_addr_26, align 4" [aes.c:207]   --->   Operation 906 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 907 [1/1] (0.00ns)   --->   "%lshr_ln208_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_23, i32 2, i32 7)" [aes.c:208]   --->   Operation 907 'partselect' 'lshr_ln208_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln208_6 = zext i6 %lshr_ln208_6 to i64" [aes.c:208]   --->   Operation 908 'zext' 'zext_ln208_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 909 [1/1] (0.00ns)   --->   "%sbox_addr_27 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_6" [aes.c:208]   --->   Operation 909 'getelementptr' 'sbox_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 910 [2/2] (2.66ns)   --->   "%sbox_load_27 = load i32* %sbox_addr_27, align 4" [aes.c:208]   --->   Operation 910 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 15 <SV = 14> <Delay = 7.57>
ST_15 : Operation 911 [1/1] (0.00ns)   --->   "%RoundKey_addr_24 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 24" [aes.c:227]   --->   Operation 911 'getelementptr' 'RoundKey_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_20, i8 %xor_ln229_20, i8 %xor_ln228_20, i8 %xor_ln227_20)" [aes.c:230]   --->   Operation 912 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 913 [1/1] (2.66ns)   --->   "store i32 %tmp_75, i32* %RoundKey_addr_24, align 4" [aes.c:230]   --->   Operation 913 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_15 : Operation 914 [1/1] (0.00ns)   --->   "%RoundKey_addr_25 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 25" [aes.c:227]   --->   Operation 914 'getelementptr' 'RoundKey_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_21, i8 %xor_ln229_21, i8 %xor_ln228_21, i8 %xor_ln227_21)" [aes.c:230]   --->   Operation 915 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 916 [1/1] (2.66ns)   --->   "store i32 %tmp_76, i32* %RoundKey_addr_25, align 4" [aes.c:230]   --->   Operation 916 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_15 : Operation 917 [1/1] (0.66ns)   --->   "%xor_ln228_23 = xor i8 %xor_ln228_21, %xor_ln228_15" [aes.c:228]   --->   Operation 917 'xor' 'xor_ln228_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 918 [1/1] (0.66ns)   --->   "%xor_ln229_23 = xor i8 %xor_ln229_21, %xor_ln229_15" [aes.c:229]   --->   Operation 918 'xor' 'xor_ln229_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 919 [1/1] (0.00ns)   --->   "%lshr_ln205_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_23, i32 2, i32 7)" [aes.c:205]   --->   Operation 919 'partselect' 'lshr_ln205_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln205_6 = zext i6 %lshr_ln205_6 to i64" [aes.c:205]   --->   Operation 920 'zext' 'zext_ln205_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 921 [1/1] (0.00ns)   --->   "%sbox_addr_24 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_6" [aes.c:205]   --->   Operation 921 'getelementptr' 'sbox_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 922 [2/2] (2.66ns)   --->   "%sbox_load_24 = load i32* %sbox_addr_24, align 4" [aes.c:205]   --->   Operation 922 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 923 [1/1] (0.00ns)   --->   "%lshr_ln206_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_23, i32 2, i32 7)" [aes.c:206]   --->   Operation 923 'partselect' 'lshr_ln206_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln206_6 = zext i6 %lshr_ln206_6 to i64" [aes.c:206]   --->   Operation 924 'zext' 'zext_ln206_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 925 [1/1] (0.00ns)   --->   "%sbox_addr_25 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_6" [aes.c:206]   --->   Operation 925 'getelementptr' 'sbox_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 926 [2/2] (2.66ns)   --->   "%sbox_load_25 = load i32* %sbox_addr_25, align 4" [aes.c:206]   --->   Operation 926 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 927 [1/2] (2.66ns)   --->   "%sbox_load_26 = load i32* %sbox_addr_26, align 4" [aes.c:207]   --->   Operation 927 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_115 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_6286252, i3 0)" [aes.c:166]   --->   Operation 928 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 929 [1/1] (0.00ns)   --->   "%empty_75 = or i5 %tmp_115, 7" [aes.c:166]   --->   Operation 929 'or' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 930 [1/1] (1.12ns)   --->   "%icmp_ln207_6 = icmp ugt i5 %tmp_115, %empty_75" [aes.c:207]   --->   Operation 930 'icmp' 'icmp_ln207_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln207_34 = zext i5 %tmp_115 to i6" [aes.c:207]   --->   Operation 931 'zext' 'zext_ln207_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln207_35 = zext i5 %empty_75 to i6" [aes.c:207]   --->   Operation 932 'zext' 'zext_ln207_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_21)   --->   "%tmp_116 = call i32 @llvm.part.select.i32(i32 %sbox_load_26, i32 31, i32 0)" [aes.c:207]   --->   Operation 933 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 934 [1/1] (1.36ns)   --->   "%sub_ln207_18 = sub i6 %zext_ln207_34, %zext_ln207_35" [aes.c:207]   --->   Operation 934 'sub' 'sub_ln207_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_21)   --->   "%xor_ln207_11 = xor i6 %zext_ln207_34, 31" [aes.c:207]   --->   Operation 935 'xor' 'xor_ln207_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 936 [1/1] (1.36ns)   --->   "%sub_ln207_19 = sub i6 %zext_ln207_35, %zext_ln207_34" [aes.c:207]   --->   Operation 936 'sub' 'sub_ln207_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_20)   --->   "%select_ln207_18 = select i1 %icmp_ln207_6, i6 %sub_ln207_18, i6 %sub_ln207_19" [aes.c:207]   --->   Operation 937 'select' 'select_ln207_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_21)   --->   "%select_ln207_19 = select i1 %icmp_ln207_6, i32 %tmp_116, i32 %sbox_load_26" [aes.c:207]   --->   Operation 938 'select' 'select_ln207_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_21)   --->   "%select_ln207_20 = select i1 %icmp_ln207_6, i6 %xor_ln207_11, i6 %zext_ln207_34" [aes.c:207]   --->   Operation 939 'select' 'select_ln207_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 940 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_20 = sub i6 31, %select_ln207_18" [aes.c:207]   --->   Operation 940 'sub' 'sub_ln207_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_21)   --->   "%zext_ln207_36 = zext i6 %select_ln207_20 to i32" [aes.c:207]   --->   Operation 941 'zext' 'zext_ln207_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_6)   --->   "%zext_ln207_37 = zext i6 %sub_ln207_20 to i32" [aes.c:207]   --->   Operation 942 'zext' 'zext_ln207_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 943 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_21 = lshr i32 %select_ln207_19, %zext_ln207_36" [aes.c:207]   --->   Operation 943 'lshr' 'lshr_ln207_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_6)   --->   "%lshr_ln207_22 = lshr i32 -1, %zext_ln207_37" [aes.c:207]   --->   Operation 944 'lshr' 'lshr_ln207_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 945 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_6 = and i32 %lshr_ln207_21, %lshr_ln207_22" [aes.c:207]   --->   Operation 945 'and' 'and_ln207_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln207_7 = trunc i32 %and_ln207_6 to i8" [aes.c:207]   --->   Operation 946 'trunc' 'trunc_ln207_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 947 [1/2] (2.66ns)   --->   "%sbox_load_27 = load i32* %sbox_addr_27, align 4" [aes.c:208]   --->   Operation 947 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_117 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_6284250, i3 0)" [aes.c:166]   --->   Operation 948 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 949 [1/1] (0.00ns)   --->   "%empty_78 = or i5 %tmp_117, 7" [aes.c:166]   --->   Operation 949 'or' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 950 [1/1] (1.12ns)   --->   "%icmp_ln208_6 = icmp ugt i5 %tmp_117, %empty_78" [aes.c:208]   --->   Operation 950 'icmp' 'icmp_ln208_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln208_34 = zext i5 %tmp_117 to i6" [aes.c:208]   --->   Operation 951 'zext' 'zext_ln208_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln208_35 = zext i5 %empty_78 to i6" [aes.c:208]   --->   Operation 952 'zext' 'zext_ln208_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_21)   --->   "%tmp_118 = call i32 @llvm.part.select.i32(i32 %sbox_load_27, i32 31, i32 0)" [aes.c:208]   --->   Operation 953 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 954 [1/1] (1.36ns)   --->   "%sub_ln208_18 = sub i6 %zext_ln208_34, %zext_ln208_35" [aes.c:208]   --->   Operation 954 'sub' 'sub_ln208_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_21)   --->   "%xor_ln208_12 = xor i6 %zext_ln208_34, 31" [aes.c:208]   --->   Operation 955 'xor' 'xor_ln208_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 956 [1/1] (1.36ns)   --->   "%sub_ln208_19 = sub i6 %zext_ln208_35, %zext_ln208_34" [aes.c:208]   --->   Operation 956 'sub' 'sub_ln208_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_20)   --->   "%select_ln208_18 = select i1 %icmp_ln208_6, i6 %sub_ln208_18, i6 %sub_ln208_19" [aes.c:208]   --->   Operation 957 'select' 'select_ln208_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_21)   --->   "%select_ln208_19 = select i1 %icmp_ln208_6, i32 %tmp_118, i32 %sbox_load_27" [aes.c:208]   --->   Operation 958 'select' 'select_ln208_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_21)   --->   "%select_ln208_20 = select i1 %icmp_ln208_6, i6 %xor_ln208_12, i6 %zext_ln208_34" [aes.c:208]   --->   Operation 959 'select' 'select_ln208_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 960 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_20 = sub i6 31, %select_ln208_18" [aes.c:208]   --->   Operation 960 'sub' 'sub_ln208_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_21)   --->   "%zext_ln208_36 = zext i6 %select_ln208_20 to i32" [aes.c:208]   --->   Operation 961 'zext' 'zext_ln208_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_6)   --->   "%zext_ln208_37 = zext i6 %sub_ln208_20 to i32" [aes.c:208]   --->   Operation 962 'zext' 'zext_ln208_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 963 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_21 = lshr i32 %select_ln208_19, %zext_ln208_36" [aes.c:208]   --->   Operation 963 'lshr' 'lshr_ln208_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_6)   --->   "%lshr_ln208_22 = lshr i32 -1, %zext_ln208_37" [aes.c:208]   --->   Operation 964 'lshr' 'lshr_ln208_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 965 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_6 = and i32 %lshr_ln208_21, %lshr_ln208_22" [aes.c:208]   --->   Operation 965 'and' 'and_ln208_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln208_9 = trunc i32 %and_ln208_6 to i8" [aes.c:208]   --->   Operation 966 'trunc' 'trunc_ln208_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 967 [1/1] (0.66ns)   --->   "%xor_ln229_24 = xor i8 %trunc_ln207_7, %xor_ln229_20" [aes.c:229]   --->   Operation 967 'xor' 'xor_ln229_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 968 [1/1] (0.66ns)   --->   "%xor_ln230_24 = xor i8 %trunc_ln208_9, %xor_ln230_20" [aes.c:230]   --->   Operation 968 'xor' 'xor_ln230_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln206_4)   --->   "%trunc_ln229_3 = trunc i32 %and_ln207_6 to i2" [aes.c:229]   --->   Operation 969 'trunc' 'trunc_ln229_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node xor_ln206_4)   --->   "%xor_ln229_42 = xor i2 %xor_ln206_3, %trunc_ln229_3" [aes.c:229]   --->   Operation 970 'xor' 'xor_ln229_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_4)   --->   "%trunc_ln230_3 = trunc i32 %and_ln208_6 to i2" [aes.c:230]   --->   Operation 971 'trunc' 'trunc_ln230_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_4)   --->   "%xor_ln230_42 = xor i2 %xor_ln207_3, %trunc_ln230_3" [aes.c:230]   --->   Operation 972 'xor' 'xor_ln230_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 973 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln206_4 = xor i2 %xor_ln229_42, %empty_70" [aes.c:206]   --->   Operation 973 'xor' 'xor_ln206_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 974 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln207_4 = xor i2 %xor_ln230_42, %empty_73" [aes.c:207]   --->   Operation 974 'xor' 'xor_ln207_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.57>
ST_16 : Operation 975 [1/1] (0.66ns)   --->   "%xor_ln227_22 = xor i8 %xor_ln227_21, %xor_ln227_18" [aes.c:227]   --->   Operation 975 'xor' 'xor_ln227_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 976 [1/1] (0.00ns)   --->   "%RoundKey_addr_26 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 26" [aes.c:227]   --->   Operation 976 'getelementptr' 'RoundKey_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 977 [1/1] (0.66ns)   --->   "%xor_ln228_22 = xor i8 %xor_ln228_21, %xor_ln228_18" [aes.c:228]   --->   Operation 977 'xor' 'xor_ln228_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 978 [1/1] (0.66ns)   --->   "%xor_ln229_22 = xor i8 %xor_ln229_21, %xor_ln229_18" [aes.c:229]   --->   Operation 978 'xor' 'xor_ln229_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 979 [1/1] (0.66ns)   --->   "%xor_ln230_22 = xor i8 %xor_ln230_21, %xor_ln230_18" [aes.c:230]   --->   Operation 979 'xor' 'xor_ln230_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_22, i8 %xor_ln229_22, i8 %xor_ln228_22, i8 %xor_ln227_22)" [aes.c:230]   --->   Operation 980 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 981 [1/1] (2.66ns)   --->   "store i32 %tmp_77, i32* %RoundKey_addr_26, align 4" [aes.c:230]   --->   Operation 981 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_16 : Operation 982 [1/1] (0.00ns)   --->   "%RoundKey_addr_27 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 27" [aes.c:227]   --->   Operation 982 'getelementptr' 'RoundKey_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_23, i8 %xor_ln229_23, i8 %xor_ln228_23, i8 %xor_ln227_23)" [aes.c:230]   --->   Operation 983 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 984 [1/1] (2.66ns)   --->   "store i32 %tmp_78, i32* %RoundKey_addr_27, align 4" [aes.c:230]   --->   Operation 984 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_16 : Operation 985 [1/2] (2.66ns)   --->   "%sbox_load_24 = load i32* %sbox_addr_24, align 4" [aes.c:205]   --->   Operation 985 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_111 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_6290256, i3 0)" [aes.c:166]   --->   Operation 986 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 987 [1/1] (0.00ns)   --->   "%empty_69 = or i5 %tmp_111, 7" [aes.c:166]   --->   Operation 987 'or' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 988 [1/1] (1.12ns)   --->   "%icmp_ln205_6 = icmp ugt i5 %tmp_111, %empty_69" [aes.c:205]   --->   Operation 988 'icmp' 'icmp_ln205_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln205_34 = zext i5 %tmp_111 to i6" [aes.c:205]   --->   Operation 989 'zext' 'zext_ln205_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln205_35 = zext i5 %empty_69 to i6" [aes.c:205]   --->   Operation 990 'zext' 'zext_ln205_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%tmp_112 = call i32 @llvm.part.select.i32(i32 %sbox_load_24, i32 31, i32 0)" [aes.c:205]   --->   Operation 991 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 992 [1/1] (1.36ns)   --->   "%sub_ln205_18 = sub i6 %zext_ln205_34, %zext_ln205_35" [aes.c:205]   --->   Operation 992 'sub' 'sub_ln205_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%xor_ln205_11 = xor i6 %zext_ln205_34, 31" [aes.c:205]   --->   Operation 993 'xor' 'xor_ln205_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 994 [1/1] (1.36ns)   --->   "%sub_ln205_19 = sub i6 %zext_ln205_35, %zext_ln205_34" [aes.c:205]   --->   Operation 994 'sub' 'sub_ln205_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_20)   --->   "%select_ln205_18 = select i1 %icmp_ln205_6, i6 %sub_ln205_18, i6 %sub_ln205_19" [aes.c:205]   --->   Operation 995 'select' 'select_ln205_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%select_ln205_19 = select i1 %icmp_ln205_6, i32 %tmp_112, i32 %sbox_load_24" [aes.c:205]   --->   Operation 996 'select' 'select_ln205_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%select_ln205_20 = select i1 %icmp_ln205_6, i6 %xor_ln205_11, i6 %zext_ln205_34" [aes.c:205]   --->   Operation 997 'select' 'select_ln205_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 998 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_20 = sub i6 31, %select_ln205_18" [aes.c:205]   --->   Operation 998 'sub' 'sub_ln205_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%zext_ln205_36 = zext i6 %select_ln205_20 to i32" [aes.c:205]   --->   Operation 999 'zext' 'zext_ln205_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_6)   --->   "%zext_ln205_37 = zext i6 %sub_ln205_20 to i32" [aes.c:205]   --->   Operation 1000 'zext' 'zext_ln205_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1001 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_21 = lshr i32 %select_ln205_19, %zext_ln205_36" [aes.c:205]   --->   Operation 1001 'lshr' 'lshr_ln205_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_6)   --->   "%lshr_ln205_22 = lshr i32 -1, %zext_ln205_37" [aes.c:205]   --->   Operation 1002 'lshr' 'lshr_ln205_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1003 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_6 = and i32 %lshr_ln205_21, %lshr_ln205_22" [aes.c:205]   --->   Operation 1003 'and' 'and_ln205_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_24)   --->   "%trunc_ln205_7 = trunc i32 %and_ln205_6 to i8" [aes.c:205]   --->   Operation 1004 'trunc' 'trunc_ln205_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1005 [1/2] (2.66ns)   --->   "%sbox_load_25 = load i32* %sbox_addr_25, align 4" [aes.c:206]   --->   Operation 1005 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_113 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_6288254, i3 0)" [aes.c:166]   --->   Operation 1006 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1007 [1/1] (0.00ns)   --->   "%empty_72 = or i5 %tmp_113, 7" [aes.c:166]   --->   Operation 1007 'or' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1008 [1/1] (1.12ns)   --->   "%icmp_ln206_6 = icmp ugt i5 %tmp_113, %empty_72" [aes.c:206]   --->   Operation 1008 'icmp' 'icmp_ln206_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln206_34 = zext i5 %tmp_113 to i6" [aes.c:206]   --->   Operation 1009 'zext' 'zext_ln206_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln206_35 = zext i5 %empty_72 to i6" [aes.c:206]   --->   Operation 1010 'zext' 'zext_ln206_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_21)   --->   "%tmp_114 = call i32 @llvm.part.select.i32(i32 %sbox_load_25, i32 31, i32 0)" [aes.c:206]   --->   Operation 1011 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1012 [1/1] (1.36ns)   --->   "%sub_ln206_18 = sub i6 %zext_ln206_34, %zext_ln206_35" [aes.c:206]   --->   Operation 1012 'sub' 'sub_ln206_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_21)   --->   "%xor_ln206_11 = xor i6 %zext_ln206_34, 31" [aes.c:206]   --->   Operation 1013 'xor' 'xor_ln206_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1014 [1/1] (1.36ns)   --->   "%sub_ln206_19 = sub i6 %zext_ln206_35, %zext_ln206_34" [aes.c:206]   --->   Operation 1014 'sub' 'sub_ln206_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_20)   --->   "%select_ln206_18 = select i1 %icmp_ln206_6, i6 %sub_ln206_18, i6 %sub_ln206_19" [aes.c:206]   --->   Operation 1015 'select' 'select_ln206_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_21)   --->   "%select_ln206_19 = select i1 %icmp_ln206_6, i32 %tmp_114, i32 %sbox_load_25" [aes.c:206]   --->   Operation 1016 'select' 'select_ln206_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_21)   --->   "%select_ln206_20 = select i1 %icmp_ln206_6, i6 %xor_ln206_11, i6 %zext_ln206_34" [aes.c:206]   --->   Operation 1017 'select' 'select_ln206_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1018 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_20 = sub i6 31, %select_ln206_18" [aes.c:206]   --->   Operation 1018 'sub' 'sub_ln206_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_21)   --->   "%zext_ln206_36 = zext i6 %select_ln206_20 to i32" [aes.c:206]   --->   Operation 1019 'zext' 'zext_ln206_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_6)   --->   "%zext_ln206_37 = zext i6 %sub_ln206_20 to i32" [aes.c:206]   --->   Operation 1020 'zext' 'zext_ln206_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1021 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_21 = lshr i32 %select_ln206_19, %zext_ln206_36" [aes.c:206]   --->   Operation 1021 'lshr' 'lshr_ln206_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_6)   --->   "%lshr_ln206_22 = lshr i32 -1, %zext_ln206_37" [aes.c:206]   --->   Operation 1022 'lshr' 'lshr_ln206_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1023 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_6 = and i32 %lshr_ln206_21, %lshr_ln206_22" [aes.c:206]   --->   Operation 1023 'and' 'and_ln206_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln206_7 = trunc i32 %and_ln206_6 to i8" [aes.c:206]   --->   Operation 1024 'trunc' 'trunc_ln206_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_24)   --->   "%xor_ln227_46 = xor i8 %xor_ln227_20, 64" [aes.c:227]   --->   Operation 1025 'xor' 'xor_ln227_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1026 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln227_24 = xor i8 %xor_ln227_46, %trunc_ln205_7" [aes.c:227]   --->   Operation 1026 'xor' 'xor_ln227_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1027 [1/1] (0.66ns)   --->   "%xor_ln228_24 = xor i8 %trunc_ln206_7, %xor_ln228_20" [aes.c:228]   --->   Operation 1027 'xor' 'xor_ln228_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1028 [1/1] (0.66ns)   --->   "%xor_ln229_26 = xor i8 %xor_ln229_24, %xor_ln229_18" [aes.c:229]   --->   Operation 1028 'xor' 'xor_ln229_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1029 [1/1] (0.66ns)   --->   "%xor_ln230_26 = xor i8 %xor_ln230_24, %xor_ln230_18" [aes.c:230]   --->   Operation 1029 'xor' 'xor_ln230_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208_5)   --->   "%trunc_ln227_5 = trunc i32 %and_ln205_6 to i2" [aes.c:227]   --->   Operation 1030 'trunc' 'trunc_ln227_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln208_5)   --->   "%xor_ln227_47 = xor i2 %xor_ln208_4, %trunc_ln227_5" [aes.c:227]   --->   Operation 1031 'xor' 'xor_ln227_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_4)   --->   "%trunc_ln228_3 = trunc i32 %and_ln206_6 to i2" [aes.c:228]   --->   Operation 1032 'trunc' 'trunc_ln228_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_4)   --->   "%xor_ln228_42 = xor i2 %xor_ln205_3, %trunc_ln228_3" [aes.c:228]   --->   Operation 1033 'xor' 'xor_ln228_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1034 [1/1] (0.66ns)   --->   "%xor_ln229_27 = xor i8 %xor_ln229_26, %xor_ln229_23" [aes.c:229]   --->   Operation 1034 'xor' 'xor_ln229_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1035 [1/1] (0.66ns)   --->   "%xor_ln230_27 = xor i8 %xor_ln230_26, %xor_ln230_23" [aes.c:230]   --->   Operation 1035 'xor' 'xor_ln230_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1036 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln205_4 = xor i2 %xor_ln228_42, %empty_67" [aes.c:205]   --->   Operation 1036 'xor' 'xor_ln205_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1037 [1/1] (0.00ns)   --->   "%lshr_ln206_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_27, i32 2, i32 7)" [aes.c:206]   --->   Operation 1037 'partselect' 'lshr_ln206_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln206_7 = zext i6 %lshr_ln206_7 to i64" [aes.c:206]   --->   Operation 1038 'zext' 'zext_ln206_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1039 [1/1] (0.00ns)   --->   "%sbox_addr_29 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_7" [aes.c:206]   --->   Operation 1039 'getelementptr' 'sbox_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1040 [2/2] (2.66ns)   --->   "%sbox_load_29 = load i32* %sbox_addr_29, align 4" [aes.c:206]   --->   Operation 1040 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 1041 [1/1] (0.00ns)   --->   "%lshr_ln207_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_27, i32 2, i32 7)" [aes.c:207]   --->   Operation 1041 'partselect' 'lshr_ln207_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln207_7 = zext i6 %lshr_ln207_7 to i64" [aes.c:207]   --->   Operation 1042 'zext' 'zext_ln207_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1043 [1/1] (0.00ns)   --->   "%sbox_addr_30 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_7" [aes.c:207]   --->   Operation 1043 'getelementptr' 'sbox_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1044 [2/2] (2.66ns)   --->   "%sbox_load_30 = load i32* %sbox_addr_30, align 4" [aes.c:207]   --->   Operation 1044 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 1045 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln208_5 = xor i2 %xor_ln227_47, %empty_76" [aes.c:208]   --->   Operation 1045 'xor' 'xor_ln208_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.57>
ST_17 : Operation 1046 [1/1] (0.00ns)   --->   "%RoundKey_addr_28 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 28" [aes.c:227]   --->   Operation 1046 'getelementptr' 'RoundKey_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_24, i8 %xor_ln229_24, i8 %xor_ln228_24, i8 %xor_ln227_24)" [aes.c:230]   --->   Operation 1047 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1048 [1/1] (2.66ns)   --->   "store i32 %tmp_83, i32* %RoundKey_addr_28, align 4" [aes.c:230]   --->   Operation 1048 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_17 : Operation 1049 [1/1] (0.66ns)   --->   "%xor_ln227_25 = xor i8 %xor_ln227_24, %xor_ln227_21" [aes.c:227]   --->   Operation 1049 'xor' 'xor_ln227_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1050 [1/1] (0.00ns)   --->   "%RoundKey_addr_29 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 29" [aes.c:227]   --->   Operation 1050 'getelementptr' 'RoundKey_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1051 [1/1] (0.66ns)   --->   "%xor_ln228_25 = xor i8 %xor_ln228_24, %xor_ln228_21" [aes.c:228]   --->   Operation 1051 'xor' 'xor_ln228_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1052 [1/1] (0.66ns)   --->   "%xor_ln229_25 = xor i8 %xor_ln229_24, %xor_ln229_21" [aes.c:229]   --->   Operation 1052 'xor' 'xor_ln229_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1053 [1/1] (0.66ns)   --->   "%xor_ln230_25 = xor i8 %xor_ln230_24, %xor_ln230_21" [aes.c:230]   --->   Operation 1053 'xor' 'xor_ln230_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_25, i8 %xor_ln229_25, i8 %xor_ln228_25, i8 %xor_ln227_25)" [aes.c:230]   --->   Operation 1054 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1055 [1/1] (2.66ns)   --->   "store i32 %tmp_84, i32* %RoundKey_addr_29, align 4" [aes.c:230]   --->   Operation 1055 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_17 : Operation 1056 [1/1] (0.66ns)   --->   "%xor_ln227_26 = xor i8 %xor_ln227_24, %xor_ln227_18" [aes.c:227]   --->   Operation 1056 'xor' 'xor_ln227_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1057 [1/1] (0.66ns)   --->   "%xor_ln228_26 = xor i8 %xor_ln228_24, %xor_ln228_18" [aes.c:228]   --->   Operation 1057 'xor' 'xor_ln228_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1058 [1/1] (0.66ns)   --->   "%xor_ln227_27 = xor i8 %xor_ln227_26, %xor_ln227_23" [aes.c:227]   --->   Operation 1058 'xor' 'xor_ln227_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1059 [1/1] (0.66ns)   --->   "%xor_ln228_27 = xor i8 %xor_ln228_26, %xor_ln228_23" [aes.c:228]   --->   Operation 1059 'xor' 'xor_ln228_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1060 [1/1] (0.00ns)   --->   "%lshr_ln205_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_27, i32 2, i32 7)" [aes.c:205]   --->   Operation 1060 'partselect' 'lshr_ln205_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln205_7 = zext i6 %lshr_ln205_7 to i64" [aes.c:205]   --->   Operation 1061 'zext' 'zext_ln205_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1062 [1/1] (0.00ns)   --->   "%sbox_addr_28 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_7" [aes.c:205]   --->   Operation 1062 'getelementptr' 'sbox_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1063 [2/2] (2.66ns)   --->   "%sbox_load_28 = load i32* %sbox_addr_28, align 4" [aes.c:205]   --->   Operation 1063 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1064 [1/2] (2.66ns)   --->   "%sbox_load_29 = load i32* %sbox_addr_29, align 4" [aes.c:206]   --->   Operation 1064 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1065 [1/1] (0.61ns)   --->   "%empty_81 = xor i2 %xor_ln206_4, %empty_61" [aes.c:206]   --->   Operation 1065 'xor' 'empty_81' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1066 [1/1] (0.61ns)   --->   "%trunc_ln206_7248222 = xor i2 %empty_81, %trunc_ln206_6288254" [aes.c:206]   --->   Operation 1066 'xor' 'trunc_ln206_7248222' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_121 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_7248222, i3 0)" [aes.c:206]   --->   Operation 1067 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1068 [1/1] (0.00ns)   --->   "%empty_82 = or i5 %tmp_121, 7" [aes.c:206]   --->   Operation 1068 'or' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1069 [1/1] (1.12ns)   --->   "%icmp_ln206_7 = icmp ugt i5 %tmp_121, %empty_82" [aes.c:206]   --->   Operation 1069 'icmp' 'icmp_ln206_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln206_38 = zext i5 %tmp_121 to i6" [aes.c:206]   --->   Operation 1070 'zext' 'zext_ln206_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln206_39 = zext i5 %empty_82 to i6" [aes.c:206]   --->   Operation 1071 'zext' 'zext_ln206_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_23)   --->   "%tmp_122 = call i32 @llvm.part.select.i32(i32 %sbox_load_29, i32 31, i32 0)" [aes.c:206]   --->   Operation 1072 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1073 [1/1] (1.36ns)   --->   "%sub_ln206_21 = sub i6 %zext_ln206_38, %zext_ln206_39" [aes.c:206]   --->   Operation 1073 'sub' 'sub_ln206_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_23)   --->   "%xor_ln206_12 = xor i6 %zext_ln206_38, 31" [aes.c:206]   --->   Operation 1074 'xor' 'xor_ln206_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1075 [1/1] (1.36ns)   --->   "%sub_ln206_22 = sub i6 %zext_ln206_39, %zext_ln206_38" [aes.c:206]   --->   Operation 1075 'sub' 'sub_ln206_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_23)   --->   "%select_ln206_21 = select i1 %icmp_ln206_7, i6 %sub_ln206_21, i6 %sub_ln206_22" [aes.c:206]   --->   Operation 1076 'select' 'select_ln206_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_23)   --->   "%select_ln206_22 = select i1 %icmp_ln206_7, i32 %tmp_122, i32 %sbox_load_29" [aes.c:206]   --->   Operation 1077 'select' 'select_ln206_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_23)   --->   "%select_ln206_23 = select i1 %icmp_ln206_7, i6 %xor_ln206_12, i6 %zext_ln206_38" [aes.c:206]   --->   Operation 1078 'select' 'select_ln206_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1079 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_23 = sub i6 31, %select_ln206_21" [aes.c:206]   --->   Operation 1079 'sub' 'sub_ln206_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_23)   --->   "%zext_ln206_40 = zext i6 %select_ln206_23 to i32" [aes.c:206]   --->   Operation 1080 'zext' 'zext_ln206_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_7)   --->   "%zext_ln206_41 = zext i6 %sub_ln206_23 to i32" [aes.c:206]   --->   Operation 1081 'zext' 'zext_ln206_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1082 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_23 = lshr i32 %select_ln206_22, %zext_ln206_40" [aes.c:206]   --->   Operation 1082 'lshr' 'lshr_ln206_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_7)   --->   "%lshr_ln206_24 = lshr i32 -1, %zext_ln206_41" [aes.c:206]   --->   Operation 1083 'lshr' 'lshr_ln206_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1084 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_7 = and i32 %lshr_ln206_23, %lshr_ln206_24" [aes.c:206]   --->   Operation 1084 'and' 'and_ln206_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln206_8 = trunc i32 %and_ln206_7 to i8" [aes.c:206]   --->   Operation 1085 'trunc' 'trunc_ln206_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1086 [1/2] (2.66ns)   --->   "%sbox_load_30 = load i32* %sbox_addr_30, align 4" [aes.c:207]   --->   Operation 1086 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1087 [1/1] (0.61ns)   --->   "%empty_83 = xor i2 %xor_ln207_4, %empty_63" [aes.c:207]   --->   Operation 1087 'xor' 'empty_83' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1088 [1/1] (0.61ns)   --->   "%trunc_ln207_7246220 = xor i2 %empty_83, %trunc_ln207_6286252" [aes.c:207]   --->   Operation 1088 'xor' 'trunc_ln207_7246220' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_7246220, i3 0)" [aes.c:207]   --->   Operation 1089 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1090 [1/1] (0.00ns)   --->   "%empty_84 = or i5 %tmp_123, 7" [aes.c:207]   --->   Operation 1090 'or' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1091 [1/1] (1.12ns)   --->   "%icmp_ln207_7 = icmp ugt i5 %tmp_123, %empty_84" [aes.c:207]   --->   Operation 1091 'icmp' 'icmp_ln207_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln207_38 = zext i5 %tmp_123 to i6" [aes.c:207]   --->   Operation 1092 'zext' 'zext_ln207_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln207_39 = zext i5 %empty_84 to i6" [aes.c:207]   --->   Operation 1093 'zext' 'zext_ln207_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_23)   --->   "%tmp_124 = call i32 @llvm.part.select.i32(i32 %sbox_load_30, i32 31, i32 0)" [aes.c:207]   --->   Operation 1094 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1095 [1/1] (1.36ns)   --->   "%sub_ln207_21 = sub i6 %zext_ln207_38, %zext_ln207_39" [aes.c:207]   --->   Operation 1095 'sub' 'sub_ln207_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_23)   --->   "%xor_ln207_12 = xor i6 %zext_ln207_38, 31" [aes.c:207]   --->   Operation 1096 'xor' 'xor_ln207_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1097 [1/1] (1.36ns)   --->   "%sub_ln207_22 = sub i6 %zext_ln207_39, %zext_ln207_38" [aes.c:207]   --->   Operation 1097 'sub' 'sub_ln207_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_23)   --->   "%select_ln207_21 = select i1 %icmp_ln207_7, i6 %sub_ln207_21, i6 %sub_ln207_22" [aes.c:207]   --->   Operation 1098 'select' 'select_ln207_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_23)   --->   "%select_ln207_22 = select i1 %icmp_ln207_7, i32 %tmp_124, i32 %sbox_load_30" [aes.c:207]   --->   Operation 1099 'select' 'select_ln207_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_23)   --->   "%select_ln207_23 = select i1 %icmp_ln207_7, i6 %xor_ln207_12, i6 %zext_ln207_38" [aes.c:207]   --->   Operation 1100 'select' 'select_ln207_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1101 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_23 = sub i6 31, %select_ln207_21" [aes.c:207]   --->   Operation 1101 'sub' 'sub_ln207_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_23)   --->   "%zext_ln207_40 = zext i6 %select_ln207_23 to i32" [aes.c:207]   --->   Operation 1102 'zext' 'zext_ln207_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_7)   --->   "%zext_ln207_41 = zext i6 %sub_ln207_23 to i32" [aes.c:207]   --->   Operation 1103 'zext' 'zext_ln207_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1104 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_23 = lshr i32 %select_ln207_22, %zext_ln207_40" [aes.c:207]   --->   Operation 1104 'lshr' 'lshr_ln207_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_7)   --->   "%lshr_ln207_24 = lshr i32 -1, %zext_ln207_41" [aes.c:207]   --->   Operation 1105 'lshr' 'lshr_ln207_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1106 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_7 = and i32 %lshr_ln207_23, %lshr_ln207_24" [aes.c:207]   --->   Operation 1106 'and' 'and_ln207_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln207_8 = trunc i32 %and_ln207_7 to i8" [aes.c:207]   --->   Operation 1107 'trunc' 'trunc_ln207_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1108 [1/1] (0.00ns)   --->   "%lshr_ln208_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_27, i32 2, i32 7)" [aes.c:208]   --->   Operation 1108 'partselect' 'lshr_ln208_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln208_7 = zext i6 %lshr_ln208_7 to i64" [aes.c:208]   --->   Operation 1109 'zext' 'zext_ln208_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1110 [1/1] (0.00ns)   --->   "%sbox_addr_31 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_7" [aes.c:208]   --->   Operation 1110 'getelementptr' 'sbox_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1111 [2/2] (2.66ns)   --->   "%sbox_load_31 = load i32* %sbox_addr_31, align 4" [aes.c:208]   --->   Operation 1111 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1112 [1/1] (0.66ns)   --->   "%xor_ln228_28 = xor i8 %trunc_ln206_8, %xor_ln228_24" [aes.c:228]   --->   Operation 1112 'xor' 'xor_ln228_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1113 [1/1] (0.66ns)   --->   "%xor_ln229_28 = xor i8 %trunc_ln207_8, %xor_ln229_24" [aes.c:229]   --->   Operation 1113 'xor' 'xor_ln229_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1114 [1/1] (0.66ns)   --->   "%xor_ln228_29 = xor i8 %trunc_ln206_8, %xor_ln228_21" [aes.c:228]   --->   Operation 1114 'xor' 'xor_ln228_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1115 [1/1] (0.66ns)   --->   "%xor_ln229_29 = xor i8 %trunc_ln207_8, %xor_ln229_21" [aes.c:229]   --->   Operation 1115 'xor' 'xor_ln229_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1116 [1/1] (0.66ns)   --->   "%xor_ln228_31 = xor i8 %trunc_ln206_8, %xor_ln228_15" [aes.c:228]   --->   Operation 1116 'xor' 'xor_ln228_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1117 [1/1] (0.66ns)   --->   "%xor_ln229_31 = xor i8 %trunc_ln207_8, %xor_ln229_15" [aes.c:229]   --->   Operation 1117 'xor' 'xor_ln229_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1118 [1/1] (0.00ns)   --->   "%lshr_ln205_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_31, i32 2, i32 7)" [aes.c:205]   --->   Operation 1118 'partselect' 'lshr_ln205_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1119 [1/1] (0.00ns)   --->   "%empty_87 = trunc i32 %and_ln206_7 to i2" [aes.c:206]   --->   Operation 1119 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1120 [1/1] (0.00ns)   --->   "%lshr_ln206_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_31, i32 2, i32 7)" [aes.c:206]   --->   Operation 1120 'partselect' 'lshr_ln206_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1121 [1/1] (0.00ns)   --->   "%empty_89 = trunc i32 %and_ln207_7 to i2" [aes.c:207]   --->   Operation 1121 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 1122 [1/1] (0.00ns)   --->   "%RoundKey_addr_30 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 30" [aes.c:227]   --->   Operation 1122 'getelementptr' 'RoundKey_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_26, i8 %xor_ln229_26, i8 %xor_ln228_26, i8 %xor_ln227_26)" [aes.c:230]   --->   Operation 1123 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1124 [1/1] (2.66ns)   --->   "store i32 %tmp_85, i32* %RoundKey_addr_30, align 4" [aes.c:230]   --->   Operation 1124 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_18 : Operation 1125 [1/1] (0.00ns)   --->   "%RoundKey_addr_31 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 31" [aes.c:227]   --->   Operation 1125 'getelementptr' 'RoundKey_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_27, i8 %xor_ln229_27, i8 %xor_ln228_27, i8 %xor_ln227_27)" [aes.c:230]   --->   Operation 1126 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1127 [1/1] (2.66ns)   --->   "store i32 %tmp_86, i32* %RoundKey_addr_31, align 4" [aes.c:230]   --->   Operation 1127 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_18 : Operation 1128 [1/2] (2.66ns)   --->   "%sbox_load_28 = load i32* %sbox_addr_28, align 4" [aes.c:205]   --->   Operation 1128 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_18 : Operation 1129 [1/1] (0.61ns)   --->   "%empty_79 = xor i2 %xor_ln205_4, %empty_59" [aes.c:205]   --->   Operation 1129 'xor' 'empty_79' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1130 [1/1] (0.61ns)   --->   "%trunc_ln205_7250224 = xor i2 %empty_79, %trunc_ln205_6290256" [aes.c:205]   --->   Operation 1130 'xor' 'trunc_ln205_7250224' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_119 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_7250224, i3 0)" [aes.c:205]   --->   Operation 1131 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1132 [1/1] (0.00ns)   --->   "%empty_80 = or i5 %tmp_119, 7" [aes.c:205]   --->   Operation 1132 'or' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1133 [1/1] (1.12ns)   --->   "%icmp_ln205_7 = icmp ugt i5 %tmp_119, %empty_80" [aes.c:205]   --->   Operation 1133 'icmp' 'icmp_ln205_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln205_38 = zext i5 %tmp_119 to i6" [aes.c:205]   --->   Operation 1134 'zext' 'zext_ln205_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln205_39 = zext i5 %empty_80 to i6" [aes.c:205]   --->   Operation 1135 'zext' 'zext_ln205_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%tmp_120 = call i32 @llvm.part.select.i32(i32 %sbox_load_28, i32 31, i32 0)" [aes.c:205]   --->   Operation 1136 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1137 [1/1] (1.36ns)   --->   "%sub_ln205_21 = sub i6 %zext_ln205_38, %zext_ln205_39" [aes.c:205]   --->   Operation 1137 'sub' 'sub_ln205_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%xor_ln205_12 = xor i6 %zext_ln205_38, 31" [aes.c:205]   --->   Operation 1138 'xor' 'xor_ln205_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1139 [1/1] (1.36ns)   --->   "%sub_ln205_22 = sub i6 %zext_ln205_39, %zext_ln205_38" [aes.c:205]   --->   Operation 1139 'sub' 'sub_ln205_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_23)   --->   "%select_ln205_21 = select i1 %icmp_ln205_7, i6 %sub_ln205_21, i6 %sub_ln205_22" [aes.c:205]   --->   Operation 1140 'select' 'select_ln205_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%select_ln205_22 = select i1 %icmp_ln205_7, i32 %tmp_120, i32 %sbox_load_28" [aes.c:205]   --->   Operation 1141 'select' 'select_ln205_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%select_ln205_23 = select i1 %icmp_ln205_7, i6 %xor_ln205_12, i6 %zext_ln205_38" [aes.c:205]   --->   Operation 1142 'select' 'select_ln205_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1143 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_23 = sub i6 31, %select_ln205_21" [aes.c:205]   --->   Operation 1143 'sub' 'sub_ln205_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%zext_ln205_40 = zext i6 %select_ln205_23 to i32" [aes.c:205]   --->   Operation 1144 'zext' 'zext_ln205_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_7)   --->   "%zext_ln205_41 = zext i6 %sub_ln205_23 to i32" [aes.c:205]   --->   Operation 1145 'zext' 'zext_ln205_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1146 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_23 = lshr i32 %select_ln205_22, %zext_ln205_40" [aes.c:205]   --->   Operation 1146 'lshr' 'lshr_ln205_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_7)   --->   "%lshr_ln205_24 = lshr i32 -1, %zext_ln205_41" [aes.c:205]   --->   Operation 1147 'lshr' 'lshr_ln205_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1148 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_7 = and i32 %lshr_ln205_23, %lshr_ln205_24" [aes.c:205]   --->   Operation 1148 'and' 'and_ln205_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln205_8 = trunc i32 %and_ln205_7 to i8" [aes.c:205]   --->   Operation 1149 'trunc' 'trunc_ln205_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1150 [1/2] (2.66ns)   --->   "%sbox_load_31 = load i32* %sbox_addr_31, align 4" [aes.c:208]   --->   Operation 1150 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_18 : Operation 1151 [1/1] (0.61ns)   --->   "%empty_85 = xor i2 %xor_ln208_5, %empty_65" [aes.c:208]   --->   Operation 1151 'xor' 'empty_85' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1152 [1/1] (0.61ns)   --->   "%trunc_ln208_7244218 = xor i2 %empty_85, %trunc_ln208_6284250" [aes.c:208]   --->   Operation 1152 'xor' 'trunc_ln208_7244218' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_125 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_7244218, i3 0)" [aes.c:208]   --->   Operation 1153 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1154 [1/1] (0.00ns)   --->   "%empty_86 = or i5 %tmp_125, 7" [aes.c:208]   --->   Operation 1154 'or' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1155 [1/1] (1.12ns)   --->   "%icmp_ln208_7 = icmp ugt i5 %tmp_125, %empty_86" [aes.c:208]   --->   Operation 1155 'icmp' 'icmp_ln208_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln208_38 = zext i5 %tmp_125 to i6" [aes.c:208]   --->   Operation 1156 'zext' 'zext_ln208_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln208_39 = zext i5 %empty_86 to i6" [aes.c:208]   --->   Operation 1157 'zext' 'zext_ln208_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_23)   --->   "%tmp_126 = call i32 @llvm.part.select.i32(i32 %sbox_load_31, i32 31, i32 0)" [aes.c:208]   --->   Operation 1158 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1159 [1/1] (1.36ns)   --->   "%sub_ln208_21 = sub i6 %zext_ln208_38, %zext_ln208_39" [aes.c:208]   --->   Operation 1159 'sub' 'sub_ln208_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_23)   --->   "%xor_ln208_13 = xor i6 %zext_ln208_38, 31" [aes.c:208]   --->   Operation 1160 'xor' 'xor_ln208_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1161 [1/1] (1.36ns)   --->   "%sub_ln208_22 = sub i6 %zext_ln208_39, %zext_ln208_38" [aes.c:208]   --->   Operation 1161 'sub' 'sub_ln208_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_23)   --->   "%select_ln208_21 = select i1 %icmp_ln208_7, i6 %sub_ln208_21, i6 %sub_ln208_22" [aes.c:208]   --->   Operation 1162 'select' 'select_ln208_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_23)   --->   "%select_ln208_22 = select i1 %icmp_ln208_7, i32 %tmp_126, i32 %sbox_load_31" [aes.c:208]   --->   Operation 1163 'select' 'select_ln208_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_23)   --->   "%select_ln208_23 = select i1 %icmp_ln208_7, i6 %xor_ln208_13, i6 %zext_ln208_38" [aes.c:208]   --->   Operation 1164 'select' 'select_ln208_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1165 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_23 = sub i6 31, %select_ln208_21" [aes.c:208]   --->   Operation 1165 'sub' 'sub_ln208_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_23)   --->   "%zext_ln208_40 = zext i6 %select_ln208_23 to i32" [aes.c:208]   --->   Operation 1166 'zext' 'zext_ln208_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_7)   --->   "%zext_ln208_41 = zext i6 %sub_ln208_23 to i32" [aes.c:208]   --->   Operation 1167 'zext' 'zext_ln208_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1168 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_23 = lshr i32 %select_ln208_22, %zext_ln208_40" [aes.c:208]   --->   Operation 1168 'lshr' 'lshr_ln208_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_7)   --->   "%lshr_ln208_24 = lshr i32 -1, %zext_ln208_41" [aes.c:208]   --->   Operation 1169 'lshr' 'lshr_ln208_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1170 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_7 = and i32 %lshr_ln208_23, %lshr_ln208_24" [aes.c:208]   --->   Operation 1170 'and' 'and_ln208_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln208_10 = trunc i32 %and_ln208_7 to i8" [aes.c:208]   --->   Operation 1171 'trunc' 'trunc_ln208_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1172 [1/1] (0.66ns)   --->   "%xor_ln210_3 = xor i8 %trunc_ln205_8, -128" [aes.c:210]   --->   Operation 1172 'xor' 'xor_ln210_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1173 [1/1] (0.66ns)   --->   "%xor_ln227_28 = xor i8 %xor_ln210_3, %xor_ln227_24" [aes.c:227]   --->   Operation 1173 'xor' 'xor_ln227_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1174 [1/1] (0.66ns)   --->   "%xor_ln230_28 = xor i8 %trunc_ln208_10, %xor_ln230_24" [aes.c:230]   --->   Operation 1174 'xor' 'xor_ln230_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1175 [1/1] (0.66ns)   --->   "%xor_ln227_29 = xor i8 %xor_ln210_3, %xor_ln227_21" [aes.c:227]   --->   Operation 1175 'xor' 'xor_ln227_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1176 [1/1] (0.66ns)   --->   "%xor_ln230_29 = xor i8 %trunc_ln208_10, %xor_ln230_21" [aes.c:230]   --->   Operation 1176 'xor' 'xor_ln230_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1177 [1/1] (0.66ns)   --->   "%xor_ln227_31 = xor i8 %xor_ln210_3, %xor_ln227_15" [aes.c:227]   --->   Operation 1177 'xor' 'xor_ln227_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1178 [1/1] (0.66ns)   --->   "%xor_ln230_31 = xor i8 %trunc_ln208_10, %xor_ln230_15" [aes.c:230]   --->   Operation 1178 'xor' 'xor_ln230_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln205_8 = zext i6 %lshr_ln205_8 to i64" [aes.c:205]   --->   Operation 1179 'zext' 'zext_ln205_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1180 [1/1] (0.00ns)   --->   "%sbox_addr_32 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_8" [aes.c:205]   --->   Operation 1180 'getelementptr' 'sbox_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1181 [2/2] (2.66ns)   --->   "%sbox_load_32 = load i32* %sbox_addr_32, align 4" [aes.c:205]   --->   Operation 1181 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_18 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln206_8 = zext i6 %lshr_ln206_8 to i64" [aes.c:206]   --->   Operation 1182 'zext' 'zext_ln206_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1183 [1/1] (0.00ns)   --->   "%sbox_addr_33 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_8" [aes.c:206]   --->   Operation 1183 'getelementptr' 'sbox_addr_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1184 [2/2] (2.66ns)   --->   "%sbox_load_33 = load i32* %sbox_addr_33, align 4" [aes.c:206]   --->   Operation 1184 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_18 : Operation 1185 [1/1] (0.00ns)   --->   "%lshr_ln207_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_31, i32 2, i32 7)" [aes.c:207]   --->   Operation 1185 'partselect' 'lshr_ln207_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1186 [1/1] (0.00ns)   --->   "%empty_91 = trunc i32 %and_ln208_7 to i2" [aes.c:208]   --->   Operation 1186 'trunc' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1187 [1/1] (0.00ns)   --->   "%lshr_ln208_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_31, i32 2, i32 7)" [aes.c:208]   --->   Operation 1187 'partselect' 'lshr_ln208_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1188 [1/1] (0.00ns)   --->   "%empty_93 = trunc i32 %and_ln205_7 to i2" [aes.c:205]   --->   Operation 1188 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.57>
ST_19 : Operation 1189 [1/1] (0.00ns)   --->   "%RoundKey_addr_32 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 32" [aes.c:227]   --->   Operation 1189 'getelementptr' 'RoundKey_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_28, i8 %xor_ln229_28, i8 %xor_ln228_28, i8 %xor_ln227_28)" [aes.c:230]   --->   Operation 1190 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1191 [1/1] (2.66ns)   --->   "store i32 %tmp_91, i32* %RoundKey_addr_32, align 4" [aes.c:230]   --->   Operation 1191 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_19 : Operation 1192 [1/1] (0.00ns)   --->   "%RoundKey_addr_33 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 33" [aes.c:227]   --->   Operation 1192 'getelementptr' 'RoundKey_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_29, i8 %xor_ln229_29, i8 %xor_ln228_29, i8 %xor_ln227_29)" [aes.c:230]   --->   Operation 1193 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1194 [1/1] (2.66ns)   --->   "store i32 %tmp_92, i32* %RoundKey_addr_33, align 4" [aes.c:230]   --->   Operation 1194 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_19 : Operation 1195 [1/2] (2.66ns)   --->   "%sbox_load_32 = load i32* %sbox_addr_32, align 4" [aes.c:205]   --->   Operation 1195 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1196 [1/1] (0.61ns)   --->   "%trunc_ln205_8282272 = xor i2 %empty_87, %trunc_ln205_4306278" [aes.c:206]   --->   Operation 1196 'xor' 'trunc_ln205_8282272' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_127 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_8282272, i3 0)" [aes.c:206]   --->   Operation 1197 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1198 [1/1] (0.00ns)   --->   "%empty_88 = or i5 %tmp_127, 7" [aes.c:206]   --->   Operation 1198 'or' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1199 [1/1] (1.12ns)   --->   "%icmp_ln205_8 = icmp ugt i5 %tmp_127, %empty_88" [aes.c:205]   --->   Operation 1199 'icmp' 'icmp_ln205_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln205_42 = zext i5 %tmp_127 to i6" [aes.c:205]   --->   Operation 1200 'zext' 'zext_ln205_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln205_43 = zext i5 %empty_88 to i6" [aes.c:205]   --->   Operation 1201 'zext' 'zext_ln205_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%tmp_128 = call i32 @llvm.part.select.i32(i32 %sbox_load_32, i32 31, i32 0)" [aes.c:205]   --->   Operation 1202 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1203 [1/1] (1.36ns)   --->   "%sub_ln205_24 = sub i6 %zext_ln205_42, %zext_ln205_43" [aes.c:205]   --->   Operation 1203 'sub' 'sub_ln205_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%xor_ln205_13 = xor i6 %zext_ln205_42, 31" [aes.c:205]   --->   Operation 1204 'xor' 'xor_ln205_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1205 [1/1] (1.36ns)   --->   "%sub_ln205_25 = sub i6 %zext_ln205_43, %zext_ln205_42" [aes.c:205]   --->   Operation 1205 'sub' 'sub_ln205_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_26)   --->   "%select_ln205_24 = select i1 %icmp_ln205_8, i6 %sub_ln205_24, i6 %sub_ln205_25" [aes.c:205]   --->   Operation 1206 'select' 'select_ln205_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%select_ln205_25 = select i1 %icmp_ln205_8, i32 %tmp_128, i32 %sbox_load_32" [aes.c:205]   --->   Operation 1207 'select' 'select_ln205_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%select_ln205_26 = select i1 %icmp_ln205_8, i6 %xor_ln205_13, i6 %zext_ln205_42" [aes.c:205]   --->   Operation 1208 'select' 'select_ln205_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1209 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_26 = sub i6 31, %select_ln205_24" [aes.c:205]   --->   Operation 1209 'sub' 'sub_ln205_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%zext_ln205_44 = zext i6 %select_ln205_26 to i32" [aes.c:205]   --->   Operation 1210 'zext' 'zext_ln205_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_8)   --->   "%zext_ln205_45 = zext i6 %sub_ln205_26 to i32" [aes.c:205]   --->   Operation 1211 'zext' 'zext_ln205_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1212 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_25 = lshr i32 %select_ln205_25, %zext_ln205_44" [aes.c:205]   --->   Operation 1212 'lshr' 'lshr_ln205_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_8)   --->   "%lshr_ln205_26 = lshr i32 -1, %zext_ln205_45" [aes.c:205]   --->   Operation 1213 'lshr' 'lshr_ln205_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1214 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_8 = and i32 %lshr_ln205_25, %lshr_ln205_26" [aes.c:205]   --->   Operation 1214 'and' 'and_ln205_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_32)   --->   "%trunc_ln205_9 = trunc i32 %and_ln205_8 to i8" [aes.c:205]   --->   Operation 1215 'trunc' 'trunc_ln205_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1216 [1/2] (2.66ns)   --->   "%sbox_load_33 = load i32* %sbox_addr_33, align 4" [aes.c:206]   --->   Operation 1216 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1217 [1/1] (0.61ns)   --->   "%trunc_ln206_8280270 = xor i2 %empty_89, %trunc_ln206_4304276" [aes.c:207]   --->   Operation 1217 'xor' 'trunc_ln206_8280270' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_129 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_8280270, i3 0)" [aes.c:207]   --->   Operation 1218 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1219 [1/1] (0.00ns)   --->   "%empty_90 = or i5 %tmp_129, 7" [aes.c:207]   --->   Operation 1219 'or' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1220 [1/1] (1.12ns)   --->   "%icmp_ln206_8 = icmp ugt i5 %tmp_129, %empty_90" [aes.c:206]   --->   Operation 1220 'icmp' 'icmp_ln206_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln206_42 = zext i5 %tmp_129 to i6" [aes.c:206]   --->   Operation 1221 'zext' 'zext_ln206_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln206_43 = zext i5 %empty_90 to i6" [aes.c:206]   --->   Operation 1222 'zext' 'zext_ln206_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_25)   --->   "%tmp_130 = call i32 @llvm.part.select.i32(i32 %sbox_load_33, i32 31, i32 0)" [aes.c:206]   --->   Operation 1223 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1224 [1/1] (1.36ns)   --->   "%sub_ln206_24 = sub i6 %zext_ln206_42, %zext_ln206_43" [aes.c:206]   --->   Operation 1224 'sub' 'sub_ln206_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_25)   --->   "%xor_ln206_13 = xor i6 %zext_ln206_42, 31" [aes.c:206]   --->   Operation 1225 'xor' 'xor_ln206_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1226 [1/1] (1.36ns)   --->   "%sub_ln206_25 = sub i6 %zext_ln206_43, %zext_ln206_42" [aes.c:206]   --->   Operation 1226 'sub' 'sub_ln206_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_26)   --->   "%select_ln206_24 = select i1 %icmp_ln206_8, i6 %sub_ln206_24, i6 %sub_ln206_25" [aes.c:206]   --->   Operation 1227 'select' 'select_ln206_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_25)   --->   "%select_ln206_25 = select i1 %icmp_ln206_8, i32 %tmp_130, i32 %sbox_load_33" [aes.c:206]   --->   Operation 1228 'select' 'select_ln206_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_25)   --->   "%select_ln206_26 = select i1 %icmp_ln206_8, i6 %xor_ln206_13, i6 %zext_ln206_42" [aes.c:206]   --->   Operation 1229 'select' 'select_ln206_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1230 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_26 = sub i6 31, %select_ln206_24" [aes.c:206]   --->   Operation 1230 'sub' 'sub_ln206_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_25)   --->   "%zext_ln206_44 = zext i6 %select_ln206_26 to i32" [aes.c:206]   --->   Operation 1231 'zext' 'zext_ln206_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_8)   --->   "%zext_ln206_45 = zext i6 %sub_ln206_26 to i32" [aes.c:206]   --->   Operation 1232 'zext' 'zext_ln206_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1233 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_25 = lshr i32 %select_ln206_25, %zext_ln206_44" [aes.c:206]   --->   Operation 1233 'lshr' 'lshr_ln206_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_8)   --->   "%lshr_ln206_26 = lshr i32 -1, %zext_ln206_45" [aes.c:206]   --->   Operation 1234 'lshr' 'lshr_ln206_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1235 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_8 = and i32 %lshr_ln206_25, %lshr_ln206_26" [aes.c:206]   --->   Operation 1235 'and' 'and_ln206_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln206_9 = trunc i32 %and_ln206_8 to i8" [aes.c:206]   --->   Operation 1236 'trunc' 'trunc_ln206_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln207_8 = zext i6 %lshr_ln207_8 to i64" [aes.c:207]   --->   Operation 1237 'zext' 'zext_ln207_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1238 [1/1] (0.00ns)   --->   "%sbox_addr_34 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_8" [aes.c:207]   --->   Operation 1238 'getelementptr' 'sbox_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1239 [2/2] (2.66ns)   --->   "%sbox_load_34 = load i32* %sbox_addr_34, align 4" [aes.c:207]   --->   Operation 1239 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln208_8 = zext i6 %lshr_ln208_8 to i64" [aes.c:208]   --->   Operation 1240 'zext' 'zext_ln208_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1241 [1/1] (0.00ns)   --->   "%sbox_addr_35 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_8" [aes.c:208]   --->   Operation 1241 'getelementptr' 'sbox_addr_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1242 [2/2] (2.66ns)   --->   "%sbox_load_35 = load i32* %sbox_addr_35, align 4" [aes.c:208]   --->   Operation 1242 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1243 [1/1] (0.61ns)   --->   "%trunc_ln208_8276216 = xor i2 %empty_93, %trunc_ln208_4300258" [aes.c:205]   --->   Operation 1243 'xor' 'trunc_ln208_8276216' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln227_32)   --->   "%xor_ln227_48 = xor i8 %xor_ln227_28, 27" [aes.c:227]   --->   Operation 1244 'xor' 'xor_ln227_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1245 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln227_32 = xor i8 %xor_ln227_48, %trunc_ln205_9" [aes.c:227]   --->   Operation 1245 'xor' 'xor_ln227_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1246 [1/1] (0.66ns)   --->   "%xor_ln228_32 = xor i8 %trunc_ln206_9, %xor_ln228_28" [aes.c:228]   --->   Operation 1246 'xor' 'xor_ln228_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_9242214)   --->   "%empty_95 = trunc i32 %and_ln206_8 to i2" [aes.c:206]   --->   Operation 1247 'trunc' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_9242214)   --->   "%empty_96 = xor i2 %empty_79, %trunc_ln205_8282272" [aes.c:205]   --->   Operation 1248 'xor' 'empty_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_9242214)   --->   "%empty_97 = xor i2 %empty_87, %xor_ln205_4" [aes.c:206]   --->   Operation 1249 'xor' 'empty_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_9242214)   --->   "%empty_98 = xor i2 %empty_96, %empty_95" [aes.c:205]   --->   Operation 1250 'xor' 'empty_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1251 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln205_9242214 = xor i2 %empty_98, %empty_97" [aes.c:205]   --->   Operation 1251 'xor' 'trunc_ln205_9242214' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln208_9236208)   --->   "%empty_110 = trunc i32 %and_ln205_8 to i2" [aes.c:205]   --->   Operation 1252 'trunc' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln208_9236208)   --->   "%empty_111 = xor i2 %xor_ln208_5, -1" [aes.c:208]   --->   Operation 1253 'xor' 'empty_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln208_9236208)   --->   "%empty_112 = xor i2 %empty_110, %empty_111" [aes.c:205]   --->   Operation 1254 'xor' 'empty_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln208_9236208)   --->   "%empty_113 = xor i2 %empty_85, %trunc_ln208_4300258" [aes.c:208]   --->   Operation 1255 'xor' 'empty_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1256 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln208_9236208 = xor i2 %empty_113, %empty_112" [aes.c:208]   --->   Operation 1256 'xor' 'trunc_ln208_9236208' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.57>
ST_20 : Operation 1257 [1/1] (0.66ns)   --->   "%xor_ln227_30 = xor i8 %xor_ln227_29, %xor_ln227_26" [aes.c:227]   --->   Operation 1257 'xor' 'xor_ln227_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1258 [1/1] (0.00ns)   --->   "%RoundKey_addr_34 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 34" [aes.c:227]   --->   Operation 1258 'getelementptr' 'RoundKey_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1259 [1/1] (0.66ns)   --->   "%xor_ln228_30 = xor i8 %xor_ln228_29, %xor_ln228_26" [aes.c:228]   --->   Operation 1259 'xor' 'xor_ln228_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1260 [1/1] (0.66ns)   --->   "%xor_ln229_30 = xor i8 %xor_ln229_29, %xor_ln229_26" [aes.c:229]   --->   Operation 1260 'xor' 'xor_ln229_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1261 [1/1] (0.66ns)   --->   "%xor_ln230_30 = xor i8 %xor_ln230_29, %xor_ln230_26" [aes.c:230]   --->   Operation 1261 'xor' 'xor_ln230_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_30, i8 %xor_ln229_30, i8 %xor_ln228_30, i8 %xor_ln227_30)" [aes.c:230]   --->   Operation 1262 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1263 [1/1] (2.66ns)   --->   "store i32 %tmp_93, i32* %RoundKey_addr_34, align 4" [aes.c:230]   --->   Operation 1263 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_20 : Operation 1264 [1/1] (0.00ns)   --->   "%RoundKey_addr_35 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 35" [aes.c:227]   --->   Operation 1264 'getelementptr' 'RoundKey_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_31, i8 %xor_ln229_31, i8 %xor_ln228_31, i8 %xor_ln227_31)" [aes.c:230]   --->   Operation 1265 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1266 [1/1] (2.66ns)   --->   "store i32 %tmp_94, i32* %RoundKey_addr_35, align 4" [aes.c:230]   --->   Operation 1266 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_20 : Operation 1267 [1/2] (2.66ns)   --->   "%sbox_load_34 = load i32* %sbox_addr_34, align 4" [aes.c:207]   --->   Operation 1267 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_20 : Operation 1268 [1/1] (0.61ns)   --->   "%trunc_ln207_8278268 = xor i2 %empty_91, %trunc_ln207_4302274" [aes.c:208]   --->   Operation 1268 'xor' 'trunc_ln207_8278268' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_131 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_8278268, i3 0)" [aes.c:208]   --->   Operation 1269 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1270 [1/1] (0.00ns)   --->   "%empty_92 = or i5 %tmp_131, 7" [aes.c:208]   --->   Operation 1270 'or' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1271 [1/1] (1.12ns)   --->   "%icmp_ln207_8 = icmp ugt i5 %tmp_131, %empty_92" [aes.c:207]   --->   Operation 1271 'icmp' 'icmp_ln207_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln207_42 = zext i5 %tmp_131 to i6" [aes.c:207]   --->   Operation 1272 'zext' 'zext_ln207_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln207_43 = zext i5 %empty_92 to i6" [aes.c:207]   --->   Operation 1273 'zext' 'zext_ln207_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_25)   --->   "%tmp_132 = call i32 @llvm.part.select.i32(i32 %sbox_load_34, i32 31, i32 0)" [aes.c:207]   --->   Operation 1274 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1275 [1/1] (1.36ns)   --->   "%sub_ln207_24 = sub i6 %zext_ln207_42, %zext_ln207_43" [aes.c:207]   --->   Operation 1275 'sub' 'sub_ln207_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_25)   --->   "%xor_ln207_13 = xor i6 %zext_ln207_42, 31" [aes.c:207]   --->   Operation 1276 'xor' 'xor_ln207_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1277 [1/1] (1.36ns)   --->   "%sub_ln207_25 = sub i6 %zext_ln207_43, %zext_ln207_42" [aes.c:207]   --->   Operation 1277 'sub' 'sub_ln207_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_26)   --->   "%select_ln207_24 = select i1 %icmp_ln207_8, i6 %sub_ln207_24, i6 %sub_ln207_25" [aes.c:207]   --->   Operation 1278 'select' 'select_ln207_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_25)   --->   "%select_ln207_25 = select i1 %icmp_ln207_8, i32 %tmp_132, i32 %sbox_load_34" [aes.c:207]   --->   Operation 1279 'select' 'select_ln207_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_25)   --->   "%select_ln207_26 = select i1 %icmp_ln207_8, i6 %xor_ln207_13, i6 %zext_ln207_42" [aes.c:207]   --->   Operation 1280 'select' 'select_ln207_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1281 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_26 = sub i6 31, %select_ln207_24" [aes.c:207]   --->   Operation 1281 'sub' 'sub_ln207_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_25)   --->   "%zext_ln207_44 = zext i6 %select_ln207_26 to i32" [aes.c:207]   --->   Operation 1282 'zext' 'zext_ln207_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_8)   --->   "%zext_ln207_45 = zext i6 %sub_ln207_26 to i32" [aes.c:207]   --->   Operation 1283 'zext' 'zext_ln207_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1284 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_25 = lshr i32 %select_ln207_25, %zext_ln207_44" [aes.c:207]   --->   Operation 1284 'lshr' 'lshr_ln207_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_8)   --->   "%lshr_ln207_26 = lshr i32 -1, %zext_ln207_45" [aes.c:207]   --->   Operation 1285 'lshr' 'lshr_ln207_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1286 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_8 = and i32 %lshr_ln207_25, %lshr_ln207_26" [aes.c:207]   --->   Operation 1286 'and' 'and_ln207_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln207_9 = trunc i32 %and_ln207_8 to i8" [aes.c:207]   --->   Operation 1287 'trunc' 'trunc_ln207_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1288 [1/2] (2.66ns)   --->   "%sbox_load_35 = load i32* %sbox_addr_35, align 4" [aes.c:208]   --->   Operation 1288 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_20 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_133 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_8276216, i3 0)" [aes.c:205]   --->   Operation 1289 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1290 [1/1] (0.00ns)   --->   "%empty_94 = or i5 %tmp_133, 7" [aes.c:205]   --->   Operation 1290 'or' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1291 [1/1] (1.12ns)   --->   "%icmp_ln208_8 = icmp ugt i5 %tmp_133, %empty_94" [aes.c:208]   --->   Operation 1291 'icmp' 'icmp_ln208_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln208_42 = zext i5 %tmp_133 to i6" [aes.c:208]   --->   Operation 1292 'zext' 'zext_ln208_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln208_43 = zext i5 %empty_94 to i6" [aes.c:208]   --->   Operation 1293 'zext' 'zext_ln208_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_25)   --->   "%tmp_134 = call i32 @llvm.part.select.i32(i32 %sbox_load_35, i32 31, i32 0)" [aes.c:208]   --->   Operation 1294 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1295 [1/1] (1.36ns)   --->   "%sub_ln208_24 = sub i6 %zext_ln208_42, %zext_ln208_43" [aes.c:208]   --->   Operation 1295 'sub' 'sub_ln208_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_25)   --->   "%xor_ln208_14 = xor i6 %zext_ln208_42, 31" [aes.c:208]   --->   Operation 1296 'xor' 'xor_ln208_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1297 [1/1] (1.36ns)   --->   "%sub_ln208_25 = sub i6 %zext_ln208_43, %zext_ln208_42" [aes.c:208]   --->   Operation 1297 'sub' 'sub_ln208_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_26)   --->   "%select_ln208_24 = select i1 %icmp_ln208_8, i6 %sub_ln208_24, i6 %sub_ln208_25" [aes.c:208]   --->   Operation 1298 'select' 'select_ln208_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_25)   --->   "%select_ln208_25 = select i1 %icmp_ln208_8, i32 %tmp_134, i32 %sbox_load_35" [aes.c:208]   --->   Operation 1299 'select' 'select_ln208_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_25)   --->   "%select_ln208_26 = select i1 %icmp_ln208_8, i6 %xor_ln208_14, i6 %zext_ln208_42" [aes.c:208]   --->   Operation 1300 'select' 'select_ln208_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1301 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_26 = sub i6 31, %select_ln208_24" [aes.c:208]   --->   Operation 1301 'sub' 'sub_ln208_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_25)   --->   "%zext_ln208_44 = zext i6 %select_ln208_26 to i32" [aes.c:208]   --->   Operation 1302 'zext' 'zext_ln208_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_8)   --->   "%zext_ln208_45 = zext i6 %sub_ln208_26 to i32" [aes.c:208]   --->   Operation 1303 'zext' 'zext_ln208_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1304 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_25 = lshr i32 %select_ln208_25, %zext_ln208_44" [aes.c:208]   --->   Operation 1304 'lshr' 'lshr_ln208_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_8)   --->   "%lshr_ln208_26 = lshr i32 -1, %zext_ln208_45" [aes.c:208]   --->   Operation 1305 'lshr' 'lshr_ln208_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1306 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_8 = and i32 %lshr_ln208_25, %lshr_ln208_26" [aes.c:208]   --->   Operation 1306 'and' 'and_ln208_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln208_11 = trunc i32 %and_ln208_8 to i8" [aes.c:208]   --->   Operation 1307 'trunc' 'trunc_ln208_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1308 [1/1] (0.66ns)   --->   "%xor_ln229_32 = xor i8 %trunc_ln207_9, %xor_ln229_28" [aes.c:229]   --->   Operation 1308 'xor' 'xor_ln229_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1309 [1/1] (0.66ns)   --->   "%xor_ln230_32 = xor i8 %trunc_ln208_11, %xor_ln230_28" [aes.c:230]   --->   Operation 1309 'xor' 'xor_ln230_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1310 [1/1] (0.66ns)   --->   "%xor_ln227_34 = xor i8 %xor_ln227_32, %xor_ln227_26" [aes.c:227]   --->   Operation 1310 'xor' 'xor_ln227_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1311 [1/1] (0.66ns)   --->   "%xor_ln228_34 = xor i8 %xor_ln228_32, %xor_ln228_26" [aes.c:228]   --->   Operation 1311 'xor' 'xor_ln228_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1312 [1/1] (0.66ns)   --->   "%xor_ln227_35 = xor i8 %xor_ln227_34, %xor_ln227_31" [aes.c:227]   --->   Operation 1312 'xor' 'xor_ln227_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1313 [1/1] (0.66ns)   --->   "%xor_ln228_35 = xor i8 %xor_ln228_34, %xor_ln228_31" [aes.c:228]   --->   Operation 1313 'xor' 'xor_ln228_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1314 [1/1] (0.00ns)   --->   "%lshr_ln205_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln228_35, i32 2, i32 7)" [aes.c:205]   --->   Operation 1314 'partselect' 'lshr_ln205_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln205_9 = zext i6 %lshr_ln205_9 to i64" [aes.c:205]   --->   Operation 1315 'zext' 'zext_ln205_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1316 [1/1] (0.00ns)   --->   "%sbox_addr_36 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_9" [aes.c:205]   --->   Operation 1316 'getelementptr' 'sbox_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1317 [2/2] (2.66ns)   --->   "%sbox_load_36 = load i32* %sbox_addr_36, align 4" [aes.c:205]   --->   Operation 1317 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_20 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln206_9240212)   --->   "%empty_100 = trunc i32 %and_ln207_8 to i2" [aes.c:207]   --->   Operation 1318 'trunc' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln206_9240212)   --->   "%empty_101 = xor i2 %empty_81, %trunc_ln206_8280270" [aes.c:206]   --->   Operation 1319 'xor' 'empty_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln206_9240212)   --->   "%empty_102 = xor i2 %empty_89, %xor_ln206_4" [aes.c:207]   --->   Operation 1320 'xor' 'empty_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln206_9240212)   --->   "%empty_103 = xor i2 %empty_101, %empty_100" [aes.c:206]   --->   Operation 1321 'xor' 'empty_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1322 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln206_9240212 = xor i2 %empty_103, %empty_102" [aes.c:206]   --->   Operation 1322 'xor' 'trunc_ln206_9240212' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln207_9238210)   --->   "%empty_105 = trunc i32 %and_ln208_8 to i2" [aes.c:208]   --->   Operation 1323 'trunc' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln207_9238210)   --->   "%empty_106 = xor i2 %empty_83, %trunc_ln207_8278268" [aes.c:207]   --->   Operation 1324 'xor' 'empty_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln207_9238210)   --->   "%empty_107 = xor i2 %empty_91, %xor_ln207_4" [aes.c:208]   --->   Operation 1325 'xor' 'empty_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln207_9238210)   --->   "%empty_108 = xor i2 %empty_106, %empty_105" [aes.c:207]   --->   Operation 1326 'xor' 'empty_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1327 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln207_9238210 = xor i2 %empty_108, %empty_107" [aes.c:207]   --->   Operation 1327 'xor' 'trunc_ln207_9238210' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1328 [1/1] (0.00ns)   --->   "%lshr_ln208_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_35, i32 2, i32 7)" [aes.c:208]   --->   Operation 1328 'partselect' 'lshr_ln208_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln208_9 = zext i6 %lshr_ln208_9 to i64" [aes.c:208]   --->   Operation 1329 'zext' 'zext_ln208_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1330 [1/1] (0.00ns)   --->   "%sbox_addr_39 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln208_9" [aes.c:208]   --->   Operation 1330 'getelementptr' 'sbox_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1331 [2/2] (2.66ns)   --->   "%sbox_load_39 = load i32* %sbox_addr_39, align 4" [aes.c:208]   --->   Operation 1331 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 21 <SV = 20> <Delay = 7.57>
ST_21 : Operation 1332 [1/1] (0.00ns)   --->   "%RoundKey_addr_36 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 36" [aes.c:227]   --->   Operation 1332 'getelementptr' 'RoundKey_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_32, i8 %xor_ln229_32, i8 %xor_ln228_32, i8 %xor_ln227_32)" [aes.c:230]   --->   Operation 1333 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1334 [1/1] (2.66ns)   --->   "store i32 %tmp_99, i32* %RoundKey_addr_36, align 4" [aes.c:230]   --->   Operation 1334 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_21 : Operation 1335 [1/1] (0.66ns)   --->   "%xor_ln227_33 = xor i8 %xor_ln227_32, %xor_ln227_29" [aes.c:227]   --->   Operation 1335 'xor' 'xor_ln227_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1336 [1/1] (0.00ns)   --->   "%RoundKey_addr_37 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 37" [aes.c:227]   --->   Operation 1336 'getelementptr' 'RoundKey_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1337 [1/1] (0.66ns)   --->   "%xor_ln228_33 = xor i8 %xor_ln228_32, %xor_ln228_29" [aes.c:228]   --->   Operation 1337 'xor' 'xor_ln228_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1338 [1/1] (0.66ns)   --->   "%xor_ln229_33 = xor i8 %xor_ln229_32, %xor_ln229_29" [aes.c:229]   --->   Operation 1338 'xor' 'xor_ln229_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1339 [1/1] (0.66ns)   --->   "%xor_ln230_33 = xor i8 %xor_ln230_32, %xor_ln230_29" [aes.c:230]   --->   Operation 1339 'xor' 'xor_ln230_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_33, i8 %xor_ln229_33, i8 %xor_ln228_33, i8 %xor_ln227_33)" [aes.c:230]   --->   Operation 1340 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1341 [1/1] (2.66ns)   --->   "store i32 %tmp_100, i32* %RoundKey_addr_37, align 4" [aes.c:230]   --->   Operation 1341 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_21 : Operation 1342 [1/1] (0.66ns)   --->   "%xor_ln229_34 = xor i8 %xor_ln229_32, %xor_ln229_26" [aes.c:229]   --->   Operation 1342 'xor' 'xor_ln229_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1343 [1/1] (0.66ns)   --->   "%xor_ln230_34 = xor i8 %xor_ln230_32, %xor_ln230_26" [aes.c:230]   --->   Operation 1343 'xor' 'xor_ln230_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1344 [1/1] (0.66ns)   --->   "%xor_ln229_35 = xor i8 %xor_ln229_34, %xor_ln229_31" [aes.c:229]   --->   Operation 1344 'xor' 'xor_ln229_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1345 [1/1] (0.66ns)   --->   "%xor_ln230_35 = xor i8 %xor_ln230_34, %xor_ln230_31" [aes.c:230]   --->   Operation 1345 'xor' 'xor_ln230_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1346 [1/2] (2.66ns)   --->   "%sbox_load_36 = load i32* %sbox_addr_36, align 4" [aes.c:205]   --->   Operation 1346 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_135 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_9242214, i3 0)" [aes.c:205]   --->   Operation 1347 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1348 [1/1] (0.00ns)   --->   "%empty_99 = or i5 %tmp_135, 7" [aes.c:205]   --->   Operation 1348 'or' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1349 [1/1] (1.12ns)   --->   "%icmp_ln205_9 = icmp ugt i5 %tmp_135, %empty_99" [aes.c:205]   --->   Operation 1349 'icmp' 'icmp_ln205_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln205_46 = zext i5 %tmp_135 to i6" [aes.c:205]   --->   Operation 1350 'zext' 'zext_ln205_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln205_47 = zext i5 %empty_99 to i6" [aes.c:205]   --->   Operation 1351 'zext' 'zext_ln205_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%tmp_136 = call i32 @llvm.part.select.i32(i32 %sbox_load_36, i32 31, i32 0)" [aes.c:205]   --->   Operation 1352 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1353 [1/1] (1.36ns)   --->   "%sub_ln205_27 = sub i6 %zext_ln205_46, %zext_ln205_47" [aes.c:205]   --->   Operation 1353 'sub' 'sub_ln205_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%xor_ln205_14 = xor i6 %zext_ln205_46, 31" [aes.c:205]   --->   Operation 1354 'xor' 'xor_ln205_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1355 [1/1] (1.36ns)   --->   "%sub_ln205_28 = sub i6 %zext_ln205_47, %zext_ln205_46" [aes.c:205]   --->   Operation 1355 'sub' 'sub_ln205_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_29)   --->   "%select_ln205_27 = select i1 %icmp_ln205_9, i6 %sub_ln205_27, i6 %sub_ln205_28" [aes.c:205]   --->   Operation 1356 'select' 'select_ln205_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%select_ln205_28 = select i1 %icmp_ln205_9, i32 %tmp_136, i32 %sbox_load_36" [aes.c:205]   --->   Operation 1357 'select' 'select_ln205_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%select_ln205_29 = select i1 %icmp_ln205_9, i6 %xor_ln205_14, i6 %zext_ln205_46" [aes.c:205]   --->   Operation 1358 'select' 'select_ln205_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1359 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_29 = sub i6 31, %select_ln205_27" [aes.c:205]   --->   Operation 1359 'sub' 'sub_ln205_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%zext_ln205_48 = zext i6 %select_ln205_29 to i32" [aes.c:205]   --->   Operation 1360 'zext' 'zext_ln205_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210_4)   --->   "%zext_ln205_49 = zext i6 %sub_ln205_29 to i32" [aes.c:205]   --->   Operation 1361 'zext' 'zext_ln205_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1362 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_27 = lshr i32 %select_ln205_28, %zext_ln205_48" [aes.c:205]   --->   Operation 1362 'lshr' 'lshr_ln205_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210_4)   --->   "%lshr_ln205_28 = lshr i32 -1, %zext_ln205_49" [aes.c:205]   --->   Operation 1363 'lshr' 'lshr_ln205_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210_4)   --->   "%and_ln205_9 = and i32 %lshr_ln205_27, %lshr_ln205_28" [aes.c:205]   --->   Operation 1364 'and' 'and_ln205_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln210_4)   --->   "%trunc_ln205_10 = trunc i32 %and_ln205_9 to i8" [aes.c:205]   --->   Operation 1365 'trunc' 'trunc_ln205_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1366 [1/1] (0.00ns)   --->   "%lshr_ln206_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln229_35, i32 2, i32 7)" [aes.c:206]   --->   Operation 1366 'partselect' 'lshr_ln206_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln206_9 = zext i6 %lshr_ln206_9 to i64" [aes.c:206]   --->   Operation 1367 'zext' 'zext_ln206_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1368 [1/1] (0.00ns)   --->   "%sbox_addr_37 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln206_9" [aes.c:206]   --->   Operation 1368 'getelementptr' 'sbox_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1369 [2/2] (2.66ns)   --->   "%sbox_load_37 = load i32* %sbox_addr_37, align 4" [aes.c:206]   --->   Operation 1369 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1370 [1/1] (0.00ns)   --->   "%lshr_ln207_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln230_35, i32 2, i32 7)" [aes.c:207]   --->   Operation 1370 'partselect' 'lshr_ln207_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln207_9 = zext i6 %lshr_ln207_9 to i64" [aes.c:207]   --->   Operation 1371 'zext' 'zext_ln207_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1372 [1/1] (0.00ns)   --->   "%sbox_addr_38 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln207_9" [aes.c:207]   --->   Operation 1372 'getelementptr' 'sbox_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1373 [2/2] (2.66ns)   --->   "%sbox_load_38 = load i32* %sbox_addr_38, align 4" [aes.c:207]   --->   Operation 1373 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1374 [1/2] (2.66ns)   --->   "%sbox_load_39 = load i32* %sbox_addr_39, align 4" [aes.c:208]   --->   Operation 1374 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_141 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln208_9236208, i3 0)" [aes.c:208]   --->   Operation 1375 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1376 [1/1] (0.00ns)   --->   "%empty_114 = or i5 %tmp_141, 7" [aes.c:208]   --->   Operation 1376 'or' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1377 [1/1] (1.12ns)   --->   "%icmp_ln208_9 = icmp ugt i5 %tmp_141, %empty_114" [aes.c:208]   --->   Operation 1377 'icmp' 'icmp_ln208_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln208_46 = zext i5 %tmp_141 to i6" [aes.c:208]   --->   Operation 1378 'zext' 'zext_ln208_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln208_47 = zext i5 %empty_114 to i6" [aes.c:208]   --->   Operation 1379 'zext' 'zext_ln208_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_27)   --->   "%tmp_142 = call i32 @llvm.part.select.i32(i32 %sbox_load_39, i32 31, i32 0)" [aes.c:208]   --->   Operation 1380 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1381 [1/1] (1.36ns)   --->   "%sub_ln208_27 = sub i6 %zext_ln208_46, %zext_ln208_47" [aes.c:208]   --->   Operation 1381 'sub' 'sub_ln208_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_27)   --->   "%xor_ln208_15 = xor i6 %zext_ln208_46, 31" [aes.c:208]   --->   Operation 1382 'xor' 'xor_ln208_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1383 [1/1] (1.36ns)   --->   "%sub_ln208_28 = sub i6 %zext_ln208_47, %zext_ln208_46" [aes.c:208]   --->   Operation 1383 'sub' 'sub_ln208_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node sub_ln208_29)   --->   "%select_ln208_27 = select i1 %icmp_ln208_9, i6 %sub_ln208_27, i6 %sub_ln208_28" [aes.c:208]   --->   Operation 1384 'select' 'select_ln208_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_27)   --->   "%select_ln208_28 = select i1 %icmp_ln208_9, i32 %tmp_142, i32 %sbox_load_39" [aes.c:208]   --->   Operation 1385 'select' 'select_ln208_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_27)   --->   "%select_ln208_29 = select i1 %icmp_ln208_9, i6 %xor_ln208_15, i6 %zext_ln208_46" [aes.c:208]   --->   Operation 1386 'select' 'select_ln208_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1387 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln208_29 = sub i6 31, %select_ln208_27" [aes.c:208]   --->   Operation 1387 'sub' 'sub_ln208_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln208_27)   --->   "%zext_ln208_48 = zext i6 %select_ln208_29 to i32" [aes.c:208]   --->   Operation 1388 'zext' 'zext_ln208_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_9)   --->   "%zext_ln208_49 = zext i6 %sub_ln208_29 to i32" [aes.c:208]   --->   Operation 1389 'zext' 'zext_ln208_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1390 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln208_27 = lshr i32 %select_ln208_28, %zext_ln208_48" [aes.c:208]   --->   Operation 1390 'lshr' 'lshr_ln208_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln208_9)   --->   "%lshr_ln208_28 = lshr i32 -1, %zext_ln208_49" [aes.c:208]   --->   Operation 1391 'lshr' 'lshr_ln208_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1392 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln208_9 = and i32 %lshr_ln208_27, %lshr_ln208_28" [aes.c:208]   --->   Operation 1392 'and' 'and_ln208_9' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln208_12 = trunc i32 %and_ln208_9 to i8" [aes.c:208]   --->   Operation 1393 'trunc' 'trunc_ln208_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1394 [1/1] (1.89ns) (out node of the LUT)   --->   "%xor_ln210_4 = xor i8 %trunc_ln205_10, 54" [aes.c:210]   --->   Operation 1394 'xor' 'xor_ln210_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1395 [1/1] (0.66ns)   --->   "%xor_ln227_36 = xor i8 %xor_ln210_4, %xor_ln227_32" [aes.c:227]   --->   Operation 1395 'xor' 'xor_ln227_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1396 [1/1] (0.66ns)   --->   "%xor_ln230_36 = xor i8 %trunc_ln208_12, %xor_ln230_32" [aes.c:230]   --->   Operation 1396 'xor' 'xor_ln230_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1397 [1/1] (0.66ns)   --->   "%xor_ln227_37 = xor i8 %xor_ln210_4, %xor_ln227_29" [aes.c:227]   --->   Operation 1397 'xor' 'xor_ln227_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1398 [1/1] (0.66ns)   --->   "%xor_ln230_37 = xor i8 %trunc_ln208_12, %xor_ln230_29" [aes.c:230]   --->   Operation 1398 'xor' 'xor_ln230_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.57>
ST_22 : Operation 1399 [1/1] (0.00ns)   --->   "%RoundKey_addr_38 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 38" [aes.c:227]   --->   Operation 1399 'getelementptr' 'RoundKey_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_34, i8 %xor_ln229_34, i8 %xor_ln228_34, i8 %xor_ln227_34)" [aes.c:230]   --->   Operation 1400 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1401 [1/1] (2.66ns)   --->   "store i32 %tmp_101, i32* %RoundKey_addr_38, align 4" [aes.c:230]   --->   Operation 1401 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_22 : Operation 1402 [1/1] (0.00ns)   --->   "%RoundKey_addr_39 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 39" [aes.c:227]   --->   Operation 1402 'getelementptr' 'RoundKey_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_35, i8 %xor_ln229_35, i8 %xor_ln228_35, i8 %xor_ln227_35)" [aes.c:230]   --->   Operation 1403 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1404 [1/1] (2.66ns)   --->   "store i32 %tmp_102, i32* %RoundKey_addr_39, align 4" [aes.c:230]   --->   Operation 1404 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_22 : Operation 1405 [1/2] (2.66ns)   --->   "%sbox_load_37 = load i32* %sbox_addr_37, align 4" [aes.c:206]   --->   Operation 1405 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_22 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_137 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln206_9240212, i3 0)" [aes.c:206]   --->   Operation 1406 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1407 [1/1] (0.00ns)   --->   "%empty_104 = or i5 %tmp_137, 7" [aes.c:206]   --->   Operation 1407 'or' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1408 [1/1] (1.12ns)   --->   "%icmp_ln206_9 = icmp ugt i5 %tmp_137, %empty_104" [aes.c:206]   --->   Operation 1408 'icmp' 'icmp_ln206_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln206_46 = zext i5 %tmp_137 to i6" [aes.c:206]   --->   Operation 1409 'zext' 'zext_ln206_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln206_47 = zext i5 %empty_104 to i6" [aes.c:206]   --->   Operation 1410 'zext' 'zext_ln206_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_27)   --->   "%tmp_138 = call i32 @llvm.part.select.i32(i32 %sbox_load_37, i32 31, i32 0)" [aes.c:206]   --->   Operation 1411 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1412 [1/1] (1.36ns)   --->   "%sub_ln206_27 = sub i6 %zext_ln206_46, %zext_ln206_47" [aes.c:206]   --->   Operation 1412 'sub' 'sub_ln206_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_27)   --->   "%xor_ln206_14 = xor i6 %zext_ln206_46, 31" [aes.c:206]   --->   Operation 1413 'xor' 'xor_ln206_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1414 [1/1] (1.36ns)   --->   "%sub_ln206_28 = sub i6 %zext_ln206_47, %zext_ln206_46" [aes.c:206]   --->   Operation 1414 'sub' 'sub_ln206_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node sub_ln206_29)   --->   "%select_ln206_27 = select i1 %icmp_ln206_9, i6 %sub_ln206_27, i6 %sub_ln206_28" [aes.c:206]   --->   Operation 1415 'select' 'select_ln206_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_27)   --->   "%select_ln206_28 = select i1 %icmp_ln206_9, i32 %tmp_138, i32 %sbox_load_37" [aes.c:206]   --->   Operation 1416 'select' 'select_ln206_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_27)   --->   "%select_ln206_29 = select i1 %icmp_ln206_9, i6 %xor_ln206_14, i6 %zext_ln206_46" [aes.c:206]   --->   Operation 1417 'select' 'select_ln206_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1418 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln206_29 = sub i6 31, %select_ln206_27" [aes.c:206]   --->   Operation 1418 'sub' 'sub_ln206_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln206_27)   --->   "%zext_ln206_48 = zext i6 %select_ln206_29 to i32" [aes.c:206]   --->   Operation 1419 'zext' 'zext_ln206_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_9)   --->   "%zext_ln206_49 = zext i6 %sub_ln206_29 to i32" [aes.c:206]   --->   Operation 1420 'zext' 'zext_ln206_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1421 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln206_27 = lshr i32 %select_ln206_28, %zext_ln206_48" [aes.c:206]   --->   Operation 1421 'lshr' 'lshr_ln206_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln206_9)   --->   "%lshr_ln206_28 = lshr i32 -1, %zext_ln206_49" [aes.c:206]   --->   Operation 1422 'lshr' 'lshr_ln206_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1423 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln206_9 = and i32 %lshr_ln206_27, %lshr_ln206_28" [aes.c:206]   --->   Operation 1423 'and' 'and_ln206_9' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln206_10 = trunc i32 %and_ln206_9 to i8" [aes.c:206]   --->   Operation 1424 'trunc' 'trunc_ln206_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1425 [1/2] (2.66ns)   --->   "%sbox_load_38 = load i32* %sbox_addr_38, align 4" [aes.c:207]   --->   Operation 1425 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_22 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_139 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln207_9238210, i3 0)" [aes.c:207]   --->   Operation 1426 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1427 [1/1] (0.00ns)   --->   "%empty_109 = or i5 %tmp_139, 7" [aes.c:207]   --->   Operation 1427 'or' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1428 [1/1] (1.12ns)   --->   "%icmp_ln207_9 = icmp ugt i5 %tmp_139, %empty_109" [aes.c:207]   --->   Operation 1428 'icmp' 'icmp_ln207_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln207_46 = zext i5 %tmp_139 to i6" [aes.c:207]   --->   Operation 1429 'zext' 'zext_ln207_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln207_47 = zext i5 %empty_109 to i6" [aes.c:207]   --->   Operation 1430 'zext' 'zext_ln207_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_27)   --->   "%tmp_140 = call i32 @llvm.part.select.i32(i32 %sbox_load_38, i32 31, i32 0)" [aes.c:207]   --->   Operation 1431 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1432 [1/1] (1.36ns)   --->   "%sub_ln207_27 = sub i6 %zext_ln207_46, %zext_ln207_47" [aes.c:207]   --->   Operation 1432 'sub' 'sub_ln207_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_27)   --->   "%xor_ln207_14 = xor i6 %zext_ln207_46, 31" [aes.c:207]   --->   Operation 1433 'xor' 'xor_ln207_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1434 [1/1] (1.36ns)   --->   "%sub_ln207_28 = sub i6 %zext_ln207_47, %zext_ln207_46" [aes.c:207]   --->   Operation 1434 'sub' 'sub_ln207_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node sub_ln207_29)   --->   "%select_ln207_27 = select i1 %icmp_ln207_9, i6 %sub_ln207_27, i6 %sub_ln207_28" [aes.c:207]   --->   Operation 1435 'select' 'select_ln207_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_27)   --->   "%select_ln207_28 = select i1 %icmp_ln207_9, i32 %tmp_140, i32 %sbox_load_38" [aes.c:207]   --->   Operation 1436 'select' 'select_ln207_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_27)   --->   "%select_ln207_29 = select i1 %icmp_ln207_9, i6 %xor_ln207_14, i6 %zext_ln207_46" [aes.c:207]   --->   Operation 1437 'select' 'select_ln207_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1438 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln207_29 = sub i6 31, %select_ln207_27" [aes.c:207]   --->   Operation 1438 'sub' 'sub_ln207_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln207_27)   --->   "%zext_ln207_48 = zext i6 %select_ln207_29 to i32" [aes.c:207]   --->   Operation 1439 'zext' 'zext_ln207_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_9)   --->   "%zext_ln207_49 = zext i6 %sub_ln207_29 to i32" [aes.c:207]   --->   Operation 1440 'zext' 'zext_ln207_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1441 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln207_27 = lshr i32 %select_ln207_28, %zext_ln207_48" [aes.c:207]   --->   Operation 1441 'lshr' 'lshr_ln207_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln207_9)   --->   "%lshr_ln207_28 = lshr i32 -1, %zext_ln207_49" [aes.c:207]   --->   Operation 1442 'lshr' 'lshr_ln207_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1443 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln207_9 = and i32 %lshr_ln207_27, %lshr_ln207_28" [aes.c:207]   --->   Operation 1443 'and' 'and_ln207_9' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln207_10 = trunc i32 %and_ln207_9 to i8" [aes.c:207]   --->   Operation 1444 'trunc' 'trunc_ln207_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1445 [1/1] (0.66ns)   --->   "%xor_ln228_36 = xor i8 %trunc_ln206_10, %xor_ln228_32" [aes.c:228]   --->   Operation 1445 'xor' 'xor_ln228_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1446 [1/1] (0.66ns)   --->   "%xor_ln229_36 = xor i8 %trunc_ln207_10, %xor_ln229_32" [aes.c:229]   --->   Operation 1446 'xor' 'xor_ln229_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1447 [1/1] (0.66ns)   --->   "%xor_ln228_37 = xor i8 %trunc_ln206_10, %xor_ln228_29" [aes.c:228]   --->   Operation 1447 'xor' 'xor_ln228_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1448 [1/1] (0.66ns)   --->   "%xor_ln229_37 = xor i8 %trunc_ln207_10, %xor_ln229_29" [aes.c:229]   --->   Operation 1448 'xor' 'xor_ln229_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.66>
ST_23 : Operation 1449 [1/1] (0.00ns)   --->   "%RoundKey_addr_40 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 40" [aes.c:227]   --->   Operation 1449 'getelementptr' 'RoundKey_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_36, i8 %xor_ln229_36, i8 %xor_ln228_36, i8 %xor_ln227_36)" [aes.c:230]   --->   Operation 1450 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1451 [1/1] (2.66ns)   --->   "store i32 %tmp_107, i32* %RoundKey_addr_40, align 4" [aes.c:230]   --->   Operation 1451 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_23 : Operation 1452 [1/1] (0.00ns)   --->   "%RoundKey_addr_41 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 41" [aes.c:227]   --->   Operation 1452 'getelementptr' 'RoundKey_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_37, i8 %xor_ln229_37, i8 %xor_ln228_37, i8 %xor_ln227_37)" [aes.c:230]   --->   Operation 1453 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1454 [1/1] (2.66ns)   --->   "store i32 %tmp_108, i32* %RoundKey_addr_41, align 4" [aes.c:230]   --->   Operation 1454 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_23 : Operation 1455 [1/1] (0.66ns)   --->   "%xor_ln227_38 = xor i8 %xor_ln227_37, %xor_ln227_34" [aes.c:227]   --->   Operation 1455 'xor' 'xor_ln227_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1456 [1/1] (0.66ns)   --->   "%xor_ln228_38 = xor i8 %xor_ln228_37, %xor_ln228_34" [aes.c:228]   --->   Operation 1456 'xor' 'xor_ln228_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1457 [1/1] (0.66ns)   --->   "%xor_ln229_38 = xor i8 %xor_ln229_37, %xor_ln229_34" [aes.c:229]   --->   Operation 1457 'xor' 'xor_ln229_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1458 [1/1] (0.66ns)   --->   "%xor_ln230_38 = xor i8 %xor_ln230_37, %xor_ln230_34" [aes.c:230]   --->   Operation 1458 'xor' 'xor_ln230_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1459 [1/1] (0.66ns)   --->   "%xor_ln227_39 = xor i8 %xor_ln227_37, %xor_ln227_31" [aes.c:227]   --->   Operation 1459 'xor' 'xor_ln227_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1460 [1/1] (0.66ns)   --->   "%xor_ln228_39 = xor i8 %xor_ln228_37, %xor_ln228_31" [aes.c:228]   --->   Operation 1460 'xor' 'xor_ln228_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1461 [1/1] (0.66ns)   --->   "%xor_ln229_39 = xor i8 %xor_ln229_37, %xor_ln229_31" [aes.c:229]   --->   Operation 1461 'xor' 'xor_ln229_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1462 [1/1] (0.66ns)   --->   "%xor_ln230_39 = xor i8 %xor_ln230_37, %xor_ln230_31" [aes.c:230]   --->   Operation 1462 'xor' 'xor_ln230_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.66>
ST_24 : Operation 1463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %RoundKey), !map !50"   --->   Operation 1463 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %Key), !map !71"   --->   Operation 1464 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind"   --->   Operation 1465 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [aes.c:162]   --->   Operation 1466 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1467 [1/1] (0.00ns)   --->   "%RoundKey_addr_42 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 42" [aes.c:227]   --->   Operation 1467 'getelementptr' 'RoundKey_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_38, i8 %xor_ln229_38, i8 %xor_ln228_38, i8 %xor_ln227_38)" [aes.c:230]   --->   Operation 1468 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1469 [1/1] (2.66ns)   --->   "store i32 %tmp_109, i32* %RoundKey_addr_42, align 4" [aes.c:230]   --->   Operation 1469 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_24 : Operation 1470 [1/1] (0.00ns)   --->   "%RoundKey_addr_43 = getelementptr [60 x i32]* %RoundKey, i64 0, i64 43" [aes.c:227]   --->   Operation 1470 'getelementptr' 'RoundKey_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %xor_ln230_39, i8 %xor_ln229_39, i8 %xor_ln228_39, i8 %xor_ln227_39)" [aes.c:230]   --->   Operation 1471 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1472 [1/1] (2.66ns)   --->   "store i32 %tmp_110, i32* %RoundKey_addr_43, align 4" [aes.c:230]   --->   Operation 1472 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_24 : Operation 1473 [1/1] (0.00ns)   --->   "ret void" [aes.c:232]   --->   Operation 1473 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('Key_addr', aes.c:166) [9]  (0 ns)
	'load' operation ('Key_load', aes.c:166) on array 'Key' [10]  (1.43 ns)

 <State 2>: 4.09ns
The critical path consists of the following:
	'load' operation ('Key_load_3', aes.c:166) on array 'Key' [34]  (1.43 ns)
	'getelementptr' operation ('sbox_addr', aes.c:205) [43]  (0 ns)
	'load' operation ('sbox_load', aes.c:205) on array 'sbox' [44]  (2.66 ns)

 <State 3>: 8.15ns
The critical path consists of the following:
	'load' operation ('sbox_load', aes.c:205) on array 'sbox' [44]  (2.66 ns)
	'select' operation ('select_ln205_1', aes.c:205) [56]  (0 ns)
	'lshr' operation ('lshr_ln205', aes.c:205) [61]  (2.36 ns)
	'and' operation ('and_ln205', aes.c:205) [63]  (1.89 ns)
	'xor' operation ('xor_ln208', aes.c:208) [265]  (0.616 ns)
	'xor' operation ('empty_34', aes.c:208) [270]  (0.616 ns)

 <State 4>: 8.15ns
The critical path consists of the following:
	'load' operation ('sbox_load_2', aes.c:207) on array 'sbox' [92]  (2.66 ns)
	'select' operation ('select_ln207_1', aes.c:207) [104]  (0 ns)
	'lshr' operation ('lshr_ln207', aes.c:207) [109]  (2.36 ns)
	'and' operation ('and_ln207', aes.c:207) [111]  (1.89 ns)
	'xor' operation ('xor_ln206', aes.c:206) [207]  (0.616 ns)
	'xor' operation ('empty_30', aes.c:206) [212]  (0.616 ns)

 <State 5>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_4', aes.c:205) on array 'sbox' [182]  (2.66 ns)
	'select' operation ('select_ln205_4', aes.c:205) [195]  (0 ns)
	'lshr' operation ('lshr_ln205_11', aes.c:205) [200]  (2.36 ns)
	'and' operation ('and_ln205_1', aes.c:205) [202]  (1.89 ns)
	'xor' operation ('xor_ln210', aes.c:210) [291]  (0.66 ns)
	'xor' operation ('xor_ln227_4', aes.c:227) [292]  (0.66 ns)

 <State 6>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_5', aes.c:206) on array 'sbox' [211]  (2.66 ns)
	'select' operation ('select_ln206_4', aes.c:206) [224]  (0 ns)
	'lshr' operation ('lshr_ln206_11', aes.c:206) [229]  (2.36 ns)
	'and' operation ('and_ln206_1', aes.c:206) [231]  (1.89 ns)
	'xor' operation ('xor_ln228_4', aes.c:228) [294]  (0.66 ns)

 <State 7>: 7.88ns
The critical path consists of the following:
	'xor' operation ('xor_ln208_2', aes.c:208) [400]  (0.616 ns)
	'xor' operation ('empty_42', aes.c:208) [404]  (0.616 ns)
	'xor' operation ('trunc_ln208_2292260', aes.c:208) [405]  (0.616 ns)
	'icmp' operation ('icmp_ln208_2', aes.c:208) [408]  (1.12 ns)
	'select' operation ('select_ln208_7', aes.c:208) [416]  (0 ns)
	'lshr' operation ('lshr_ln208_13', aes.c:208) [421]  (2.36 ns)
	'and' operation ('and_ln208_2', aes.c:208) [423]  (1.89 ns)
	'xor' operation ('xor_ln230_8', aes.c:230) [430]  (0.66 ns)

 <State 8>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_8', aes.c:205) on array 'sbox' [325]  (2.66 ns)
	'select' operation ('select_ln205_7', aes.c:205) [338]  (0 ns)
	'lshr' operation ('lshr_ln205_13', aes.c:205) [343]  (2.36 ns)
	'and' operation ('and_ln205_2', aes.c:205) [345]  (1.89 ns)
	'xor' operation ('xor_ln227_8', aes.c:227) [426]  (0.66 ns)

 <State 9>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_13', aes.c:206) on array 'sbox' [492]  (2.66 ns)
	'select' operation ('select_ln206_10', aes.c:206) [505]  (0 ns)
	'lshr' operation ('lshr_ln206_15', aes.c:206) [510]  (2.36 ns)
	'and' operation ('and_ln206_3', aes.c:206) [512]  (1.89 ns)
	'xor' operation ('xor_ln228_12', aes.c:228) [569]  (0.66 ns)

 <State 10>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_12', aes.c:205) on array 'sbox' [466]  (2.66 ns)
	'select' operation ('select_ln205_10', aes.c:205) [479]  (0 ns)
	'lshr' operation ('lshr_ln205_15', aes.c:205) [484]  (2.36 ns)
	'and' operation ('and_ln205_3', aes.c:205) [486]  (1.89 ns)
	'xor' operation ('xor_ln210_1', aes.c:210) [566]  (0.66 ns)
	'xor' operation ('xor_ln227_12', aes.c:227) [567]  (0.66 ns)

 <State 11>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_16', aes.c:205) on array 'sbox' [598]  (2.66 ns)
	'select' operation ('select_ln205_13', aes.c:205) [611]  (0 ns)
	'lshr' operation ('lshr_ln205_17', aes.c:205) [616]  (2.36 ns)
	'and' operation ('and_ln205_4', aes.c:205) [618]  (1.89 ns)
	'xor' operation ('xor_ln227_16', aes.c:227) [696]  (0.66 ns)

 <State 12>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_18', aes.c:207) on array 'sbox' [648]  (2.66 ns)
	'select' operation ('select_ln207_13', aes.c:207) [661]  (0 ns)
	'lshr' operation ('lshr_ln207_17', aes.c:207) [666]  (2.36 ns)
	'and' operation ('and_ln207_4', aes.c:207) [668]  (1.89 ns)
	'xor' operation ('xor_ln229_16', aes.c:229) [699]  (0.66 ns)

 <State 13>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_20', aes.c:205) on array 'sbox' [736]  (2.66 ns)
	'select' operation ('select_ln205_16', aes.c:205) [749]  (0 ns)
	'lshr' operation ('lshr_ln205_19', aes.c:205) [754]  (2.36 ns)
	'and' operation ('and_ln205_5', aes.c:205) [756]  (1.89 ns)
	'xor' operation ('xor_ln210_2', aes.c:210) [836]  (0.66 ns)
	'xor' operation ('xor_ln227_20', aes.c:227) [837]  (0.66 ns)

 <State 14>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_21', aes.c:206) on array 'sbox' [762]  (2.66 ns)
	'select' operation ('select_ln206_16', aes.c:206) [775]  (0 ns)
	'lshr' operation ('lshr_ln206_19', aes.c:206) [780]  (2.36 ns)
	'and' operation ('and_ln206_5', aes.c:206) [782]  (1.89 ns)
	'xor' operation ('xor_ln228_20', aes.c:228) [839]  (0.66 ns)

 <State 15>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_26', aes.c:207) on array 'sbox' [920]  (2.66 ns)
	'select' operation ('select_ln207_19', aes.c:207) [934]  (0 ns)
	'lshr' operation ('lshr_ln207_21', aes.c:207) [939]  (2.36 ns)
	'and' operation ('and_ln207_6', aes.c:207) [941]  (1.89 ns)
	'xor' operation ('xor_ln229_24', aes.c:229) [973]  (0.66 ns)

 <State 16>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_24', aes.c:205) on array 'sbox' [868]  (2.66 ns)
	'select' operation ('select_ln205_19', aes.c:205) [882]  (0 ns)
	'lshr' operation ('lshr_ln205_21', aes.c:205) [887]  (2.36 ns)
	'and' operation ('and_ln205_6', aes.c:205) [889]  (1.89 ns)
	'xor' operation ('xor_ln227_24', aes.c:227) [970]  (0.66 ns)

 <State 17>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_29', aes.c:206) on array 'sbox' [1036]  (2.66 ns)
	'select' operation ('select_ln206_22', aes.c:206) [1049]  (0 ns)
	'lshr' operation ('lshr_ln206_23', aes.c:206) [1054]  (2.36 ns)
	'and' operation ('and_ln206_7', aes.c:206) [1056]  (1.89 ns)
	'xor' operation ('xor_ln228_28', aes.c:228) [1113]  (0.66 ns)

 <State 18>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_28', aes.c:205) on array 'sbox' [1010]  (2.66 ns)
	'select' operation ('select_ln205_22', aes.c:205) [1023]  (0 ns)
	'lshr' operation ('lshr_ln205_23', aes.c:205) [1028]  (2.36 ns)
	'and' operation ('and_ln205_7', aes.c:205) [1030]  (1.89 ns)
	'xor' operation ('xor_ln210_3', aes.c:210) [1110]  (0.66 ns)
	'xor' operation ('xor_ln227_28', aes.c:227) [1111]  (0.66 ns)

 <State 19>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_32', aes.c:205) on array 'sbox' [1142]  (2.66 ns)
	'select' operation ('select_ln205_25', aes.c:205) [1155]  (0 ns)
	'lshr' operation ('lshr_ln205_25', aes.c:205) [1160]  (2.36 ns)
	'and' operation ('and_ln205_8', aes.c:205) [1162]  (1.89 ns)
	'xor' operation ('xor_ln227_32', aes.c:227) [1240]  (0.66 ns)

 <State 20>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_34', aes.c:207) on array 'sbox' [1192]  (2.66 ns)
	'select' operation ('select_ln207_25', aes.c:207) [1205]  (0 ns)
	'lshr' operation ('lshr_ln207_25', aes.c:207) [1210]  (2.36 ns)
	'and' operation ('and_ln207_8', aes.c:207) [1212]  (1.89 ns)
	'xor' operation ('xor_ln229_32', aes.c:229) [1243]  (0.66 ns)

 <State 21>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_36', aes.c:205) on array 'sbox' [1271]  (2.66 ns)
	'select' operation ('select_ln205_28', aes.c:205) [1287]  (0 ns)
	'lshr' operation ('lshr_ln205_27', aes.c:205) [1292]  (2.36 ns)
	'and' operation ('and_ln205_9', aes.c:205) [1294]  (0 ns)
	'xor' operation ('xor_ln210_4', aes.c:210) [1380]  (1.89 ns)
	'xor' operation ('xor_ln227_36', aes.c:227) [1381]  (0.66 ns)

 <State 22>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_37', aes.c:206) on array 'sbox' [1299]  (2.66 ns)
	'select' operation ('select_ln206_28', aes.c:206) [1315]  (0 ns)
	'lshr' operation ('lshr_ln206_27', aes.c:206) [1320]  (2.36 ns)
	'and' operation ('and_ln206_9', aes.c:206) [1322]  (1.89 ns)
	'xor' operation ('xor_ln228_36', aes.c:228) [1383]  (0.66 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_40', aes.c:227) [1382]  (0 ns)
	'store' operation ('store_ln230', aes.c:230) of variable 'tmp_107', aes.c:230 on array 'RoundKey' [1387]  (2.66 ns)

 <State 24>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_42', aes.c:227) [1396]  (0 ns)
	'store' operation ('store_ln230', aes.c:230) of variable 'tmp_109', aes.c:230 on array 'RoundKey' [1401]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
