---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

I am currently a postdoctoral fellow at the [Hong Kong University of Science and Technology](https://hkust.edu.hk/) and a member of the [AI Chip Center for Emerging Smart Systems](https://inno-access.hk/)(ACCESS) under InnoHK. He received the B.S. degree in mechano-electronic engineering from [Xidian University](https://en.xidian.edu.cn/) in 2017, and the Ph.D. Degree in electronic science and technology from [University of Science and Technology of China](https://www.ustc.edu.cn/) in 2023 under the supervision of Prof. Yi Kang. My research interest includes efficient neural network algorithms and their implementation on chips, and I have published more than 16 papers at the top international conferences DAC, ASP-DAC, ISCAS, and journals AFM, TCAS-II, TVLSI, TODES, CHIP, with total <a href='https://scholar.google.com/citations?user=v9wNPcgAAAAJ'>google scholar citations <strong><span id='total_cit'>250+</span></strong></a> (You can also use google scholar badge <a href='https://scholar.google.com/citations?user=v9wNPcgAAAAJ'><img src="https://img.shields.io/endpoint?url={{ url | url_encode }}&logo=Google%20Scholar&labelColor=f6f6f6&color=9cf&style=flat&label=citations"></a>). You can find more information through my [CV](../images/CanadaCast_CV_example.pdf). Welcome to contact with me if you have any interests.

I am currently a Postdoctoral Fellow at the [Hong Kong University of Science and Technology](https://hkust.edu.hk/) and a staff of the [AI Chip Center for Emerging Smart Systems](https://inno-access.hk/) (ACCESS) under InnoHK. I received the B.S. degree in Mechano-Electronic Engineering from [Xidian University](https://en.xidian.edu.cn/) in 2017, and the Ph.D. degree in Electronic Science and Technology from the [University of Science and Technology of China](https://www.ustc.edu.cn/) in 2023 under the supervision of Prof. Yi Kang. My research interests include efficient neural network algorithms and their implementation on chips. I have published more than 16+ papers at top international conferences (DAC, CICC, ASP-DAC, ISCAS) and journals (AFM, TCAS-II, TVLSI, TODES, CHIP), with total <a href='https://scholar.google.com/citations?user=v9wNPcgAAAAJ'>Google Scholar citations <strong><span id='total_cit'>250+</span></strong></a> (You can also use the Google Scholar badge <a href='https://scholar.google.com/citations?user=v9wNPcgAAAAJ'><img src="https://img.shields.io/endpoint?url={{ url | url_encode }}&logo=Google%20Scholar&labelColor=f6f6f6&color=9cf&style=flat&label=citations"></a>). You can find more information through my [CV](../images/CanadaCast_CV_example.pdf). Welcome to contact me if you have any interests in collaboration.

E-mail: zihaoxuan@ust.hk \| WeChat: ZihaoXUAN-numX

# üìñ Educations
- *2017.09 - 2023.06*, PhD in Electronic Science and Technology, School of Microelectronics, University of Science and Technology of China. 
- *2013.09 - 2017.06*, Bachelor in Electronic Packaging Technology, School of Mechano-Electronic Engineering, Xidian University. **GPA: 3.86/4.00, Rank:1/33**

# üíª Work Experience
- *2023.10 - Present*, Postdoctoral Fellow in AI Chip Center for Emerging Smart System, The Hong Kong University of Science and Technology.

# üéñ Honors and Awards
- *2023* Hong Kong Innovation and Technology Funding.
- *2019* Guanghua Scholarship.
- *2017* Outstanding Graduate of Xidian University.
- *2016* National Scholarship.
- *2015* National Inspirational Scholarship.
  
# üî• News
- *2026.01*: &nbsp;üéâüéâ Our CIM Chip paper ‚ÄúD2CIM: A 28nm 53.3 TFLOP/W Decoding Digital CIM Macro for Efficient FlashMLA-based LLM Inference‚Äù has been accepted for oral presentation at 2026 IEEE Custom Integrated Circuits Conference (CICC) , Apri 2026, Seattle, USA! **Top IC Conference**
- *2025.08*: &nbsp;üéâüéâ My paper as the main corresponding author ‚ÄúCDCC: A HIGH-EFFICIENCY SRAM-BASED CHARGE-DOMAIN COMPUTE-IN-MEMORY MACRO WITH COMPLEMENT COMPENSATION DESIGN FOR AI APPLICATIONS‚Äù has been accepted by the IEEE ASICON 2025 as Oral presentation paper, Aug 2025, Yunan, China! **(Best Paper Award)**
- *2025.06*: &nbsp;üéâüéâ My paper ‚ÄúYOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-situ Multiply Arithmetic for Large-scale AI‚Äù has been accepted by 62nd ACM/IEEE Design Automation Conference (DAC), Jun 2025, San Francisco, USA! **(CCF-A Conference, Acceptance Rate: 23%)**
- *2025.06*: &nbsp;üéâüéâ One collaborative paper "SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy" has been accepted by 62nd ACM/IEEE Design Automation Conference (DAC), Jun 2025, San Francisco, USA! **(CCF-A Conference, Acceptance Rate: 23%)**
- *2024.06*: &nbsp;üéâüéâ My paper ‚ÄúAiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnect‚Äù has been accepted by 62nd ACM/IEEE Design Automation Conference (DAC) 2024 Work-in-Progress Poster Session!
- *2022.11*: &nbsp;üéâüéâ My paper ‚ÄúA Brain-inspired ADC-free SRAM-Based In-Memory Computing Macro with High-Precision MAC for AI Application‚Äù has been accepted by IEEE Transactions on Circuits and Systems II: Express Briefs (IEEE TCAS-II)! **[Spotlight Article](https://www.linkedin.com/posts/ieee-tcas-ii_circuitsandsystems-artificialintelligence-activity-7057385075948068864-KvjU/)**
- *2022.06*: &nbsp;üéâüéâ My paper ‚ÄúHigh-efficiency data conversion interface for reconfigurable function-in-memory computing‚Äù has been accepted by IEEE Transactions on Very Large Scale Integration Systems (IEEE TVLSI)! **(CCF-B Journal)**
- *2022.06*: &nbsp;üéâüéâ One paper as co-first author ‚ÄúSub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing‚Äù has been accepted by Chip! **(JCR Q1, IF = 7.1)**
- *2021.10*: &nbsp;üéâüéâ My paper ‚ÄúHPSW-CIM: A Novel ReRAM-Based Computing-in-Memory Architecture with Constant-Term Circuit for Full Parallel Hybrid-Precision-Signed-Weight MAC Operation‚Äù has been accepted by IEEE International Symposium on Circuits and Systems (IEEE ISCAS) 2022!
- *2021.06*Ôºö&nbsp;üéâüéâ One paper as co-first author ‚ÄúOne transistor one electrolyte‚Äêgated transistor based spiking neural network for power‚Äêefficient neuromorphic computing system‚Äù has been accepted by Advanced Functional Materials! **(TOP Journal, IF=19.4)**

# üìù Main Publications 

- [D2CIM: A 28nm 53.3 TFLOP/W Decoding Digital CIM Macro for Efficient FlashMLA-based LLM Inference].

- [YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-situ Multiply Arithmetic for Large-Scale AI](ieeexplore.ieee.org/abstract/document/11133156). **Zihao Xuan**, Yuxuan Yang, Wei Xuan, Zijia Su, Song Chen, Yi Kang*. **2025**, *62nd ACM/IEEE Design Automation Conference (DAC)*.

- [A Brain-inspired ADC-free SRAM-Based In-Memory Computing Macro with High-Precision MAC for AI Application](https://ieeexplore.ieee.org/document/9960777). **Zihao Xuan**, Chang Liu, Yue Zhang, Yuan Li, Yi Kang*. **2022**, *IEEE Transactions on Circuits and Systems II: Express Briefs (IEEE TCAS-II)*.

- [High-efficiency data conversion interface for reconfigurable function-in-memory computing](https://ieeexplore.ieee.org/document/9795103). **Zihao Xuan**, Yi Kang*. **2022**, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*.

- [HPSW-CIM: A Novel ReRAM-Based Computing-in-Memory Architecture with Constant-Term Circuit for Full Parallel Hybrid-Precision-Signed-Weight MAC Operation](https://ieeexplore.ieee.org/document/9937828). **Zihao Xuan**, Yue Zhang, Yuan Li, Chang Liu, Yi Kang*. **2022**, *IEEE International Symposium on Circuits and Systems (ISCAS)*.

- [Sub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing](https://www.sciencedirect.com/science/article/pii/S2709472322000120). Zijia Su‚Ä†, **Zihao Xuan‚Ä†**, Jing Liu, Yi Kang, Chun-Sen Liu, Cheng-Jie Zuo*. **2020**, *Chip*. (co-first author)

- [One transistor one electrolyte‚Äêgated transistor based spiking neural network for power‚Äêefficient neuromorphic computing system](https://advanced.onlinelibrary.wiley.com/doi/abs/10.1002/adfm.202100042). Yue Li‚Ä†, **Zihao Xuan‚Ä†**, Jikai Lu, Zhongrui Wang, Xumeng Zhang, Zuheng Wu, Yongzhou Wang, Han Xu, Chunmeng Dou, Yi Kang, Qi Liu, Hangbing Lv, Dashan Shang*. **2019**, *Advanced Functional Materials*. (co-first author)

# üìù Collaborative Publications

- [SeDA: Secure and Efficient DNN Accelerators with Hardware/Software Synergy]. Wei Xuan, Zhongrui Wang*, Lang Feng*, Ning Lin, Zihao Xuan, Rongliang Fu, Tsung-Yi Ho, Yuzhong Jiao and Luhong Liang. **2025**, *62nd ACM/IEEE Design Automation Conference (DAC)*.
  
- [A dynamic decoder with speculative termination for low latency inference in spiking neural networks](https://www.sciencedirect.com/science/article/abs/pii/S0925231225001304). Yuxuan Yang, **Zihao Xuan**, Song Chen, Yi Kang*. **2025**, *Neurocomputing*.

- [HNM-CIM: An Algorithm-Hardware Co-designed SRAM-based CIM for Transformer Acceleration Exploiting Hybrid N: M Sparsity](https://dl.acm.org/doi/abs/10.1145/3724394). Yuang Ma, Yulong Meng, **Zihao Xuan**, Song Chen, Yi Kang*. **2025**, *ACM Transactions on Design Automation of Electronic Systems*.

- [A neuromorphic hardware architecture based on TTFS coding with temporal quantization for spiking neural networks](https://www.sciencedirect.com/science/article/abs/pii/S0167926025000604). Yuxuan Yang, Qihu Xie, **Zihao Xuan**, Song Chen, Yi Kang*. **2025**, *Integration*.

- [Broadband Artificial Tetrachromatic Synaptic Devices Composed of 2D/3D Integrated WSe2 -GaN-based Dual-Channel Floating Gate Transistors](https://advanced.onlinelibrary.wiley.com/doi/pdf/10.1002/adfm.202316802). Zijia Su, Yong Yan, Maorong Sun, **Zihao Xuan**, Hengxiao Cheng, Dongyang Luo, Zhixiang Gao, Huabin Yu, Haochen Zhang, Chengjie Zuo*, and Haiding Sun*. **2024**, *Advanced Functional Materials*.

- [TQ-TTFS: High-Accuracy and Energy-Efficient Spiking Neural Networks Using Temporal Quantization Time-to-First-Spike Neuron](https://ieeexplore.ieee.org/abstract/document/10473964). Yuxuan Yang, **Zihao Xuan**, Yi Kang*. **2024** *29th Asia and South Pacific Design Automation Conference (ASP-DAC)*.

- [An 1.38 nJ/Inference Clock-Free Mixed-Signal Neuromorphic Architecture Using ReL-PSP Function and Computing-in-Memory](https://ieeexplore.ieee.org/abstract/document/10388821). Wenbing Fang, **Zihao Xuan**, Song Chen, Yi Kang*. **2023**, *IEEE Biomedical Circuits and Systems Conference (BioCAS)*.

- [A 28nm 15.09 nJ/inference Neuromorphic Processor with SRAM-Based Charge Domain in-Memory-Computing](https://ieeexplore.ieee.org/abstract/document/10396030). Yuchao Zhang, Zihao Xuan, Yi Kang*. **2023**, *IEEE 15th International Conference on ASIC (ASICON)*.

- [A 40-nm 202.3 nJ/classification neuromorphic architecture employing in-SRAM charge-domain compute](https://ieeexplore.ieee.org/abstract/document/9620416). Chang Liu, **Zihao Xuan**, Yi Kang*. **2021**, *IEEE 14th International Conference on ASIC (ASICON)*.

- [One transistor one electrolyte-gated transistor for supervised learning in SNNs](https://ieeexplore.ieee.org/abstract/document/9663402). Jikai Lu, Yue Li, **Zihao Xuan**, Han Xu, Shuyu Wu, Zhongrui Wang, Shibing Long, Qi Liu, Dashan Shang*. 2021, *IEEE Electron Device Letters*.

- [Vertical sandwich gate-all-around field-effect transistors with self-aligned high-k metal gates and small effective-gate-length variation](https://ieeexplore.ieee.org/abstract/document/8908797/). Xiaogen Yin, Yongkui Zhang, Huilong Zhu*, GL Wang, JJ Li, AY Du, C Li, LH Zhao, WX Huang, H Yang, L Xie, XZ Ai, YB Zhang, KP Jia, ZH Wu, XL Ma, QZ Zhang, SJ Mao, JJ Xiang, JF Gao, XB He, GB Bai, YH Lu, N Zhou, ZZ Kong, Y Zhang, J Zhao, SS Ma, **ZH Xuan**, YY Li, L Li, QH Zhang, JH Han, RL Chen, Y Qu, T Yang, J Luo, JF Li, HX Yin, H Radamson, C Zhao, WW Wang, TC Ye. **2019**, *IEEE Electron Device Letters*.

# üîç Manuscript Reviews

- IEEE TCAS-I 2022, 2025; AFM 2025; Sensors 2025. Advance Science 2025, TCAD 2025, TVLSI 2025.

# üí¨ Invited Talks

*More to come...*

# üåê Internships

*More to come...*
