<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="39" Path="C:/Users/garzamor/EGR224/EGR_224_Slot_Machine_Project/SlotMachine/SlotMachine.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="b11d4a6a366d4735a28063a04a888126"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorLanguage" Val="Verilog"/>
    <Option Name="BoardPart" Val="digilentinc.com:basys3:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../Xilinx/XUP_LIB"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSABoardId" Val="basys3"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="39"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="10"/>
    <Option Name="WTModelSimExportSim" Val="10"/>
    <Option Name="WTQuestaExportSim" Val="10"/>
    <Option Name="WTIesExportSim" Val="10"/>
    <Option Name="WTVcsExportSim" Val="10"/>
    <Option Name="WTRivieraExportSim" Val="10"/>
    <Option Name="WTActivehdlExportSim" Val="10"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/Win_Conditions/Win_Conditions.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Win_Conditions/hdl/Win_Conditions_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/debounce/debounce.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/debounce/hdl/debounce_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/multiplexer/multiplexer.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_4_to_1_mux_vector_0_1/multiplexer_xup_4_to_1_mux_vector_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_4_to_1_mux_vector_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and2_0_3/multiplexer_xup_and2_0_3.xci">
          <Proxy FileSetName="multiplexer_xup_and2_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_xor2_0_0/multiplexer_xup_xor2_0_0.xci">
          <Proxy FileSetName="multiplexer_xup_xor2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_or2_0_0/multiplexer_xup_or2_0_0.xci">
          <Proxy FileSetName="multiplexer_xup_or2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and3_0_2/multiplexer_xup_and3_0_2.xci">
          <Proxy FileSetName="multiplexer_xup_and3_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and4_0_1/multiplexer_xup_and4_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_and4_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_0_0/multiplexer_xup_inv_0_0.xci">
          <Proxy FileSetName="multiplexer_xup_inv_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and2_2_0/multiplexer_xup_and2_2_0.xci">
          <Proxy FileSetName="multiplexer_xup_and2_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_xor2_0_1/multiplexer_xup_xor2_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_xor2_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_5_0/multiplexer_xup_clk_divider_5_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_8_0/multiplexer_xup_clk_divider_8_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_10_0/multiplexer_xup_clk_divider_10_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_0_1/multiplexer_xup_inv_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_inv_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_13_0/multiplexer_xup_clk_divider_13_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_0_4/multiplexer_xup_inv_0_4.xci">
          <Proxy FileSetName="multiplexer_xup_inv_0_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_16_0/multiplexer_xup_clk_divider_16_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_16_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_4_to_1_mux_vector_0_3/multiplexer_xup_4_to_1_mux_vector_0_3.xci">
          <Proxy FileSetName="multiplexer_xup_4_to_1_mux_vector_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_3_0/multiplexer_xup_clk_divider_3_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_or2_1_0/multiplexer_xup_or2_1_0.xci">
          <Proxy FileSetName="multiplexer_xup_or2_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_17_0/multiplexer_xup_clk_divider_17_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_17_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_18_0/multiplexer_xup_clk_divider_18_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_18_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_or2_0_1/multiplexer_xup_or2_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_or2_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_0_0/multiplexer_xup_clk_divider_0_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_9_0/multiplexer_xup_clk_divider_9_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and4_0_0/multiplexer_xup_and4_0_0.xci">
          <Proxy FileSetName="multiplexer_xup_and4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_21_0/multiplexer_xup_clk_divider_21_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_21_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_0_5/multiplexer_xup_inv_0_5.xci">
          <Proxy FileSetName="multiplexer_xup_inv_0_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_1_2/multiplexer_xup_inv_1_2.xci">
          <Proxy FileSetName="multiplexer_xup_inv_1_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_4_0/multiplexer_xup_clk_divider_4_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_11_0/multiplexer_xup_clk_divider_11_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_3_1/multiplexer_xup_inv_3_1.xci">
          <Proxy FileSetName="multiplexer_xup_inv_3_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_1_1/multiplexer_xup_inv_1_1.xci">
          <Proxy FileSetName="multiplexer_xup_inv_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_or2_0_3/multiplexer_xup_or2_0_3.xci">
          <Proxy FileSetName="multiplexer_xup_or2_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_4_to_1_mux_vector_0_2/multiplexer_xup_4_to_1_mux_vector_0_2.xci">
          <Proxy FileSetName="multiplexer_xup_4_to_1_mux_vector_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_1_0/multiplexer_xup_clk_divider_1_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_14_0/multiplexer_xup_clk_divider_14_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_2_1/multiplexer_xup_inv_2_1.xci">
          <Proxy FileSetName="multiplexer_xup_inv_2_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_0_3/multiplexer_xup_inv_0_3.xci">
          <Proxy FileSetName="multiplexer_xup_inv_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_2_3/multiplexer_xup_inv_2_3.xci">
          <Proxy FileSetName="multiplexer_xup_inv_2_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_4_0/multiplexer_xup_inv_4_0.xci">
          <Proxy FileSetName="multiplexer_xup_inv_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_or2_0_2/multiplexer_xup_or2_0_2.xci">
          <Proxy FileSetName="multiplexer_xup_or2_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_15_0/multiplexer_xup_clk_divider_15_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_19_0/multiplexer_xup_clk_divider_19_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_19_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_4_to_1_mux_vector_0_0/multiplexer_xup_4_to_1_mux_vector_0_0.xci">
          <Proxy FileSetName="multiplexer_xup_4_to_1_mux_vector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_20_0/multiplexer_xup_clk_divider_20_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_20_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_22_0/multiplexer_xup_clk_divider_22_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_22_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_23_0/multiplexer_xup_clk_divider_23_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_23_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_2_0/multiplexer_xup_clk_divider_2_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_6_0/multiplexer_xup_clk_divider_6_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_inv_1_0/multiplexer_xup_inv_1_0.xci">
          <Proxy FileSetName="multiplexer_xup_inv_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and2_0_0/multiplexer_xup_and2_0_0.xci">
          <Proxy FileSetName="multiplexer_xup_and2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and3_0_1/multiplexer_xup_and3_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_and3_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_and2_0_1/multiplexer_xup_and2_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_and2_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_5_3/multiplexer_xup_clk_divider_5_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_5_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_5_1/multiplexer_xup_clk_divider_5_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_5_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_11_2/multiplexer_xup_clk_divider_11_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_11_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_6_3/multiplexer_xup_clk_divider_6_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_6_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_7_3/multiplexer_xup_clk_divider_7_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_7_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_8_1/multiplexer_xup_clk_divider_8_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_8_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_2_1/multiplexer_xup_clk_divider_2_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_2_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_18_2/multiplexer_xup_clk_divider_18_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_18_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_24_2/multiplexer_xup_clk_divider_24_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_24_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_6_1/multiplexer_xup_clk_divider_6_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_6_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_14_1/multiplexer_xup_clk_divider_14_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_14_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_7_2/multiplexer_xup_clk_divider_7_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_7_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_25_0/multiplexer_xup_clk_divider_25_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_25_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_3_2/multiplexer_xup_clk_divider_3_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_3_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_8_2/multiplexer_xup_clk_divider_8_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_8_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_3_1/multiplexer_xup_clk_divider_3_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_3_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_4_1/multiplexer_xup_clk_divider_4_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_4_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_4_2/multiplexer_xup_clk_divider_4_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_4_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_4_to_1_mux_vector_0_8/multiplexer_xup_4_to_1_mux_vector_0_8.xci">
          <Proxy FileSetName="multiplexer_xup_4_to_1_mux_vector_0_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_1_1/multiplexer_xup_clk_divider_1_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_13_1/multiplexer_xup_clk_divider_13_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_13_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_0_2/multiplexer_xup_clk_divider_0_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_10_2/multiplexer_xup_clk_divider_10_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_10_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_7_1/multiplexer_xup_clk_divider_7_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_7_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_12_2/multiplexer_xup_clk_divider_12_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_12_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_15_2/multiplexer_xup_clk_divider_15_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_15_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_c_counter_binary_1_0/multiplexer_c_counter_binary_1_0.xci">
          <Proxy FileSetName="multiplexer_c_counter_binary_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_0_1/multiplexer_xup_clk_divider_0_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_16_2/multiplexer_xup_clk_divider_16_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_16_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_17_2/multiplexer_xup_clk_divider_17_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_17_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_9_2/multiplexer_xup_clk_divider_9_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_9_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_19_2/multiplexer_xup_clk_divider_19_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_19_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_c_counter_binary_1_1/multiplexer_c_counter_binary_1_1.xci">
          <Proxy FileSetName="multiplexer_c_counter_binary_1_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_21_2/multiplexer_xup_clk_divider_21_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_21_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_2_2/multiplexer_xup_clk_divider_2_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_2_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_20_2/multiplexer_xup_clk_divider_20_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_20_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_23_2/multiplexer_xup_clk_divider_23_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_23_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_10_1/multiplexer_xup_clk_divider_10_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_10_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_14_2/multiplexer_xup_clk_divider_14_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_14_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_0_3/multiplexer_xup_clk_divider_0_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_1_3/multiplexer_xup_clk_divider_1_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_1_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_24_0/multiplexer_xup_clk_divider_24_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_24_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_9_1/multiplexer_xup_clk_divider_9_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_9_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_13_2/multiplexer_xup_clk_divider_13_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_13_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_12_1/multiplexer_xup_clk_divider_12_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_12_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_26_0/multiplexer_xup_clk_divider_26_0.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_26_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_c_counter_binary_0_0/multiplexer_c_counter_binary_0_0.xci">
          <Proxy FileSetName="multiplexer_c_counter_binary_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_22_2/multiplexer_xup_clk_divider_22_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_22_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_2_3/multiplexer_xup_clk_divider_2_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_2_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_11_1/multiplexer_xup_clk_divider_11_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_11_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_15_1/multiplexer_xup_clk_divider_15_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_15_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_16_1/multiplexer_xup_clk_divider_16_1.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_16_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_1_2/multiplexer_xup_clk_divider_1_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_1_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_5_2/multiplexer_xup_clk_divider_5_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_5_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_6_2/multiplexer_xup_clk_divider_6_2.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_6_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_4_3/multiplexer_xup_clk_divider_4_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_4_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_12_3/multiplexer_xup_clk_divider_12_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_12_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_17_3/multiplexer_xup_clk_divider_17_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_17_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_22_3/multiplexer_xup_clk_divider_22_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_22_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_18_3/multiplexer_xup_clk_divider_18_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_18_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_15_3/multiplexer_xup_clk_divider_15_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_15_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_8_3/multiplexer_xup_clk_divider_8_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_8_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_21_3/multiplexer_xup_clk_divider_21_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_21_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_19_3/multiplexer_xup_clk_divider_19_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_19_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_14_3/multiplexer_xup_clk_divider_14_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_14_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_16_3/multiplexer_xup_clk_divider_16_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_16_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_11_3/multiplexer_xup_clk_divider_11_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_11_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_10_3/multiplexer_xup_clk_divider_10_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_10_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="multiplexer.bd" FileRelPathName="ip/multiplexer_xup_clk_divider_9_3/multiplexer_xup_clk_divider_9_3.xci">
          <Proxy FileSetName="multiplexer_xup_clk_divider_9_3"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/multiplexer/hdl/multiplexer_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/counter/counter.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Seg_Decoder/Seg_Decoder.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/clk_divider_800Hz/clk_divider_800Hz.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/State_machine/State_machine.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Value_Grabber/Value_Grabber.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Value_Grabber/hdl/Value_Grabber_wrapper.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Win_Conditions_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/top_pins.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/top_pins.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/Test_Results_tb.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/debounce_tb.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/Value_Grabber_tb.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Test_Results_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_4_to_1_mux_vector_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_4_to_1_mux_vector_0_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_4_to_1_mux_vector_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and4_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_4_to_1_mux_vector_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_4_to_1_mux_vector_0_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_4_to_1_mux_vector_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_4_to_1_mux_vector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_4_to_1_mux_vector_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_4_to_1_mux_vector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and3_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and3_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and3_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_3_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_3_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_3_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_or2_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_or2_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_or2_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_xor2_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_xor2_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_xor2_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_xor2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_xor2_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_xor2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_1_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_4_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_or2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_or2_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_or2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_1_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and4_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and4_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and4_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and3_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and3_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and3_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_1_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_1_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_1_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_2_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_2_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_2_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and2_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and2_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and2_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and2_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_4_to_1_mux_vector_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_4_to_1_mux_vector_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_4_to_1_mux_vector_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and3_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and3_0_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and3_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_0_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_0_5">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_0_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_or2_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_or2_0_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_or2_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_or2_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_or2_0_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_or2_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and2_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and2_2_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and2_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_or2_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_or2_1_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_or2_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_2_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_2_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_2_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_1_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_2_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_and2_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_and2_0_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_and2_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_0_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_inv_0_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_inv_0_4">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_inv_0_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_3_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_11_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_14_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_16_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_16_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_16_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_13_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_17_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_17_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_17_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_18_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_18_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_18_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_6_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_12_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_5_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_20_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_20_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_20_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_4_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_8_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_10_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_15_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_19_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_19_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_19_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_9_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_6_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_6_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_6_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_13_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_13_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_13_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_26_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_26_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_26_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_1_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_23_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_23_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_23_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_25_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_25_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_25_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_4_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_4_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_4_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_22_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_22_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_22_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_9_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_9_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_9_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_10_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_10_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_10_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_24_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_24_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_24_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_2_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_2_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_2_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_c_counter_binary_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_c_counter_binary_1_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_c_counter_binary_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_21_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_21_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_21_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_11_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_11_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_11_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_12_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_12_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_12_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_4_to_1_mux_vector_0_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_4_to_1_mux_vector_0_8">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_4_to_1_mux_vector_0_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_14_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_14_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_14_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_7_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_7_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_7_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_8_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_8_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_8_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_c_counter_binary_1_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_c_counter_binary_1_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_c_counter_binary_1_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_c_counter_binary_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_c_counter_binary_0_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_c_counter_binary_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_c_counter_binary_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_c_counter_binary_0_0">
      <Config>
        <Option Name="TopModule" Val="multiplexer_c_counter_binary_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_3_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_3_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_3_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_5_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_5_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_5_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_1_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_1_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_1_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_2_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_2_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_2_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_3_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_3_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_3_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_15_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_15_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_15_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_16_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_16_1">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_16_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_0_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_14_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_14_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_14_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_16_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_16_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_16_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_24_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_24_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_24_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_1_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_1_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_1_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_6_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_6_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_6_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_15_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_15_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_15_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_8_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_8_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_8_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_18_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_18_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_18_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_13_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_13_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_13_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_20_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_20_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_20_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_23_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_23_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_23_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_5_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_5_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_5_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_2_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_2_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_2_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_9_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_9_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_9_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_22_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_22_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_22_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_4_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_4_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_4_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_7_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_7_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_7_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_12_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_12_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_12_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_17_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_17_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_17_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_21_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_21_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_21_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_0_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_11_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_11_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_11_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_10_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_10_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_10_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_19_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_19_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_19_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_22_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_22_3">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_22_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_8_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_8_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_8_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_10_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_10_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_10_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_13_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_13_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_13_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_11_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_11_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_11_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_12_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_12_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_12_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_18_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_18_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_18_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_19_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_19_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_19_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_6_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_6_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_6_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_15_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_15_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_15_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_21_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_21_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_21_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_4_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_4_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_4_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_5_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_5_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_5_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_9_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_9_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_9_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_20_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_20_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_20_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_7_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_7_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_7_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_14_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_14_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_14_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_16_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_16_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_16_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="multiplexer_xup_clk_divider_17_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/multiplexer_xup_clk_divider_17_2">
      <Config>
        <Option Name="TopModule" Val="multiplexer_xup_clk_divider_17_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_4_to_1_mux_vector_0_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_4_to_1_mux_vector_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and4_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and4_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and4_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and4_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_4_to_1_mux_vector_0_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_4_to_1_mux_vector_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_4_to_1_mux_vector_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_4_to_1_mux_vector_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and3_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and3_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and3_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and3_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_3_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_3_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_3_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_3_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_or2_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_or2_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_xor2_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_xor2_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_xor2_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_xor2_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_xor2_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_xor2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_xor2_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_xor2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_1_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_1_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_1_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_4_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_4_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_4_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_or2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_or2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_1_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_1_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and4_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and4_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and4_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and4_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and3_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and3_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and3_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and3_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_1_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_1_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_1_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_1_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_2_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_2_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_2_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_2_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and2_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and2_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_4_to_1_mux_vector_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_4_to_1_mux_vector_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and3_0_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and3_0_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and3_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and3_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_5_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_0_5" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_0_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_or2_0_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_or2_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_or2_0_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_or2_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_2_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and2_2_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and2_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_1_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_or2_1_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_or2_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_2_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_2_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_2_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_2_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_1_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_2_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_0_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_and2_0_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_and2_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_0_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_4_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_inv_0_4" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_inv_0_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_3_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_3_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_11_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_11_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_14_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_14_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_16_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_16_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_13_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_13_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_17_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_17_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_17_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_17_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_18_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_18_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_18_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_18_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_6_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_6_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_12_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_12_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_5_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_5_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_20_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_20_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_20_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_20_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_4_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_4_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_8_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_8_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_10_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_10_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_15_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_15_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_19_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_19_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_19_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_19_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_9_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_9_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_6_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_6_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_13_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_13_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_26_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_26_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_26_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_26_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_1_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_23_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_23_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_23_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_23_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_25_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_25_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_25_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_25_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_4_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_4_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_22_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_22_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_22_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_22_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_9_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_9_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_10_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_10_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_24_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_24_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_24_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_24_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_2_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_2_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_1_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_c_counter_binary_1_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_c_counter_binary_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_21_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_21_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_21_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_21_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_11_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_11_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_12_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_12_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_8_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_4_to_1_mux_vector_0_8" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_4_to_1_mux_vector_0_8_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_14_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_14_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_7_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_7_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_7_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_7_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_8_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_8_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_1_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_c_counter_binary_1_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_1_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_c_counter_binary_1_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_0_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_c_counter_binary_0_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_c_counter_binary_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_0_0_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_c_counter_binary_0_0" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_c_counter_binary_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_3_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_3_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_3_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_3_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_5_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_5_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_1_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_1_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_2_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_2_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_3_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_3_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_3_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_3_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_15_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_15_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_1_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_16_1" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_16_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_0_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_14_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_14_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_16_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_16_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_24_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_24_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_24_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_24_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_1_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_1_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_6_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_6_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_15_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_15_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_8_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_8_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_18_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_18_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_18_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_18_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_13_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_13_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_20_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_20_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_20_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_20_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_23_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_23_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_23_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_23_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_5_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_5_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_2_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_2_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_9_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_9_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_22_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_22_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_22_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_22_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_4_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_4_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_7_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_7_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_7_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_7_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_12_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_12_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_17_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_17_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_17_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_17_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_21_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_21_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_21_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_21_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_0_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_11_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_11_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_10_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_10_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_19_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_19_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_19_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_19_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_22_3_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_22_3" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_22_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_22_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_8_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_8_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_10_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_10_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_13_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_13_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_11_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_11_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_12_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_12_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_18_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_18_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_18_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_18_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_19_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_19_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_19_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_19_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_6_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_6_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_15_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_15_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_21_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_21_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_21_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_21_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_4_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_4_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_5_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_5_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_9_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_9_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_20_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_20_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_20_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_20_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_7_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_7_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_7_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_7_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_14_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_14_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_16_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_16_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_17_2_synth_1" Type="Ft3:Synth" SrcSet="multiplexer_xup_clk_divider_17_2" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_17_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/multiplexer_xup_clk_divider_17_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_4_to_1_mux_vector_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and4_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and4_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_4_to_1_mux_vector_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_4_to_1_mux_vector_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and3_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and3_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and3_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_3_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_3_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_3_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_or2_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_xor2_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_xor2_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_xor2_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_xor2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_xor2_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_xor2_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_1_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_1_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_4_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_or2_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and4_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and4_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and4_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and3_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and3_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and3_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_1_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_1_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_1_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_2_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_2_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_2_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and2_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and2_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_4_to_1_mux_vector_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and3_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and3_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and3_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_0_5_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_or2_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_or2_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and2_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_or2_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_or2_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_or2_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_2_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_2_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_2_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_and2_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_and2_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_and2_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_inv_0_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_inv_0_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_inv_0_4_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_11_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_14_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_16_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_13_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_17_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_17_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_17_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_18_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_18_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_18_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_6_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_12_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_5_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_20_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_20_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_20_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_4_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_8_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_10_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_15_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_19_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_19_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_19_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_9_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_6_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_13_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_26_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_26_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_26_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_1_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_23_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_23_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_23_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_25_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_25_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_25_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_4_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_22_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_22_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_22_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_9_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_10_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_24_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_24_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_24_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_2_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_c_counter_binary_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_21_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_21_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_21_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_11_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_12_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_4_to_1_mux_vector_0_8_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_4_to_1_mux_vector_0_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_4_to_1_mux_vector_0_8_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_14_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_7_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_7_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_7_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_8_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_1_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_1_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_c_counter_binary_1_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_c_counter_binary_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_c_counter_binary_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_c_counter_binary_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_c_counter_binary_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_3_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_3_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_3_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_5_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_1_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_2_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_3_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_3_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_3_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_15_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_16_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_14_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_16_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_24_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_24_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_24_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_1_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_1_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_1_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_6_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_15_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_8_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_18_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_18_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_18_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_13_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_20_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_20_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_20_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_23_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_23_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_23_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_5_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_2_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_2_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_2_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_9_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_22_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_22_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_22_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_4_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_7_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_7_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_7_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_12_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_17_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_17_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_17_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_21_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_21_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_21_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_0_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_0_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_11_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_10_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_19_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_19_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_19_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_22_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_22_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_22_3_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_8_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_8_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_8_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_10_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_10_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_10_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_13_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_13_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_13_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_11_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_11_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_11_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_12_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_12_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_12_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_18_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_18_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_18_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_19_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_19_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_19_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_6_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_6_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_6_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_15_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_15_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_15_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_21_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_21_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_21_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_4_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_4_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_4_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_5_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_5_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_5_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_9_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_9_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_9_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_20_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_20_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_20_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_7_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_7_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_7_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_14_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_14_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_14_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_16_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_16_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_16_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="multiplexer_xup_clk_divider_17_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="multiplexer_xup_clk_divider_17_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="multiplexer_xup_clk_divider_17_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters/>
  </BootPmcSettings>
</Project>
