{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79968,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000322233,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000226961,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.76854e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000226961,
	"finish__design__instance__count__class:buffer": 11,
	"finish__design__instance__area__class:buffer": 60.0576,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 76.3232,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 128.874,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 26.2752,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 30.0288,
	"finish__design__instance__count__class:sequential_cell": 34,
	"finish__design__instance__area__class:sequential_cell": 862.077,
	"finish__design__instance__count__class:multi_input_combinational_cell": 117,
	"finish__design__instance__area__class:multi_input_combinational_cell": 802.019,
	"finish__design__instance__count": 202,
	"finish__design__instance__area": 1985.65,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.74362,
	"finish__clock__skew__setup": 0.00393241,
	"finish__clock__skew__hold": 0.00393241,
	"finish__timing__drv__max_slew_limit": 0.691223,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.891753,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000711148,
	"finish__power__switching__total": 0.000412981,
	"finish__power__leakage__total": 9.06928e-10,
	"finish__power__total": 0.00112413,
	"finish__design__io": 25,
	"finish__design__die__area": 4590.06,
	"finish__design__core__area": 4086.42,
	"finish__design__instance__count": 252,
	"finish__design__instance__area": 2048.21,
	"finish__design__instance__count__stdcell": 252,
	"finish__design__instance__area__stdcell": 2048.21,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.501225,
	"finish__design__instance__utilization__stdcell": 0.501225,
	"finish__design__rows": 23,
	"finish__design__rows:unithd": 23,
	"finish__design__sites": 3266,
	"finish__design__sites:unithd": 3266,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}