

================================================================
== Vivado HLS Report for 'sobel_AXIvideo2Mat'
================================================================
* Date:           Sat Nov 14 10:52:12 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        sobel.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      4.31|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  924483|    3|  924483|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+----------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  924480| 4 ~ 1284 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width          |    0|    1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        | + loop_wait_for_eol   |    0|       0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	7  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	5  / true
7 --> 
	8  / (eol_3)
	7  / (!eol_3)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_user_V, i4* %AXI_video_strm_V_strb_V, i4* %AXI_video_strm_V_keep_V, i32* %AXI_video_strm_V_data_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_10 [1/1] 0.00ns
.critedge:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @str86, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str87, [1 x i8]* @str87, [8 x i8]* @str86)

ST_1: stg_11 [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str83, [1 x i8]* @str83, [8 x i8]* @str82)

ST_1: stg_12 [1/1] 0.00ns
.critedge:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @str78, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str79, [1 x i8]* @str79, [8 x i8]* @str78)

ST_1: img_cols_V_read_1 [1/1] 0.00ns
.critedge:4  %img_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_cols_V_read)

ST_1: img_rows_V_read_1 [1/1] 0.00ns
.critedge:5  %img_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_rows_V_read)

ST_1: stg_15 [1/1] 0.00ns
.critedge:6  br label %0


 <State 2>: 0.00ns
ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1836) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1836)

ST_2: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_19 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
:4  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
:6  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
:7  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

ST_2: empty_47 [1/1] 0.00ns
:8  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1836, i32 %tmp)

ST_2: stg_25 [1/1] 0.00ns
:9  br i1 %tmp_user_V, label %.preheader150.preheader, label %0


 <State 3>: 1.57ns
ST_3: sof_1 [1/1] 0.00ns
.preheader150.preheader:0  %sof_1 = alloca i1, align 1

ST_3: stg_27 [1/1] 1.57ns
.preheader150.preheader:1  store i1 true, i1* %sof_1, align 1

ST_3: stg_28 [1/1] 1.57ns
.preheader150.preheader:2  br label %.preheader150


 <State 4>: 2.14ns
ST_4: axi_last_V1 [1/1] 0.00ns
.preheader150:0  %axi_last_V1 = phi i1 [ %axi_last_V_3, %6 ], [ %tmp_last_V, %.preheader150.preheader ]

ST_4: axi_data_V1 [1/1] 0.00ns
.preheader150:1  %axi_data_V1 = phi i32 [ %axi_data_V_3, %6 ], [ %tmp_data_V, %.preheader150.preheader ]

ST_4: p_s [1/1] 0.00ns
.preheader150:2  %p_s = phi i12 [ %i_V, %6 ], [ 0, %.preheader150.preheader ]

ST_4: exitcond1 [1/1] 2.14ns
.preheader150:3  %exitcond1 = icmp eq i12 %p_s, %img_rows_V_read_1

ST_4: i_V [1/1] 1.84ns
.preheader150:4  %i_V = add i12 %p_s, 1

ST_4: stg_34 [1/1] 0.00ns
.preheader150:5  br i1 %exitcond1, label %7, label %1

ST_4: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_4: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_4: stg_37 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 720, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_38 [1/1] 1.57ns
:3  br label %2

ST_4: stg_39 [1/1] 0.00ns
:0  ret void


 <State 5>: 4.31ns
ST_5: eol_1 [1/1] 0.00ns
:0  %eol_1 = phi i1 [ %axi_last_V1, %1 ], [ %axi_last_V_2, %._crit_edge ]

ST_5: axi_data_V_1 [1/1] 0.00ns
:1  %axi_data_V_1 = phi i32 [ %axi_data_V1, %1 ], [ %p_Val2_s, %._crit_edge ]

ST_5: p_1 [1/1] 0.00ns
:2  %p_1 = phi i12 [ 0, %1 ], [ %j_V, %._crit_edge ]

ST_5: eol [1/1] 0.00ns
:3  %eol = phi i1 [ false, %1 ], [ %eol_2, %._crit_edge ]

ST_5: exitcond2 [1/1] 2.14ns
:4  %exitcond2 = icmp eq i12 %p_1, %img_cols_V_read_1

ST_5: j_V [1/1] 1.84ns
:5  %j_V = add i12 %p_1, 1

ST_5: stg_46 [1/1] 1.57ns
:6  br i1 %exitcond2, label %.preheader, label %3

ST_5: sof_1_load [1/1] 0.00ns
:0  %sof_1_load = load i1* %sof_1, align 1

ST_5: brmerge [1/1] 1.37ns
:5  %brmerge = or i1 %sof_1_load, %eol

ST_5: not_sof_2 [1/1] 1.37ns
:6  %not_sof_2 = xor i1 %sof_1_load, true

ST_5: axi_last_V_1_mux [1/1] 1.37ns
:7  %axi_last_V_1_mux = or i1 %eol_1, %not_sof_2

ST_5: stg_51 [1/1] 1.57ns
:8  br i1 %brmerge, label %._crit_edge, label %4

ST_5: empty_48 [1/1] 0.00ns
:0  %empty_48 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_48, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_48, 4

ST_5: stg_55 [1/1] 1.57ns
:3  br label %._crit_edge

ST_5: axi_last_V_2 [1/1] 0.00ns
._crit_edge:0  %axi_last_V_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %eol_1, %3 ]

ST_5: p_Val2_s [1/1] 0.00ns
._crit_edge:1  %p_Val2_s = phi i32 [ %tmp_data_V_1, %4 ], [ %axi_data_V_1, %3 ]

ST_5: eol_2 [1/1] 0.00ns
._crit_edge:2  %eol_2 = phi i1 [ %tmp_last_V_1, %4 ], [ %axi_last_V_1_mux, %3 ]

ST_5: tmp_60 [1/1] 0.00ns
._crit_edge:3  %tmp_60 = trunc i32 %p_Val2_s to i8

ST_5: tmp_12 [1/1] 0.00ns
._crit_edge:4  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 8, i32 15)

ST_5: tmp_14 [1/1] 0.00ns
._crit_edge:5  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 23)

ST_5: stg_62 [1/1] 1.57ns
._crit_edge:13  store i1 false, i1* %sof_1, align 1


 <State 6>: 1.70ns
ST_6: stg_63 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_6: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_6: stg_65 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1280, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_66 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: tmp_7 [1/1] 0.00ns
._crit_edge:6  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1838)

ST_6: stg_68 [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_69 [1/1] 1.70ns
._crit_edge:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_60)

ST_6: stg_70 [1/1] 1.70ns
._crit_edge:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_12)

ST_6: stg_71 [1/1] 1.70ns
._crit_edge:10  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_14)

ST_6: empty_49 [1/1] 0.00ns
._crit_edge:11  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1838, i32 %tmp_7)

ST_6: empty_50 [1/1] 0.00ns
._crit_edge:12  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_2)

ST_6: stg_74 [1/1] 0.00ns
._crit_edge:14  br label %2


 <State 7>: 0.00ns
ST_7: axi_last_V_3 [1/1] 0.00ns
.preheader:0  %axi_last_V_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol_1, %2 ]

ST_7: axi_data_V_3 [1/1] 0.00ns
.preheader:1  %axi_data_V_3 = phi i32 [ %tmp_data_V_2, %5 ], [ %axi_data_V_1, %2 ]

ST_7: eol_3 [1/1] 0.00ns
.preheader:2  %eol_3 = phi i1 [ %tmp_last_V_2, %5 ], [ %eol, %2 ]

ST_7: stg_78 [1/1] 0.00ns
.preheader:3  br i1 %eol_3, label %6, label %5

ST_7: stg_79 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1837) nounwind

ST_7: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1837)

ST_7: stg_81 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_82 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: empty_51 [1/1] 0.00ns
:4  %empty_51 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_51, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_51, 4

ST_7: empty_52 [1/1] 0.00ns
:7  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1837, i32 %tmp_3)

ST_7: stg_87 [1/1] 0.00ns
:8  br label %.preheader


 <State 8>: 0.00ns
ST_8: empty_53 [1/1] 0.00ns
:0  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_1)

ST_8: stg_89 [1/1] 0.00ns
:1  br label %.preheader150



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
