#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 14 10:13:12 2025
# Process ID: 1079321
# Current directory: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts
# Command line: vivado -source project_top.tcl
# Log file: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/vivado.log
# Journal file: /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/vivado.jou
# Running On: xsjapps57, OS: Linux, CPU Frequency: 3092.975 MHz, CPU Physical cores: 20, Host memory: 540964 MB
#-----------------------------------------------------------
start_gui
source project_top.tcl
update_compile_order -fileset sources_1
create_bd_cell -type hier eth_2p5g
set_property screensize {233 348} [get_bd_cells eth_2p5g]
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells axi_dma_0] [get_bd_cells axi_ethernet_t]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {eth_2p5g}]
set_property name eth_1g [get_bd_cells eth_2p5g1]
startgroup
set_property CONFIG.speed_1_2p5 {1G} [get_bd_cells eth_1g/axi_ethernet_t]
endgroup
startgroup
set_property -dict [list CONFIG.PROT1_RX_MASTERCLK_SRC.VALUE_MODE MANUAL CONFIG.PROT1_LR0_SETTINGS.VALUE_MODE MANUAL CONFIG.PROT1_TX_MASTERCLK_SRC.VALUE_MODE MANUAL CONFIG.TX1_LANE_SEL.VALUE_MODE MANUAL CONFIG.TX2_LANE_SEL.VALUE_MODE MANUAL CONFIG.TX0_LANE_SEL.VALUE_MODE MANUAL CONFIG.TX3_LANE_SEL.VALUE_MODE MANUAL CONFIG.PROT1_ENABLE.VALUE_MODE MANUAL CONFIG.RX3_LANE_SEL.VALUE_MODE MANUAL CONFIG.RX1_LANE_SEL.VALUE_MODE MANUAL CONFIG.RX2_LANE_SEL.VALUE_MODE MANUAL CONFIG.RX0_LANE_SEL.VALUE_MODE MANUAL] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
set_property -dict [list \
  CONFIG.PROT1_ENABLE {true} \
  CONFIG.PROT1_LR0_SETTINGS {PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 62.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 } \
  CONFIG.PROT1_RX_MASTERCLK_SRC {RX3} \
  CONFIG.PROT1_TX_MASTERCLK_SRC {TX3} \
  CONFIG.RX0_LANE_SEL {unconnected} \
  CONFIG.RX1_LANE_SEL {unconnected} \
  CONFIG.RX2_LANE_SEL {PROT0} \
  CONFIG.RX3_LANE_SEL {PROT1} \
  CONFIG.TX0_LANE_SEL {unconnected} \
  CONFIG.TX1_LANE_SEL {unconnected} \
  CONFIG.TX2_LANE_SEL {PROT0} \
  CONFIG.TX3_LANE_SEL {PROT1} \
] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/TX3_GT_IP_Interface] -boundary_type upper [get_bd_intf_pins eth_1g/gt_tx_interface]
connect_bd_intf_net [get_bd_intf_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/RX3_GT_IP_Interface] -boundary_type upper [get_bd_intf_pins eth_1g/gt_rx_interface]
regenerate_bd_layout
startgroup
set_property CONFIG.NUM_MI {6} [get_bd_cells smartconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins eth_1g/s_axi] [get_bd_intf_pins smartconnect_0/M03_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M04_AXI] -boundary_type upper [get_bd_intf_pins eth_1g/S_AXI_LITE]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_2}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_2]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txoutclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/outclk]
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_4}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_4]
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_4}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_4]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxoutclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_5/outclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_6/outclk] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxoutclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk] [get_bd_pins eth_1g/userclk]
connect_bd_net [get_bd_pins eth_1g/userclk2] [get_bd_pins axi_ethernet_t_gt_wrapper/usrclk2] -boundary_type upper
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_5/usrclk] [get_bd_pins eth_1g/rxuserclk]
connect_bd_net [get_bd_pins eth_1g/rxuserclk2] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_6/usrclk]
startgroup
connect_bd_net [get_bd_pins eth_1g/gtpowergood_in] [get_bd_pins axi_ethernet_t_gt_wrapper/gtpowergood] -boundary_type upper
endgroup
connect_bd_net [get_bd_pins eth_1g/m_axi_sg_aclk] [get_bd_pins cips_0/pl0_ref_clk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/hsclk0_rplllock] [get_bd_pins eth_1g/cplllock_in]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txprogdivresetdone] [get_bd_pins eth_1g/gtwiz_reset_tx_done_in]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxprogdivresetdone] [get_bd_pins eth_1g/gtwiz_reset_rx_done_in]
connect_bd_net [get_bd_pins eth_1g/ref_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins eth_1g/pma_reset] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins eth_1g/mmcm_locked] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins eth_1g/s_axi_lite_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property CONFIG.PS_PMC_CONFIG { \
  AURORA_LINE_RATE_GPBS {12.5} \
  BOOT_MODE {Custom} \
  BOOT_SECONDARY_PCIE_ENABLE {0} \
  CLOCK_MODE {Custom} \
  COHERENCY_MODE {Custom} \
  CPM_PCIE0_MODES {None} \
  CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH {X4} \
  CPM_PCIE0_TANDEM {None} \
  CPM_PCIE1_MODES {None} \
  CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH {X4} \
  DDR_MEMORY_MODE {Custom} \
  DEBUG_MODE {Custom} \
  DESIGN_MODE {1} \
  DEVICE_INTEGRITY_MODE {Custom} \
  DIS_AUTO_POL_CHECK {0} \
  GT_REFCLK_MHZ {156.25} \
  INIT_CLK_MHZ {125} \
  INV_POLARITY {0} \
  IO_CONFIG_MODE {Custom} \
  JTAG_USERCODE {0x0} \
  OT_EAM_RESP {SRST} \
  PCIE_APERTURES_DUAL_ENABLE {0} \
  PCIE_APERTURES_SINGLE_ENABLE {0} \
  PERFORMANCE_MODE {Custom} \
  PL_SEM_GPIO_ENABLE {0} \
  PMC_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_BANK_0_IO_STANDARD {LVCMOS1.8} \
  PMC_BANK_1_IO_STANDARD {LVCMOS1.8} \
  PMC_CIPS_MODE {ADVANCE} \
  PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} \
  PMC_CORE_SUBSYSTEM_LOAD {10} \
  PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_CFU_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_CFU_REF_CTRL_FREQMHZ {300} \
  PMC_CRP_CFU_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ {400} \
  PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ {400} \
  PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PMC_CRP_EFUSE_REF_CTRL_FREQMHZ {100.000000} \
  PMC_CRP_EFUSE_REF_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {32.432434} \
  PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {37} \
  PMC_CRP_HSM0_REF_CTRL_FREQMHZ {33.333} \
  PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {124.999992} \
  PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {8} \
  PMC_CRP_HSM1_REF_CTRL_FREQMHZ {133.333} \
  PMC_CRP_HSM1_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PMC_CRP_I2C_REF_CTRL_DIVISOR0 {12} \
  PMC_CRP_I2C_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_I2C_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ {150.000000} \
  PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 {8} \
  PMC_CRP_LSBUS_REF_CTRL_FREQMHZ {150} \
  PMC_CRP_LSBUS_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ {999.999939} \
  PMC_CRP_NOC_REF_CTRL_FREQMHZ {1000} \
  PMC_CRP_NOC_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_NPI_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_NPI_REF_CTRL_FREQMHZ {300} \
  PMC_CRP_NPI_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_NPLL_CTRL_CLKOUTDIV {4} \
  PMC_CRP_NPLL_CTRL_FBDIV {120} \
  PMC_CRP_NPLL_CTRL_SRCSEL {REF_CLK} \
  PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 {4} \
  PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ {200} \
  PMC_CRP_OSPI_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_OSPI_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_OSPI_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PMC_CRP_PL0_REF_CTRL_DIVISOR0 {12} \
  PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
  PMC_CRP_PL0_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ {100} \
  PMC_CRP_PL1_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_PL1_REF_CTRL_FREQMHZ {334} \
  PMC_CRP_PL1_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ {100} \
  PMC_CRP_PL2_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_PL2_REF_CTRL_FREQMHZ {334} \
  PMC_CRP_PL2_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ {100} \
  PMC_CRP_PL3_REF_CTRL_DIVISOR0 {3} \
  PMC_CRP_PL3_REF_CTRL_FREQMHZ {334} \
  PMC_CRP_PL3_REF_CTRL_SRCSEL {NPLL} \
  PMC_CRP_PL5_REF_CTRL_FREQMHZ {400} \
  PMC_CRP_PPLL_CTRL_CLKOUTDIV {2} \
  PMC_CRP_PPLL_CTRL_FBDIV {72} \
  PMC_CRP_PPLL_CTRL_SRCSEL {REF_CLK} \
  PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 {1} \
  PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_QSPI_REF_CTRL_DIVISOR0 {4} \
  PMC_CRP_QSPI_REF_CTRL_FREQMHZ {300} \
  PMC_CRP_QSPI_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ {200} \
  PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 {6} \
  PMC_CRP_SDIO0_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_SDIO0_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ {200.000000} \
  PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 {6} \
  PMC_CRP_SDIO1_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_SDIO1_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ {1200.000000} \
  PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 {1} \
  PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ {1200} \
  PMC_CRP_SD_DLL_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ {1.000000} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 {100} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ {1} \
  PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ {300.000000} \
  PMC_CRP_SYSMON_REF_CTRL_FREQMHZ {300.000000} \
  PMC_CRP_SYSMON_REF_CTRL_SRCSEL {NPI_REF_CLK} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ {200} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 {6} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ {200} \
  PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL {PPLL} \
  PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ {0.200000} \
  PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 {500} \
  PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ {0.2} \
  PMC_CRP_USB_SUSPEND_CTRL_SRCSEL {IRO_CLK/4} \
  PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} \
  PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} \
  PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} \
  PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} \
  PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} \
  PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
  PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
  PMC_GPIO_EMIO_PERIPHERAL_ENABLE {0} \
  PMC_GPIO_EMIO_WIDTH {64} \
  PMC_GPIO_EMIO_WIDTH_HDL {64} \
  PMC_GPI_ENABLE {0} \
  PMC_GPI_WIDTH {32} \
  PMC_GPO_ENABLE {0} \
  PMC_GPO_WIDTH {32} \
  PMC_HSM0_CLK_ENABLE {1} \
  PMC_HSM0_CLK_OUT_ENABLE {0} \
  PMC_HSM1_CLK_ENABLE {1} \
  PMC_HSM1_CLK_OUT_ENABLE {0} \
  PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
  PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO14 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO15 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO16 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO17 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO21 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO22 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO29 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO32 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO33 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO34 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO35 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO36 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
  PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
  PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW fast} {USAGE Reserved}} \
  PMC_MIO_EN_FOR_PL_PCIE {0} \
  PMC_MIO_TREE_PERIPHERALS {QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CANFD1#CANFD1#UART 0#UART 0#LPD_I2C1#LPD_I2C1#pmc_i2c#pmc_i2c#####Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem0#Gem0} \
  PMC_MIO_TREE_SIGNALS {qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda#####rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio} \
  PMC_NOC_PMC_ADDR_WIDTH {64} \
  PMC_NOC_PMC_DATA_WIDTH {128} \
  PMC_OSPI_COHERENCY {0} \
  PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} \
  PMC_OSPI_ROUTE_THROUGH_FPD {0} \
  PMC_OT_CHECK {{DELAY 0} {ENABLE 0}} \
  PMC_PL_ALT_REF_CLK_FREQMHZ {33.333} \
  PMC_PMC_NOC_ADDR_WIDTH {64} \
  PMC_PMC_NOC_DATA_WIDTH {128} \
  PMC_QSPI_COHERENCY {0} \
  PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
  PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
  PMC_QSPI_PERIPHERAL_ENABLE {1} \
  PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
  PMC_QSPI_ROUTE_THROUGH_FPD {0} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ {100} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 {3} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ {300} \
  PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL {PPLL} \
  PMC_REF_CLK_FREQMHZ {33.3333333} \
  PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} \
  PMC_SD0_COHERENCY {0} \
  PMC_SD0_DATA_TRANSFER_MODE {4Bit} \
  PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} \
  PMC_SD0_ROUTE_THROUGH_FPD {0} \
  PMC_SD0_SLOT_TYPE {SD 2.0} \
  PMC_SD0_SPEED_MODE {default speed} \
  PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
  PMC_SD1_COHERENCY {0} \
  PMC_SD1_DATA_TRANSFER_MODE {8Bit} \
  PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
  PMC_SD1_ROUTE_THROUGH_FPD {0} \
  PMC_SD1_SLOT_TYPE {SD 3.0} \
  PMC_SD1_SPEED_MODE {high speed} \
  PMC_SHOW_CCI_SMMU_SETTINGS {0} \
  PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} \
  PMC_TAMPER_EXTMIO_ENABLE {0} \
  PMC_TAMPER_EXTMIO_ERASE_BBRAM {0} \
  PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_ENABLE {0} \
  PMC_TAMPER_GLITCHDETECT_ENABLE_1 {0} \
  PMC_TAMPER_GLITCHDETECT_ENABLE_2 {0} \
  PMC_TAMPER_GLITCHDETECT_ENABLE_3 {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_ENABLE {0} \
  PMC_TAMPER_JTAGDETECT_ENABLE_1 {0} \
  PMC_TAMPER_JTAGDETECT_ENABLE_2 {0} \
  PMC_TAMPER_JTAGDETECT_ENABLE_3 {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} \
  PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} \
  PMC_TAMPER_SUP_0_31_ENABLE {0} \
  PMC_TAMPER_SUP_0_31_ENABLE_1 {0} \
  PMC_TAMPER_SUP_0_31_ENABLE_2 {0} \
  PMC_TAMPER_SUP_0_31_ENABLE_3 {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_ENABLE {0} \
  PMC_TAMPER_TEMPERATURE_ENABLE_1 {0} \
  PMC_TAMPER_TEMPERATURE_ENABLE_2 {0} \
  PMC_TAMPER_TEMPERATURE_ENABLE_3 {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 {0} \
  PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 {0} \
  PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} \
  PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} \
  PMC_USE_CFU_SEU {0} \
  PMC_USE_NOC_PMC_AXI0 {0} \
  PMC_USE_NOC_PMC_AXI1 {0} \
  PMC_USE_NOC_PMC_AXI2 {0} \
  PMC_USE_NOC_PMC_AXI3 {0} \
  PMC_USE_PL_PMC_AUX_REF_CLK {0} \
  PMC_USE_PMC_NOC_AXI0 {1} \
  PMC_USE_PMC_NOC_AXI1 {0} \
  PMC_USE_PMC_NOC_AXI2 {0} \
  PMC_USE_PMC_NOC_AXI3 {0} \
  PMC_WDT_PERIOD {100} \
  PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} \
  POWER_REPORTING_MODE {Custom} \
  PSPMC_MANUAL_CLK_ENABLE {0} \
  PS_A72_ACTIVE_BLOCKS {2} \
  PS_A72_LOAD {90} \
  PS_BANK_2_IO_STANDARD {LVCMOS1.8} \
  PS_BANK_3_IO_STANDARD {LVCMOS1.8} \
  PS_BOARD_INTERFACE {Custom} \
  PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
  PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} \
  PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
  PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} \
  PS_CRF_ACPU_CTRL_ACT_FREQMHZ {1350.000000} \
  PS_CRF_ACPU_CTRL_DIVISOR0 {1} \
  PS_CRF_ACPU_CTRL_FREQMHZ {1350} \
  PS_CRF_ACPU_CTRL_SRCSEL {APLL} \
  PS_CRF_APLL_CTRL_CLKOUTDIV {2} \
  PS_CRF_APLL_CTRL_FBDIV {81} \
  PS_CRF_APLL_CTRL_SRCSEL {REF_CLK} \
  PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 {4} \
  PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRF_DBG_FPD_CTRL_DIVISOR0 {3} \
  PS_CRF_DBG_FPD_CTRL_FREQMHZ {400} \
  PS_CRF_DBG_FPD_CTRL_SRCSEL {PPLL} \
  PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ {300} \
  PS_CRF_DBG_TRACE_CTRL_DIVISOR0 {3} \
  PS_CRF_DBG_TRACE_CTRL_FREQMHZ {300} \
  PS_CRF_DBG_TRACE_CTRL_SRCSEL {PPLL} \
  PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ {150.000000} \
  PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 {8} \
  PS_CRF_FPD_LSBUS_CTRL_FREQMHZ {150} \
  PS_CRF_FPD_LSBUS_CTRL_SRCSEL {PPLL} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ {824.999939} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 {1} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ {825} \
  PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL {RPLL} \
  PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_CAN0_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_CAN0_REF_CTRL_FREQMHZ {100} \
  PS_CRL_CAN0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ {150.000000} \
  PS_CRL_CAN1_REF_CTRL_DIVISOR0 {8} \
  PS_CRL_CAN1_REF_CTRL_FREQMHZ {150} \
  PS_CRL_CAN1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ {600.000000} \
  PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 {2} \
  PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ {600} \
  PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ {600.000000} \
  PS_CRL_CPU_R5_CTRL_DIVISOR0 {2} \
  PS_CRL_CPU_R5_CTRL_FREQMHZ {600} \
  PS_CRL_CPU_R5_CTRL_SRCSEL {PPLL} \
  PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRL_DBG_LPD_CTRL_DIVISOR0 {3} \
  PS_CRL_DBG_LPD_CTRL_FREQMHZ {400} \
  PS_CRL_DBG_LPD_CTRL_SRCSEL {PPLL} \
  PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 {3} \
  PS_CRL_DBG_TSTMP_CTRL_FREQMHZ {400} \
  PS_CRL_DBG_TSTMP_CTRL_SRCSEL {PPLL} \
  PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ {124.999992} \
  PS_CRL_GEM0_REF_CTRL_DIVISOR0 {2} \
  PS_CRL_GEM0_REF_CTRL_FREQMHZ {125} \
  PS_CRL_GEM0_REF_CTRL_SRCSEL {NPLL} \
  PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ {124.999992} \
  PS_CRL_GEM1_REF_CTRL_DIVISOR0 {2} \
  PS_CRL_GEM1_REF_CTRL_FREQMHZ {125} \
  PS_CRL_GEM1_REF_CTRL_SRCSEL {NPLL} \
  PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ {249.999985} \
  PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 {1} \
  PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ {250} \
  PS_CRL_GEM_TSU_REF_CTRL_SRCSEL {NPLL} \
  PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_I2C0_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_I2C0_REF_CTRL_FREQMHZ {100} \
  PS_CRL_I2C0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PS_CRL_I2C1_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_I2C1_REF_CTRL_FREQMHZ {100} \
  PS_CRL_I2C1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ {249.999985} \
  PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 {1} \
  PS_CRL_IOU_SWITCH_CTRL_FREQMHZ {250} \
  PS_CRL_IOU_SWITCH_CTRL_SRCSEL {NPLL} \
  PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ {150.000000} \
  PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 {8} \
  PS_CRL_LPD_LSBUS_CTRL_FREQMHZ {150} \
  PS_CRL_LPD_LSBUS_CTRL_SRCSEL {PPLL} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ {600.000000} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 {2} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ {600} \
  PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL {PPLL} \
  PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ {400.000000} \
  PS_CRL_PSM_REF_CTRL_DIVISOR0 {3} \
  PS_CRL_PSM_REF_CTRL_FREQMHZ {400} \
  PS_CRL_PSM_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_RPLL_CTRL_CLKOUTDIV {4} \
  PS_CRL_RPLL_CTRL_FBDIV {99} \
  PS_CRL_RPLL_CTRL_SRCSEL {REF_CLK} \
  PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 {1} \
  PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ {200} \
  PS_CRL_SPI0_REF_CTRL_DIVISOR0 {6} \
  PS_CRL_SPI0_REF_CTRL_FREQMHZ {200} \
  PS_CRL_SPI0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ {200} \
  PS_CRL_SPI1_REF_CTRL_DIVISOR0 {6} \
  PS_CRL_SPI1_REF_CTRL_FREQMHZ {200} \
  PS_CRL_SPI1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ {100} \
  PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ {100.000000} \
  PS_CRL_UART0_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_UART0_REF_CTRL_FREQMHZ {100} \
  PS_CRL_UART0_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_UART1_REF_CTRL_DIVISOR0 {12} \
  PS_CRL_UART1_REF_CTRL_FREQMHZ {100} \
  PS_CRL_UART1_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ {20.000000} \
  PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 {60} \
  PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ {20} \
  PS_CRL_USB0_BUS_REF_CTRL_SRCSEL {PPLL} \
  PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ {100} \
  PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 {60} \
  PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ {100} \
  PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL {PPLL} \
  PS_DDRC_ENABLE {1} \
  PS_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
  PS_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
  PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
  PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
  PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} \
  PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \
  PS_EN_AXI_STATUS_PORTS {0} \
  PS_EN_PORTS_CONTROLLER_BASED {0} \
  PS_EXPAND_CORESIGHT {0} \
  PS_EXPAND_FPD_SLAVES {0} \
  PS_EXPAND_GIC {0} \
  PS_EXPAND_LPD_SLAVES {0} \
  PS_FPD_INTERCONNECT_LOAD {90} \
  PS_FTM_CTI_IN0 {0} \
  PS_FTM_CTI_IN1 {0} \
  PS_FTM_CTI_IN2 {0} \
  PS_FTM_CTI_IN3 {0} \
  PS_FTM_CTI_OUT0 {0} \
  PS_FTM_CTI_OUT1 {0} \
  PS_FTM_CTI_OUT2 {0} \
  PS_FTM_CTI_OUT3 {0} \
  PS_GEM0_COHERENCY {0} \
  PS_GEM0_ROUTE_THROUGH_FPD {0} \
  PS_GEM0_TSU_INC_CTRL {3} \
  PS_GEM1_COHERENCY {0} \
  PS_GEM1_ROUTE_THROUGH_FPD {0} \
  PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} \
  PS_GEM_TSU_CLK_PORT_PAIR {0} \
  PS_GEN_IPI0_ENABLE {1} \
  PS_GEN_IPI0_MASTER {A72} \
  PS_GEN_IPI1_ENABLE {1} \
  PS_GEN_IPI1_MASTER {A72} \
  PS_GEN_IPI2_ENABLE {1} \
  PS_GEN_IPI2_MASTER {A72} \
  PS_GEN_IPI3_ENABLE {1} \
  PS_GEN_IPI3_MASTER {A72} \
  PS_GEN_IPI4_ENABLE {1} \
  PS_GEN_IPI4_MASTER {A72} \
  PS_GEN_IPI5_ENABLE {1} \
  PS_GEN_IPI5_MASTER {A72} \
  PS_GEN_IPI6_ENABLE {1} \
  PS_GEN_IPI6_MASTER {A72} \
  PS_GEN_IPI_PMCNOBUF_ENABLE {1} \
  PS_GEN_IPI_PMCNOBUF_MASTER {PMC} \
  PS_GEN_IPI_PMC_ENABLE {1} \
  PS_GEN_IPI_PMC_MASTER {PMC} \
  PS_GEN_IPI_PSM_ENABLE {1} \
  PS_GEN_IPI_PSM_MASTER {PSM} \
  PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} \
  PS_GPIO_EMIO_PERIPHERAL_ENABLE {0} \
  PS_GPIO_EMIO_WIDTH {32} \
  PS_HSDP0_REFCLK {0} \
  PS_HSDP1_REFCLK {0} \
  PS_HSDP_EGRESS_TRAFFIC {JTAG} \
  PS_HSDP_INGRESS_TRAFFIC {JTAG} \
  PS_HSDP_MODE {NONE} \
  PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC {1} \
  PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
  PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
  PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} \
  PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} \
  PS_KAT_ENABLE {1} \
  PS_KAT_ENABLE_1 {1} \
  PS_KAT_ENABLE_2 {1} \
  PS_KAT_ENABLE_3 {1} \
  PS_LPDMA0_COHERENCY {0} \
  PS_LPDMA0_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA1_COHERENCY {0} \
  PS_LPDMA1_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA2_COHERENCY {0} \
  PS_LPDMA2_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA3_COHERENCY {0} \
  PS_LPDMA3_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA4_COHERENCY {0} \
  PS_LPDMA4_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA5_COHERENCY {0} \
  PS_LPDMA5_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA6_COHERENCY {0} \
  PS_LPDMA6_ROUTE_THROUGH_FPD {0} \
  PS_LPDMA7_COHERENCY {0} \
  PS_LPDMA7_ROUTE_THROUGH_FPD {0} \
  PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} \
  PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} \
  PS_LPD_DMA_ENABLE {0} \
  PS_LPD_INTERCONNECT_LOAD {90} \
  PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} \
  PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
  PS_M_AXI_FPD_DATA_WIDTH {32} \
  PS_M_AXI_GP4_DATA_WIDTH {128} \
  PS_M_AXI_LPD_DATA_WIDTH {128} \
  PS_NOC_PS_CCI_DATA_WIDTH {128} \
  PS_NOC_PS_NCI_DATA_WIDTH {128} \
  PS_NOC_PS_PCI_DATA_WIDTH {128} \
  PS_NOC_PS_PMC_DATA_WIDTH {128} \
  PS_NUM_F2P0_INTR_INPUTS {1} \
  PS_NUM_F2P1_INTR_INPUTS {1} \
  PS_NUM_FABRIC_RESETS {1} \
  PS_OCM_ACTIVE_BLOCKS {1} \
  PS_PCIE1_PERIPHERAL_ENABLE {0} \
  PS_PCIE2_PERIPHERAL_ENABLE {0} \
  PS_PCIE_EP_RESET1_IO {None} \
  PS_PCIE_EP_RESET2_IO {None} \
  PS_PCIE_PERIPHERAL_ENABLE {0} \
  PS_PCIE_RESET {ENABLE 1} \
  PS_PCIE_ROOT_RESET1_IO {None} \
  PS_PCIE_ROOT_RESET1_IO_DIR {output} \
  PS_PCIE_ROOT_RESET1_POLARITY {Active Low} \
  PS_PCIE_ROOT_RESET2_IO {None} \
  PS_PCIE_ROOT_RESET2_IO_DIR {output} \
  PS_PCIE_ROOT_RESET2_POLARITY {Active Low} \
  PS_PL_CONNECTIVITY_MODE {Custom} \
  PS_PL_DONE {0} \
  PS_PL_PASS_AXPROT_VALUE {0} \
  PS_PMCPL_CLK0_BUF {1} \
  PS_PMCPL_CLK1_BUF {1} \
  PS_PMCPL_CLK2_BUF {1} \
  PS_PMCPL_CLK3_BUF {1} \
  PS_PMCPL_IRO_CLK_BUF {1} \
  PS_PMU_PERIPHERAL_ENABLE {0} \
  PS_PS_ENABLE {0} \
  PS_PS_NOC_CCI_DATA_WIDTH {128} \
  PS_PS_NOC_NCI_DATA_WIDTH {128} \
  PS_PS_NOC_PCI_DATA_WIDTH {128} \
  PS_PS_NOC_PMC_DATA_WIDTH {128} \
  PS_PS_NOC_RPU_DATA_WIDTH {128} \
  PS_R5_ACTIVE_BLOCKS {2} \
  PS_R5_LOAD {90} \
  PS_RPU_COHERENCY {0} \
  PS_SLR_TYPE {master} \
  PS_SMON_PL_PORTS_ENABLE {0} \
  PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} \
  PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} \
  PS_S_AXI_ACE_DATA_WIDTH {128} \
  PS_S_AXI_ACP_DATA_WIDTH {128} \
  PS_S_AXI_FPD_DATA_WIDTH {128} \
  PS_S_AXI_GP2_DATA_WIDTH {128} \
  PS_S_AXI_LPD_DATA_WIDTH {128} \
  PS_TCM_ACTIVE_BLOCKS {2} \
  PS_TIE_MJTAG_TCK_TO_GND {1} \
  PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} \
  PS_TRACE_WIDTH {2Bit} \
  PS_TRISTATE_INVERTED {1} \
  PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} \
  PS_TTC0_PERIPHERAL_ENABLE {1} \
  PS_TTC0_REF_CTRL_ACT_FREQMHZ {150.000000} \
  PS_TTC0_REF_CTRL_FREQMHZ {150.000000} \
  PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} \
  PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} \
  PS_TTC1_PERIPHERAL_ENABLE {0} \
  PS_TTC1_REF_CTRL_ACT_FREQMHZ {50} \
  PS_TTC1_REF_CTRL_FREQMHZ {50} \
  PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} \
  PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} \
  PS_TTC2_PERIPHERAL_ENABLE {0} \
  PS_TTC2_REF_CTRL_ACT_FREQMHZ {50} \
  PS_TTC2_REF_CTRL_FREQMHZ {50} \
  PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} \
  PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} \
  PS_TTC3_PERIPHERAL_ENABLE {0} \
  PS_TTC3_REF_CTRL_ACT_FREQMHZ {50} \
  PS_TTC3_REF_CTRL_FREQMHZ {50} \
  PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} \
  PS_TTC_APB_CLK_TTC0_SEL {APB} \
  PS_TTC_APB_CLK_TTC1_SEL {APB} \
  PS_TTC_APB_CLK_TTC2_SEL {APB} \
  PS_TTC_APB_CLK_TTC3_SEL {APB} \
  PS_UART0_BAUD_RATE {115200} \
  PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
  PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
  PS_UART1_BAUD_RATE {115200} \
  PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} \
  PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} \
  PS_UNITS_MODE {Custom} \
  PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
  PS_USB_COHERENCY {0} \
  PS_USB_ROUTE_THROUGH_FPD {0} \
  PS_USE_ACE_LITE {0} \
  PS_USE_APU_EVENT_BUS {0} \
  PS_USE_APU_INTERRUPT {0} \
  PS_USE_AXI4_EXT_USER_BITS {0} \
  PS_USE_BSCAN_USER1 {0} \
  PS_USE_BSCAN_USER2 {0} \
  PS_USE_BSCAN_USER3 {0} \
  PS_USE_BSCAN_USER4 {0} \
  PS_USE_CAPTURE {0} \
  PS_USE_CLK {0} \
  PS_USE_DEBUG_TEST {0} \
  PS_USE_DIFF_RW_CLK_S_AXI_FPD {0} \
  PS_USE_DIFF_RW_CLK_S_AXI_GP2 {0} \
  PS_USE_DIFF_RW_CLK_S_AXI_LPD {0} \
  PS_USE_ENET0_PTP {0} \
  PS_USE_ENET1_PTP {0} \
  PS_USE_FIFO_ENET0 {0} \
  PS_USE_FIFO_ENET1 {0} \
  PS_USE_FIXED_IO {0} \
  PS_USE_FPD_AXI_NOC0 {1} \
  PS_USE_FPD_AXI_NOC1 {1} \
  PS_USE_FPD_CCI_NOC {1} \
  PS_USE_FPD_CCI_NOC0 {0} \
  PS_USE_FPD_CCI_NOC1 {0} \
  PS_USE_FPD_CCI_NOC2 {0} \
  PS_USE_FPD_CCI_NOC3 {0} \
  PS_USE_FTM_GPI {0} \
  PS_USE_FTM_GPO {0} \
  PS_USE_HSDP_PL {0} \
  PS_USE_MJTAG_TCK_TIE_OFF {0} \
  PS_USE_M_AXI_FPD {1} \
  PS_USE_M_AXI_LPD {0} \
  PS_USE_NOC_FPD_AXI0 {0} \
  PS_USE_NOC_FPD_AXI1 {0} \
  PS_USE_NOC_FPD_CCI0 {0} \
  PS_USE_NOC_FPD_CCI1 {0} \
  PS_USE_NOC_LPD_AXI0 {1} \
  PS_USE_NOC_PS_PCI_0 {0} \
  PS_USE_NOC_PS_PMC_0 {0} \
  PS_USE_NPI_CLK {0} \
  PS_USE_NPI_RST {0} \
  PS_USE_PL_FPD_AUX_REF_CLK {0} \
  PS_USE_PL_LPD_AUX_REF_CLK {0} \
  PS_USE_PMC {0} \
  PS_USE_PMCPL_CLK0 {1} \
  PS_USE_PMCPL_CLK1 {0} \
  PS_USE_PMCPL_CLK2 {0} \
  PS_USE_PMCPL_CLK3 {0} \
  PS_USE_PMCPL_IRO_CLK {0} \
  PS_USE_PSPL_IRQ_FPD {0} \
  PS_USE_PSPL_IRQ_LPD {0} \
  PS_USE_PSPL_IRQ_PMC {0} \
  PS_USE_PS_NOC_PCI_0 {0} \
  PS_USE_PS_NOC_PCI_1 {0} \
  PS_USE_PS_NOC_PMC_0 {0} \
  PS_USE_PS_NOC_PMC_1 {0} \
  PS_USE_RPU_EVENT {0} \
  PS_USE_RPU_INTERRUPT {0} \
  PS_USE_RTC {0} \
  PS_USE_SMMU {0} \
  PS_USE_STARTUP {0} \
  PS_USE_STM {0} \
  PS_USE_S_ACP_FPD {0} \
  PS_USE_S_AXI_ACE {0} \
  PS_USE_S_AXI_FPD {0} \
  PS_USE_S_AXI_GP2 {0} \
  PS_USE_S_AXI_LPD {0} \
  PS_USE_TRACE_ATB {0} \
  PS_WDT0_REF_CTRL_ACT_FREQMHZ {100} \
  PS_WDT0_REF_CTRL_FREQMHZ {100} \
  PS_WDT0_REF_CTRL_SEL {NONE} \
  PS_WDT1_REF_CTRL_ACT_FREQMHZ {100} \
  PS_WDT1_REF_CTRL_FREQMHZ {100} \
  PS_WDT1_REF_CTRL_SEL {NONE} \
  PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} \
  PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} \
  PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} \
  PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} \
  SEM_ERROR_HANDLE_OPTIONS {Detect & Correct} \
  SEM_EVENT_LOG_OPTIONS {Log & Notify} \
  SEM_MEM_BUILT_IN_SELF_TEST {0} \
  SEM_MEM_ENABLE_ALL_TEST_FEATURE {0} \
  SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} \
  SEM_MEM_GOLDEN_ECC {0} \
  SEM_MEM_GOLDEN_ECC_SW {0} \
  SEM_MEM_SCAN {0} \
  SEM_NPI_BUILT_IN_SELF_TEST {0} \
  SEM_NPI_ENABLE_ALL_TEST_FEATURE {0} \
  SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} \
  SEM_NPI_GOLDEN_CHECKSUM_SW {0} \
  SEM_NPI_SCAN {0} \
  SEM_TIME_INTERVAL_BETWEEN_SCANS {80} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
  SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
  SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
  SLR1_PMC_HSM0_CLK_ENABLE {1} \
  SLR1_PMC_HSM0_CLK_OUT_ENABLE {0} \
  SLR1_PMC_HSM1_CLK_ENABLE {1} \
  SLR1_PMC_HSM1_CLK_OUT_ENABLE {0} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
  SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
  SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
  SLR2_PMC_HSM0_CLK_ENABLE {1} \
  SLR2_PMC_HSM0_CLK_OUT_ENABLE {0} \
  SLR2_PMC_HSM1_CLK_ENABLE {1} \
  SLR2_PMC_HSM1_CLK_OUT_ENABLE {0} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ {99.999} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 {12} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ {100} \
  SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL {PPLL} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ {33.33} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 {36} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ {33.333} \
  SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL {PPLL} \
  SLR3_PMC_HSM0_CLK_ENABLE {1} \
  SLR3_PMC_HSM0_CLK_OUT_ENABLE {0} \
  SLR3_PMC_HSM1_CLK_ENABLE {1} \
  SLR3_PMC_HSM1_CLK_OUT_ENABLE {0} \
  SMON_ALARMS {Set_Alarms_On} \
  SMON_ENABLE_INT_VOLTAGE_MONITORING {0} \
  SMON_ENABLE_TEMP_AVERAGING {0} \
  SMON_HI_PERF_MODE {1} \
  SMON_INTERFACE_TO_USE {None} \
  SMON_INT_MEASUREMENT_ALARM_ENABLE {0} \
  SMON_INT_MEASUREMENT_AVG_ENABLE {0} \
  SMON_INT_MEASUREMENT_ENABLE {0} \
  SMON_INT_MEASUREMENT_MODE {0} \
  SMON_INT_MEASUREMENT_TH_HIGH {0} \
  SMON_INT_MEASUREMENT_TH_LOW {0} \
  SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} \
  SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} \
  SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} \
  SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} \
  SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} \
  SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} \
  SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} \
  SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} \
  SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} \
  SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} \
  SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} \
  SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} \
  SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} \
  SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} \
  SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} \
  SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} \
  SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} \
  SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} \
  SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} \
  SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} \
  SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} \
  SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} \
  SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} \
  SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} \
  SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} \
  SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} \
  SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} \
  SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} \
  SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} \
  SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} \
  SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} \
  SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} \
  SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} \
  SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} \
  SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} \
  SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} \
  SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} \
  SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} \
  SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} \
  SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} \
  SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} \
  SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} \
  SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} \
  SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} \
  SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} \
  SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} \
  SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} \
  SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} \
  SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} \
  SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} \
  SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} \
  SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} \
  SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} \
  SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} \
  SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} \
  SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} \
  SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} \
  SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} \
  SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} \
  SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} \
  SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} \
  SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} \
  SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} \
  SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} \
  SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} \
  SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} \
  SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} \
  SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {1 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} \
  SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_711} {SUPPLY_NUM 0}} \
  SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_PKG_306} {SUPPLY_NUM 0}} \
  SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCCO_PKG_406} {SUPPLY_NUM 0}} \
  SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_BATT} {SUPPLY_NUM 0}} \
  SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_700} {SUPPLY_NUM 0}} \
  SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_701} {SUPPLY_NUM 0}} \
  SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_702} {SUPPLY_NUM 0}} \
  SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_703} {SUPPLY_NUM 0}} \
  SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} \
  SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_704} {SUPPLY_NUM 0}} \
  SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_705} {SUPPLY_NUM 0}} \
  SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_706} {SUPPLY_NUM 0}} \
  SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_707} {SUPPLY_NUM 0}} \
  SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_708} {SUPPLY_NUM 0}} \
  SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_709} {SUPPLY_NUM 0}} \
  SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_710} {SUPPLY_NUM 0}} \
  SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_711} {SUPPLY_NUM 0}} \
  SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_PKG_306} {SUPPLY_NUM 0}} \
  SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_IO_PKG_406} {SUPPLY_NUM 0}} \
  SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} \
  SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PMC} {SUPPLY_NUM 0}} \
  SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PSFP} {SUPPLY_NUM 0}} \
  SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_PSLP} {SUPPLY_NUM 0}} \
  SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_RAM} {SUPPLY_NUM 0}} \
  SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VCC_SOC} {SUPPLY_NUM 0}} \
  SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME VP_VN} {SUPPLY_NUM 0}} \
  SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} \
  SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} \
  SMON_MEASUREMENT_COUNT {62} \
  SMON_MEASUREMENT_LIST {BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT} \
  SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}} \
  SMON_PMBUS_ADDRESS {0x0} \
  SMON_PMBUS_UNRESTRICTED {0} \
  SMON_REFERENCE_SOURCE {Internal} \
  SMON_TEMP_AVERAGING_SAMPLES {0} \
  SMON_TEMP_THRESHOLD {0} \
  SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}} \
  SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} \
  SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} \
  SMON_VAUX_IO_BANK {MIO_BANK0} \
  SMON_VOLTAGE_AVERAGING_SAMPLES {None} \
  SPP_PSPMC_FROM_CORE_WIDTH {12000} \
  SPP_PSPMC_TO_CORE_WIDTH {12000} \
  SUBPRESET1 {Custom} \
  USE_UART0_IN_DEVICE_BOOT {0} \
  preset {None} \
} [get_bd_cells cips_0]
endgroup
connect_bd_net [get_bd_pins cips_0/pl_ps_irq3] [get_bd_pins eth_1g/mm2s_introut]
connect_bd_net [get_bd_pins eth_1g/s2mm_introut] [get_bd_pins cips_0/pl_ps_irq4]
connect_bd_net [get_bd_pins cips_0/pl_ps_irq5] [get_bd_pins eth_1g/interrupt]
startgroup
set_property CONFIG.NUM_SI {14} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {3200} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {3200} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
set_property -dict [list CONFIG.ASSOCIATED_BUSIF {S13_AXI:S11_AXI:S00_AXI:S12_AXI}] [get_bd_pins /axi_noc_0/aclk0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/S11_AXI] -boundary_type upper [get_bd_intf_pins eth_1g/M_AXI_S2MM]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins eth_1g/M_AXI_MM2S] [get_bd_intf_pins axi_noc_0/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/S13_AXI] -boundary_type upper [get_bd_intf_pins eth_1g/M_AXI_SG]
regenerate_bd_layout
set_property screensize {291 408} [get_bd_cells eth_2p5g]
set_property screensize {327 404} [get_bd_cells eth_2p5g]
save_bd_design
regenerate_bd_layout
assign_bd_address
validate_bd_design
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/GT_REFCLK1] [get_bd_pins axi_ethernet_t_gt_wrapper/util_ds_buf_0/IBUF_OUT]
disconnect_bd_net /axi_ethernet_t_gt_wrapper/xlconstant_0_dout [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxusrclk]
disconnect_bd_net /axi_ethernet_t_gt_wrapper/xlconstant_0_dout [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txusrclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txusrclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_rxusrclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_5/usrclk]
regenerate_bd_layout -hierarchy [get_bd_cells axi_ethernet_t_gt_wrapper]
validate_bd_design
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {3200} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {3200} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_2 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_1 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
endgroup
save_bd_design
assign_bd_address
validate_bd_design
startgroup
set_property CONFIG.PROT1_LR0_SETTINGS {PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 62.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 } [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
startgroup
set_property CONFIG.FREQ_HZ {62500000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_5]
endgroup
startgroup
set_property CONFIG.FREQ_HZ {62500000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_6]
endgroup
startgroup
set_property CONFIG.FREQ_HZ {125000000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_4]
endgroup
save_bd_design
copy_bd_objs /  [get_bd_cells {axi_ethernet_t_gt_wrapper/bufg_gt_4}]
move_bd_cells [get_bd_cells axi_ethernet_t_gt_wrapper] [get_bd_cells bufg_gt_4]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch2_txoutclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/outclk]
startgroup
set_property CONFIG.FREQ_HZ {62500000} [get_bd_cells axi_ethernet_t_gt_wrapper/bufg_gt_7]
endgroup
startgroup
set_property CONFIG.PROT1_LR0_SETTINGS {PRESET GTY-Ethernet_1G RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Ethernet_1G GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 1.25 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 125 TX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 8B10B TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 20 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 125.000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 1.25 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 125 RX_ACTUAL_REFCLK_FREQUENCY 125.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 8B10B RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 20 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 125.000 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 500.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 200 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 2 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE true RX_COMMA_M_ENABLE true RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 1111111111 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 2 RX_CC_LEN_SEQ 2 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000001011010100101111000000000000000000000000010100000010111100 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 10111100 RX_CC_K_0_0 true RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 01010000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 10111100 RX_CC_K_1_0 true RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 10110101 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.74985 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET K28.5 RX_COMMA_VALID_ONLY 0 } [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
disconnect_bd_net /userclk_1 [get_bd_pins eth_1g/userclk]
connect_bd_net [get_bd_pins eth_1g/userclk] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/usrclk]
disconnect_bd_net /axi_ethernet_t_gt_wrapper/gt_quad_base_0_ch0_txoutclk [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/outclk]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_7/outclk] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_txoutclk]
delete_bd_objs [get_bd_nets userclk_1]
connect_bd_net [get_bd_pins eth_1g/userclk2] [get_bd_pins axi_ethernet_t_gt_wrapper/bufg_gt_4/usrclk]
regenerate_bd_layout
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.PROT1_LR0_SETTINGS.VALUE_MODE AUTO] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_quad_base_0]
endgroup
save_bd_design
validate_bd_design
delete_bd_objs [get_bd_ports gtwiz_reset_tx_done_in_0] [get_bd_ports gtwiz_reset_rx_done_in_0]
save_bd_design
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_bridge_ip_0]
regenerate_bd_layout
regenerate_bd_layout
move_bd_cells [get_bd_cells /] [get_bd_cells axi_ethernet_t_gt_wrapper/gt_bridge_ip_0]
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
move_bd_cells [get_bd_cells eth_2p5g] [get_bd_cells gt_bridge_ip_0]
regenerate_bd_layout
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {gt_bridge_ip_0}]
delete_bd_objs [get_bd_intf_nets eth_1g_gt_rx_interface] [get_bd_intf_nets eth_1g_gt_tx_interface]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins eth_1g/gt_rx_interface] [get_bd_intf_pins gt_bridge_ip_1/GT_RX0_EXT]
connect_bd_intf_net [get_bd_intf_pins gt_bridge_ip_1/GT_TX0_EXT] -boundary_type upper [get_bd_intf_pins eth_1g/gt_tx_interface]
connect_bd_intf_net [get_bd_intf_pins gt_bridge_ip_1/GT_TX0] -boundary_type upper [get_bd_intf_pins axi_ethernet_t_gt_wrapper/TX3_GT_IP_Interface]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_ethernet_t_gt_wrapper/RX3_GT_IP_Interface] [get_bd_intf_pins gt_bridge_ip_1/GT_RX0]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_ilo_reset] [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/ch3_iloreset]
connect_bd_net [get_bd_pins axi_ethernet_t_gt_wrapper/gt_quad_base_0/hsclk1_lcpllreset] [get_bd_pins gt_bridge_ip_1/gt_pll_reset]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_txusrclk] [get_bd_pins gt_bridge_ip_1/gt_rxusrclk]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_rxusrclk] [get_bd_pins axi_ethernet_t_gt_wrapper/usrclk5]
connect_bd_net [get_bd_pins gt_bridge_ip_1/apb3clk] [get_bd_pins cips_0/pl0_ref_clk]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gtpowergood] [get_bd_pins axi_ethernet_t_gt_wrapper/gtpowergood]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gt_lcpll_lock] [get_bd_pins axi_ethernet_t_gt_wrapper/hsclk0_rplllock]
connect_bd_net [get_bd_pins gt_bridge_ip_1/gtreset_in] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
assign_bd_address
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_device_image -jobs 40
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g_wrapper.xsa
open_hw_manager
connect_hw_server -url chanterelle10:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/822129130579A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/822129130579A]
open_hw_target
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
current_hw_device [get_hw_devices xcvc1902_1]
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
program_hw_devices [get_hw_devices xcvc1902_1]
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
set xil_newLinks [list]
set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_0.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_0.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_1.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_1.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_2.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_2.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_3.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_3.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
unset xil_newLinks
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]
refresh_hw_target {chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]
save_wave_config {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_target {chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A}
open_hw_target {chanterelle10:3121/xilinx_tcf/Xilinx/822129130579A}
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
current_hw_device [get_hw_devices xcvc1902_1]
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
set xil_newLinks [list]
set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_0.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_0.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_1.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_1.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_2.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_2.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_3.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_3.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
unset xil_newLinks
set_property CH2_RX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
disconnect_hw_server chanterelle10:3121
connect_hw_server -url chanterelle11:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/532143136564A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Xilinx/532143136564A]
open_hw_target
set_property PROGRAM.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.pdi} [get_hw_devices xcvc1902_1]
set_property PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
set_property FULL_PROBES.FILE {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.runs/impl_1/pl_basex_2_5g_wrapper.ltx} [get_hw_devices xcvc1902_1]
current_hw_device [get_hw_devices xcvc1902_1]
refresh_hw_device [lindex [get_hw_devices xcvc1902_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcvc1902_1] -filter {CELL_NAME=~"pl_basex_2_5g_i/axis_ila_1"}]]
set xil_newLinks [list]
set xil_newLink [create_hw_sio_link -description {Link 0} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_0.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_0.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 1} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_1.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_1.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 2} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_2.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_2.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLink [create_hw_sio_link -description {Link 3} [lindex [get_hw_sio_txs IBERT_0.Quad_105.CH_3.TX] 0] [lindex [get_hw_sio_rxs IBERT_0.Quad_105.CH_3.RX] 0] ]
lappend xil_newLinks $xil_newLink
set xil_newLinkGroup [create_hw_sio_linkgroup -description {Link Group 0} [get_hw_sio_links $xil_newLinks]]
unset xil_newLinks
set_property CH2_RX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
set_property CH2_TX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
set_property CH2_RX_RESET 1 [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
commit_hw_sio [get_hw_sio_links {IBERT_0.Quad_105.CH_2.TX->IBERT_0.Quad_105.CH_2.RX}]
open_bd_design {/group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Hardware/pl_basex_2_5g_hw/pl_basex_2_5g.srcs/sources_1/bd/pl_basex_2_5g/pl_basex_2_5g.bd}
startgroup
set_property CONFIG.PHYADDR {4} [get_bd_cells eth_1g/axi_ethernet_t]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_device_image -jobs 40
wait_on_run impl_1
reset_run synth_1
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { eth_1g/axi_ethernet_t_status_vector } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {eth_1g/axi_ethernet_t_status_vector }]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets eth_1g/axi_ethernet_t_status_vector] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz/clk_out1" AXIS_ILA "Auto" } \
                                                         ]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_device_image -jobs 40
wait_on_run impl_1
reset_run synth_1
regenerate_bd_layout
write_bd_tcl -force /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Scripts/pl_basex_2_5g_bd.tcl
write_hw_platform -fixed -include_bit -force -file /group/techsup/ajayad/cases/current/VCK190-1g-2.5G/Versal-Ethernet/VCK190-Ethernet/2023.2/pl_basex_2_5g/Software/vivado/pl_basex_2_5g_wrapper.xsa
