# SPI_FPGA
SPI implementation using Verilog on Vivado, based on ARTY-7 35T FPGA.
The waveform below shows the simulation result of transmit data and receive data will increase 1 after every communication:
![Screenshot (6)](https://user-images.githubusercontent.com/96307958/233910843-6ae0a520-cd49-4e27-a643-4866cae9fa96.png)
Chipscope result of reading Flash's device ID:
![Screenshot (7)](https://user-images.githubusercontent.com/96307958/234200169-a0839935-8a26-4a1c-8b21-4664c2dca699.png)
