
---------- Begin Simulation Statistics ----------
host_inst_rate                                 181634                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404956                       # Number of bytes of host memory used
host_seconds                                   110.11                       # Real time elapsed on the host
host_tick_rate                              460727048                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.050732                       # Number of seconds simulated
sim_ticks                                 50731602000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7235202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 50462.192223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 43314.383076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6167829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    53861981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.147525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1067373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            473563                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  25720470500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 72483.299713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 69788.152570                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                850222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28604591949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.317013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              394637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           146233                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  17335656251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51340.646115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.622487                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           79653                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4089436485                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8480061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 56406.299170                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 51122.610018                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7018051                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     82466573449                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.172406                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1462010                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             619796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  43056126751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997243                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.176384                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8480061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 56406.299170                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 51122.610018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7018051                       # number of overall hits
system.cpu.dcache.overall_miss_latency    82466573449                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.172406                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1462010                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            619796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  43056126751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592797                       # number of replacements
system.cpu.dcache.sampled_refs                 593821                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.176384                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7495498                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501356238000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12904987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67223.293769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65417.197452                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12904313                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       45308500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  674                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     41082000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 48583.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20483.036508                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       291500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12904987                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67223.293769                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65417.197452                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12904313                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        45308500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   674                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     41082000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.715207                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.186202                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12904987                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67223.293769                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65417.197452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12904313                       # number of overall hits
system.cpu.icache.overall_miss_latency       45308500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  674                       # number of overall misses
system.cpu.icache.overall_mshr_hits                44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     41082000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.186202                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12904313                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           549056900000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 59533.958055                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     20548919564                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                345163                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594440                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       80666.335950                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  65397.579980                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         323816                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            21830246500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.455259                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       270624                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2524                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       17532895000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.451008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  268097                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    68743.909212                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 53134.786355                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         17075505841                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    13198308987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.933148                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594451                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        80665.904262                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   65397.140332                       # average overall mshr miss latency
system.l2.demand_hits                          323816                       # number of demand (read+write) hits
system.l2.demand_miss_latency             21831017000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.455269                       # miss rate for demand accesses
system.l2.demand_misses                        270635                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        17533496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.451018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   268108                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.402286                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.293908                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6591.058030                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4815.386196                       # Average occupied blocks per context
system.l2.overall_accesses                     594451                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       80665.904262                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  62097.206723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         323816                       # number of overall hits
system.l2.overall_miss_latency            21831017000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.455269                       # miss rate for overall accesses
system.l2.overall_misses                       270635                       # number of overall misses
system.l2.overall_mshr_hits                      2524                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       38082416064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.031659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  613271                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.937569                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        323614                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        65609                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       434358                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           349350                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        19369                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         596853                       # number of replacements
system.l2.sampled_refs                         613237                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11406.444226                       # Cycle average of tags in use
system.l2.total_refs                           572241                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   550145457500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 80100323                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         108975                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       156497                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14195                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       198628                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         211378                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              3                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       723271                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17027550                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.589621                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.850636                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15009167     88.15%     88.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       247022      1.45%     89.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       231816      1.36%     90.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       289657      1.70%     92.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       209679      1.23%     93.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       131903      0.77%     94.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       119472      0.70%     95.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65563      0.39%     95.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       723271      4.25%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17027550                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039797                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14192                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039797                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7884497                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.136287                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.136287                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7318767                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12742                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28806239                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5762262                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3878598                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1302618                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        67922                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6542104                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6510571                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31533                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5894168                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5862658                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31510                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        647936                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            647913                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            211378                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2884856                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6863300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       289413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29053121                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        755359                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009895                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2884856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       108978                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.359981                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18330168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.584989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.107491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14351732     78.30%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          55301      0.30%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         113605      0.62%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          86746      0.47%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         149398      0.82%     80.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          77816      0.42%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         162161      0.88%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         116538      0.64%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3216871     17.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18330168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3032712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159918                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43088                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.639671                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6656327                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           647936                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6612334                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11363211                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844002                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5580820                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.531914                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11397832                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18967                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4390998                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7113285                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2724044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       849285                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17992395                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6008391                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1555111                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13665207                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3343                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1302618                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       100591                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2258302                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1992                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1828                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3515333                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       294282                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1828                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8649                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.468102                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.468102                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       916074      6.02%      6.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8180      0.05%      6.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      6.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4277714     28.11%     34.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3012856     19.79%     53.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6329500     41.59%     95.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       675994      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15220318                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       125034                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008215                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           11      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          936      0.75%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        53554     42.83%     43.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     43.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     43.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        68835     55.05%     98.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1698      1.36%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18330168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.830343                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.449556                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11877564     64.80%     64.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2331282     12.72%     77.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1854534     10.12%     87.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1111936      6.07%     93.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       550579      3.00%     96.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       237790      1.30%     98.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       186219      1.02%     99.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       106532      0.58%     99.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        73732      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18330168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.712466                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17949307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15220318                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7948805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1261018                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7287673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2884866                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2884856                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              10                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       336929                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        70792                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7113285                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       849285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21362880                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6249080                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193395                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        87677                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6253113                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1008381                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        21194                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     40572853                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25982349                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24465806                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3443319                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1302618                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1082037                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15272379                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2727490                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 52751                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
