============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Mar 19 2025  02:00:51 am
  Module:                 filter
  Operating conditions:   TT_1P00V_85C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-352 ps) Late External Delay Assertion at pin y_out1[35]
          Group: clk
     Startpoint: (R) y_3k1_x_3k1_pipeline_reg[0][31]/CLK
          Clock: (R) clk
       Endpoint: (F) y_out1[35]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+       1            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       1            0     
                                              
      Output Delay:-     100                  
     Required Time:=     -99                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=    -352                  

Exceptions/Constraints:
  output_delay             100             timing.sdc_line_6_180_1 

#---------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  y_3k1_x_3k1_pipeline_reg[0][31]/CLK   -       -      R     (arrival)                307    -     0     0       0    (-,-) 
  y_3k1_x_3k1_pipeline_reg[0][31]/Q     -       CLK->Q R     DFFRPQ_X1_9T_SG40RVT       3  3.2    15    50      50    (-,-) 
  g204/Z                                -       CLK->Z R     CKBF_X1_9T_SG40RVT         1  3.5    11    18      68    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7737/S -       A->S   F     FA_X1_9T_SG40RVT           2  2.9    13    47     116    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7578/Z -       B->Z   R     ND2_X0P7_9T_SG40RVT        2  2.7    13    13     128    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7440/Z -       B->Z   F     OAI21_X1P5_9T_SG40RVT      2  2.2    12    15     144    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7374/Z -       A2->Z  R     AOI21_X0P7_9T_SG40RVT      1  0.9    12    12     156    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7348/Z -       A1->Z  F     OAI21_X0P5_9T_SG40RVT      1  1.1    14    12     168    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7319/Z -       B->Z   R     AOI21_X1_9T_SG40RVT        1  1.7    16    17     185    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7305/Z -       EN->Z  F     CKND2_X2_9T_SG40RVT        1  4.2    12    15     200    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7272/Z -       A->Z   R     NR2_X4_9T_SG40RVT         18 17.6    20    19     219    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7229/Z -       A1->Z  F     OAI21_X0P5_9T_SG40RVT      1  1.4    14    15     233    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi68_g7204/Z -       S->Z   F     MX2I_X1_9T_SG40RVT         1  0.0    10    20     253    (-,-) 
  y_out1[35]                            <<<     -      F     (port)                     -    -     -     0     253    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

