Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sat Apr 12 20:04:18 2025
| Host         : jonas-ThinkPad-X13-Yoga-Gen-4 running 64-bit Linux Mint 21.3
| Command      : report_drc -file sensor_actuator_emulator_wrapper_drc_routed.rpt -pb sensor_actuator_emulator_wrapper_drc_routed.pb
| Design       : sensor_actuator_emulator_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
-------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 273

2. REPORT DETAILS
-----------------
IOSR-1#1 Warning
IOB set reset sharing  
IO scl_io connects to flops which have these sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk, sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

IOSR-1#2 Warning
IOB set reset sharing  
IO sda_io connects to flops which have these sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk, sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/rstSyncToClk set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[1]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_C_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[2]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[3]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[4]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[6]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[7]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__0/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__3/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__4/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__5/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__6/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__7/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__7/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__8/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[0]_LDC_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[1]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[1]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[1]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[1]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_C_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_C_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[2]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[2]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_C is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_C_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[3]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[4]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[5]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[6]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_1 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_2 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_3 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_4 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_5 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_6 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_7 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_shift_reg_reg[7]_P_8 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr/s_shift_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[0]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[10]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[10]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[12]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[13]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[14]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[15]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[15]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[19]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[19]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[1]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[20]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[21]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[22]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[2]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[3]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[4]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[5]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[6]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[7]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[9]_LDC_i_1/O, cell sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
Related violations: <none>

REQP-1617#1 Warning
use_IOB_register  
The FDRE cell sensor_actuator_emulator_i/axi_quad_spi_0/U0/IO1_I_REG has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is property connected to an IO.
Related violations: <none>

REQP-1617#2 Warning
use_IOB_register  
The FDRE cell sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is property connected to an IO.
Related violations: <none>


