INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Projects/Lab_4/Lab_4.srcs/sources_1/new/call_system_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module call_system_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Projects/Lab_4/Lab_4.srcs/sim_1/new/tb_call_system_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_call_system
