$date
	Fri Jun 12 14:43:28 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 8 ! d [7:0] $end
$var reg 8 " x [7:0] $end
$var reg 8 # y [7:0] $end
$scope module garoaCal $end
$var wire 15 $ c [14:0] $end
$var wire 8 % d [7:0] $end
$var wire 8 & x [7:0] $end
$var wire 8 ' y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010 '
b1010110 &
b10111011 %
b10111001100 $
b10010 #
b1010110 "
b10111011 !
$end
#100
b110101 !
b110101 %
b1001010101000 $
b1001100 #
b1001100 '
b1000110 "
b1000110 &
#200
b10011000 !
b10011000 %
b10011000 $
b10 "
b10 &
#300
b1010011 !
b1010011 %
b10100100100 $
b1011100 #
b1011100 '
b10011 "
b10011 &
#400
