// Seed: 2744472930
module module_0 (
    input tri id_0,
    input wand id_1,
    output tri0 id_2,
    output wire id_3,
    output uwire id_4,
    output wor id_5,
    input uwire id_6,
    output tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri module_0,
    input wire id_17,
    input tri id_18,
    input wor id_19,
    input supply1 id_20
);
  assign id_5 = id_14;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    input uwire id_0,
    input wire id_1,
    input tri0 _id_2,
    output supply0 id_3,
    output tri id_4,
    output wand id_5,
    output wand id_6
);
  assign id_5 = id_0;
  parameter id_8 = 1;
  logic [id_2 : -1] id_9;
  ;
  assign id_3 = id_8;
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_6,
      id_4,
      id_5,
      id_1,
      id_6,
      id_4,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
