INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Letter/project_1/project_1.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_and'
