// Seed: 224862492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd26,
    parameter id_9 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire _id_9;
  inout wire id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_10,
      id_8,
      id_8,
      id_10,
      id_11,
      id_7,
      id_13,
      id_11
  );
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
