

================================================================
== Vitis HLS Report for 'bf16add_fast'
================================================================
* Date:           Thu Oct 16 14:47:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits" [./bf16_accl.h:114]   --->   Operation 4 'read' 'b_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [./bf16_accl.h:114]   --->   Operation 5 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mb = trunc i16 %b_bits_read" [./bf16_accl.h:114]   --->   Operation 6 'trunc' 'mb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ma = trunc i16 %a_bits_read" [./bf16_accl.h:114]   --->   Operation 7 'trunc' 'ma' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15" [./bf16_accl.h:127]   --->   Operation 8 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15" [./bf16_accl.h:127]   --->   Operation 9 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ea = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 10 'partselect' 'ea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%eb = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 11 'partselect' 'eb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %ma" [./bf16_accl.h:129]   --->   Operation 12 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln129_64 = zext i7 %mb" [./bf16_accl.h:129]   --->   Operation 13 'zext' 'zext_ln129_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%icmp_ln134 = icmp_eq  i8 %ea, i8 255" [./bf16_accl.h:134]   --->   Operation 14 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.81ns)   --->   "%icmp_ln135 = icmp_eq  i7 %ma, i7 0" [./bf16_accl.h:135]   --->   Operation 15 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%icmp_ln142 = icmp_eq  i8 %eb, i8 255" [./bf16_accl.h:142]   --->   Operation 16 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln144 = or i7 %trunc_ln, i7 %ma" [./bf16_accl.h:144]   --->   Operation 18 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [./bf16_accl.h:144]   --->   Operation 19 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_422, i7 %or_ln144" [./bf16_accl.h:144]   --->   Operation 20 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144 = icmp_eq  i8 %or_ln, i8 0" [./bf16_accl.h:144]   --->   Operation 21 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.81ns)   --->   "%icmp_ln138 = icmp_eq  i7 %mb, i7 0" [./bf16_accl.h:138]   --->   Operation 22 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%trunc_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 23 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln145_126 = or i7 %trunc_ln2, i7 %mb" [./bf16_accl.h:145]   --->   Operation 24 'or' 'or_ln145_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14" [./bf16_accl.h:145]   --->   Operation 25 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_423, i7 %or_ln145_126" [./bf16_accl.h:145]   --->   Operation 26 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145 = icmp_eq  i8 %or_ln3, i8 0" [./bf16_accl.h:145]   --->   Operation 27 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln158 = icmp_ne  i8 %ea, i8 0" [./bf16_accl.h:158]   --->   Operation 28 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma" [./bf16_accl.h:158]   --->   Operation 29 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%icmp_ln158_64 = icmp_ne  i8 %eb, i8 0" [./bf16_accl.h:158]   --->   Operation 30 'icmp' 'icmp_ln158_64' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln158_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb" [./bf16_accl.h:158]   --->   Operation 31 'bitconcatenate' 'or_ln158_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%select_ln158 = select i1 %icmp_ln158, i8 %or_ln5, i8 %zext_ln129" [./bf16_accl.h:158]   --->   Operation 32 'select' 'select_ln158' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158, i8 0" [./bf16_accl.h:159]   --->   Operation 33 'bitconcatenate' 'A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.39ns)   --->   "%select_ln158_64 = select i1 %icmp_ln158_64, i8 %or_ln158_s, i8 %zext_ln129_64" [./bf16_accl.h:158]   --->   Operation 34 'select' 'select_ln158_64' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_64, i8 0" [./bf16_accl.h:159]   --->   Operation 35 'bitconcatenate' 'B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln162 = icmp_eq  i8 %ea, i8 0" [./bf16_accl.h:162]   --->   Operation 36 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.39ns)   --->   "%ea1 = select i1 %icmp_ln162, i8 1, i8 %ea" [./bf16_accl.h:162]   --->   Operation 37 'select' 'ea1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.84ns)   --->   "%icmp_ln163 = icmp_eq  i8 %eb, i8 0" [./bf16_accl.h:163]   --->   Operation 38 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%eb1 = select i1 %icmp_ln163, i8 1, i8 %eb" [./bf16_accl.h:163]   --->   Operation 39 'select' 'eb1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln166 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:166]   --->   Operation 40 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns)   --->   "%xor_ln166 = xor i1 %icmp_ln166, i1 1" [./bf16_accl.h:166]   --->   Operation 41 'xor' 'xor_ln166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node maxe_288)   --->   "%maxe = select i1 %xor_ln166, i8 %ea, i8 %eb" [./bf16_accl.h:166]   --->   Operation 42 'select' 'maxe' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %ea1" [./bf16_accl.h:167]   --->   Operation 43 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln167_64 = zext i8 %eb1" [./bf16_accl.h:167]   --->   Operation 44 'zext' 'zext_ln167_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.76ns)   --->   "%sub_ln167 = sub i9 %zext_ln167, i9 %zext_ln167_64" [./bf16_accl.h:167]   --->   Operation 45 'sub' 'sub_ln167' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.76ns)   --->   "%sub_ln167_64 = sub i9 %zext_ln167_64, i9 %zext_ln167" [./bf16_accl.h:167]   --->   Operation 46 'sub' 'sub_ln167_64' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%diff = select i1 %xor_ln166, i9 %sub_ln167, i9 %sub_ln167_64" [./bf16_accl.h:167]   --->   Operation 47 'select' 'diff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i9 %diff" [./bf16_accl.h:167]   --->   Operation 48 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp_sgt  i9 %diff, i9 11" [./bf16_accl.h:172]   --->   Operation 49 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%icmp_ln178 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:178]   --->   Operation 50 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_288 = select i1 %icmp_ln178, i8 %eb, i8 %maxe" [./bf16_accl.h:178]   --->   Operation 51 'select' 'maxe_288' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.35ns)   --->   "%B_64 = select i1 %icmp_ln178, i16 %A, i16 %B" [./bf16_accl.h:178]   --->   Operation 52 'select' 'B_64' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.35ns)   --->   "%A_64 = select i1 %icmp_ln178, i16 %B, i16 %A" [./bf16_accl.h:178]   --->   Operation 53 'select' 'A_64' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 54 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%icmp_ln182 = icmp_slt  i8 %tmp_424, i8 1" [./bf16_accl.h:182]   --->   Operation 55 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%icmp_ln184 = icmp_eq  i9 %diff, i9 0" [./bf16_accl.h:184]   --->   Operation 56 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node B_aln_97)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_64, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 57 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node B_aln_97)   --->   "%zext_ln184 = zext i15 %lshr_ln" [./bf16_accl.h:184]   --->   Operation 58 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node B_aln_97)   --->   "%B_aln = select i1 %icmp_ln184, i16 %B_64, i16 %zext_ln184" [./bf16_accl.h:184]   --->   Operation 59 'select' 'B_aln' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%shl_ln191 = shl i32 1, i32 %sext_ln167" [./bf16_accl.h:191]   --->   Operation 60 'shl' 'shl_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%trunc_ln191 = trunc i32 %shl_ln191" [./bf16_accl.h:191]   --->   Operation 61 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191 = add i16 %trunc_ln191, i16 65535" [./bf16_accl.h:191]   --->   Operation 62 'add' 'add_ln191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sticky)   --->   "%lost = and i16 %add_ln191, i16 %B_64" [./bf16_accl.h:191]   --->   Operation 63 'and' 'lost' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky = icmp_ne  i16 %lost, i16 0" [./bf16_accl.h:192]   --->   Operation 64 'icmp' 'sticky' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node B_aln_97)   --->   "%sext_ln167cast = trunc i32 %sext_ln167" [./bf16_accl.h:193]   --->   Operation 65 'trunc' 'sext_ln167cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node B_aln_97)   --->   "%B_aln_96 = lshr i16 %B_64, i16 %sext_ln167cast" [./bf16_accl.h:193]   --->   Operation 66 'lshr' 'B_aln_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_97 = select i1 %icmp_ln182, i16 %B_aln, i16 %B_aln_96" [./bf16_accl.h:182]   --->   Operation 67 'select' 'B_aln_97' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.10ns)   --->   "%icmp_ln203 = icmp_ult  i16 %A_64, i16 %B_aln_97" [./bf16_accl.h:203]   --->   Operation 68 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i8 %maxe_288" [./bf16_accl.h:178]   --->   Operation 69 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln178_97 = zext i16 %A_64" [./bf16_accl.h:178]   --->   Operation 70 'zext' 'zext_ln178_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.17ns)   --->   "%sb = select i1 %icmp_ln178, i1 %tmp_420, i1 %tmp_421" [./bf16_accl.h:178]   --->   Operation 71 'select' 'sb' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.17ns)   --->   "%sa = select i1 %icmp_ln178, i1 %tmp_421, i1 %tmp_420" [./bf16_accl.h:178]   --->   Operation 72 'select' 'sa' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i16 %B_aln_97" [./bf16_accl.h:181]   --->   Operation 73 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%xor_ln182 = xor i1 %icmp_ln182, i1 1" [./bf16_accl.h:182]   --->   Operation 74 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%sticky_64 = and i1 %sticky, i1 %xor_ln182" [./bf16_accl.h:182]   --->   Operation 75 'and' 'sticky_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.28ns)   --->   "%xor_ln200 = xor i1 %sa, i1 %sb" [./bf16_accl.h:200]   --->   Operation 76 'xor' 'xor_ln200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.85ns)   --->   "%M = add i17 %zext_ln181, i17 %zext_ln178_97" [./bf16_accl.h:201]   --->   Operation 77 'add' 'M' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node M_259)   --->   "%zext_ln198 = zext i17 %M" [./bf16_accl.h:198]   --->   Operation 78 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.28ns)   --->   "%xor_ln203 = xor i1 %icmp_ln203, i1 1" [./bf16_accl.h:203]   --->   Operation 79 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.85ns)   --->   "%M_256 = sub i17 %zext_ln178_97, i17 %zext_ln181" [./bf16_accl.h:203]   --->   Operation 80 'sub' 'M_256' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.85ns)   --->   "%M_257 = sub i17 %zext_ln181, i17 %zext_ln178_97" [./bf16_accl.h:204]   --->   Operation 81 'sub' 'M_257' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node M_259)   --->   "%M_258 = select i1 %xor_ln203, i17 %M_256, i17 %M_257" [./bf16_accl.h:203]   --->   Operation 82 'select' 'M_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node M_259)   --->   "%sext_ln203 = sext i17 %M_258" [./bf16_accl.h:203]   --->   Operation 83 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node s)   --->   "%s_132 = select i1 %xor_ln203, i1 %sa, i1 %sb" [./bf16_accl.h:203]   --->   Operation 84 'select' 's_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.35ns) (out node of the LUT)   --->   "%M_259 = select i1 %xor_ln200, i18 %sext_ln203, i18 %zext_ln198" [./bf16_accl.h:200]   --->   Operation 85 'select' 'M_259' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.17ns) (out node of the LUT)   --->   "%s = select i1 %xor_ln200, i1 %s_132, i1 %sb" [./bf16_accl.h:200]   --->   Operation 86 'select' 's' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.08ns)   --->   "%icmp_ln207 = icmp_eq  i18 %M_259, i18 0" [./bf16_accl.h:207]   --->   Operation 87 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_259, i32 16, i32 17" [./bf16_accl.h:217]   --->   Operation 88 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.44ns)   --->   "%icmp_ln217 = icmp_ne  i2 %tmp_425, i2 0" [./bf16_accl.h:217]   --->   Operation 89 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_259, i32 1, i32 17" [./bf16_accl.h:217]   --->   Operation 90 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i17 %trunc_ln3" [./bf16_accl.h:217]   --->   Operation 91 'sext' 'sext_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%maxe_289 = add i9 %zext_ln178, i9 1" [./bf16_accl.h:217]   --->   Operation 92 'add' 'maxe_289' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.39ns)   --->   "%maxe_290 = select i1 %icmp_ln217, i9 %maxe_289, i9 %zext_ln178" [./bf16_accl.h:217]   --->   Operation 93 'select' 'maxe_290' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i9 %maxe_290" [./bf16_accl.h:217]   --->   Operation 94 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.36ns)   --->   "%M_260 = select i1 %icmp_ln217, i18 %sext_ln217, i18 %M_259" [./bf16_accl.h:217]   --->   Operation 95 'select' 'M_260' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln198 = sext i18 %M_260" [./bf16_accl.h:198]   --->   Operation 96 'sext' 'sext_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln198_64 = zext i31 %sext_ln198" [./bf16_accl.h:198]   --->   Operation 97 'zext' 'zext_ln198_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node M_262)   --->   "%trunc_ln198 = trunc i18 %M_260" [./bf16_accl.h:198]   --->   Operation 98 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_260, i32 15, i32 17" [./bf16_accl.h:220]   --->   Operation 99 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.58ns)   --->   "%icmp_ln220 = icmp_eq  i3 %tmp_426, i3 0" [./bf16_accl.h:220]   --->   Operation 100 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.88ns)   --->   "%icmp_ln220_64 = icmp_eq  i9 %maxe_290, i9 0" [./bf16_accl.h:220]   --->   Operation 101 'icmp' 'icmp_ln220_64' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_64, i1 1" [./bf16_accl.h:20]   --->   Operation 102 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.01ns)   --->   "%lz = add i32 %tmp, i32 4294967280" [./bf16_accl.h:221]   --->   Operation 103 'add' 'lz' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.99ns)   --->   "%icmp_ln222 = icmp_sgt  i32 %lz, i32 0" [./bf16_accl.h:222]   --->   Operation 104 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i9 %maxe_290" [./bf16_accl.h:223]   --->   Operation 105 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.99ns)   --->   "%icmp_ln223 = icmp_slt  i32 %lz, i32 %zext_ln223" [./bf16_accl.h:223]   --->   Operation 106 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node lz_64)   --->   "%xor_ln223 = xor i1 %icmp_ln223, i1 1" [./bf16_accl.h:223]   --->   Operation 107 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_64 = select i1 %xor_ln223, i32 %zext_ln223, i32 %lz" [./bf16_accl.h:223]   --->   Operation 108 'select' 'lz_64' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node M_262)   --->   "%M_261 = shl i32 %zext_ln198_64, i32 %lz_64" [./bf16_accl.h:224]   --->   Operation 109 'shl' 'M_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node M_262)   --->   "%trunc_ln198_64 = trunc i32 %M_261" [./bf16_accl.h:198]   --->   Operation 110 'trunc' 'trunc_ln198_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %lz_64" [./bf16_accl.h:225]   --->   Operation 111 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.85ns)   --->   "%maxe_291 = sub i16 %zext_ln217, i16 %trunc_ln225" [./bf16_accl.h:225]   --->   Operation 112 'sub' 'maxe_291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_64)   --->   "%xor_ln220 = xor i1 %icmp_ln220_64, i1 1" [./bf16_accl.h:220]   --->   Operation 113 'xor' 'xor_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_64)   --->   "%and_ln222 = and i1 %icmp_ln222, i1 %xor_ln220" [./bf16_accl.h:222]   --->   Operation 114 'and' 'and_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_64 = and i1 %and_ln222, i1 %icmp_ln220" [./bf16_accl.h:222]   --->   Operation 115 'and' 'and_ln222_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node maxe_293)   --->   "%maxe_292 = select i1 %and_ln222_64, i16 %maxe_291, i16 %zext_ln217" [./bf16_accl.h:222]   --->   Operation 116 'select' 'maxe_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node maxe_293)   --->   "%and_ln220 = and i1 %icmp_ln220, i1 %icmp_ln220_64" [./bf16_accl.h:220]   --->   Operation 117 'and' 'and_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_293 = select i1 %and_ln220, i16 0, i16 %maxe_292" [./bf16_accl.h:220]   --->   Operation 118 'select' 'maxe_293' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.38ns) (out node of the LUT)   --->   "%M_262 = select i1 %and_ln222_64, i16 %trunc_ln198_64, i16 %trunc_ln198" [./bf16_accl.h:222]   --->   Operation 119 'select' 'M_262' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node round_up_98)   --->   "%round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_262, i32 8" [./bf16_accl.h:230]   --->   Operation 120 'bitselect' 'round_up' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%frac_keep = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_262, i32 8, i32 15" [./bf16_accl.h:230]   --->   Operation 121 'partselect' 'frac_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_262, i32 8, i32 14" [./bf16_accl.h:231]   --->   Operation 122 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_64" [./bf16_accl.h:240]   --->   Operation 123 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%trunc_ln240 = trunc i16 %M_262" [./bf16_accl.h:240]   --->   Operation 124 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%or_ln240 = or i2 %trunc_ln240, i2 %tmp_s" [./bf16_accl.h:240]   --->   Operation 125 'or' 'or_ln240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%tmp_428 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_262, i32 2, i32 6" [./bf16_accl.h:240]   --->   Operation 126 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln240)   --->   "%or_ln4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_428, i2 %or_ln240" [./bf16_accl.h:240]   --->   Operation 127 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln240 = icmp_ne  i7 %or_ln4, i7 0" [./bf16_accl.h:240]   --->   Operation 128 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node round_up_98)   --->   "%round_up_97 = or i1 %icmp_ln240, i1 %round_up" [./bf16_accl.h:240]   --->   Operation 129 'or' 'round_up_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node round_up_98)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_262, i32 7" [./bf16_accl.h:244]   --->   Operation 130 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_98 = and i1 %round_up_97, i1 %tmp_429" [./bf16_accl.h:244]   --->   Operation 131 'and' 'round_up_98' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 132 [1/1] (0.28ns)   --->   "%or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln144" [./bf16_accl.h:142]   --->   Operation 132 'or' 'or_ln142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%xor_ln138 = xor i1 %tmp_420, i1 %tmp_421" [./bf16_accl.h:138]   --->   Operation 133 'xor' 'xor_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138 = and i1 %icmp_ln138, i1 %xor_ln138" [./bf16_accl.h:138]   --->   Operation 134 'and' 'and_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138_64 = and i1 %and_ln138, i1 %icmp_ln142" [./bf16_accl.h:138]   --->   Operation 135 'and' 'and_ln138_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138 = select i1 %and_ln138_64, i16 32641, i16 %a_bits_read" [./bf16_accl.h:138]   --->   Operation 136 'select' 'select_ln138' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%select_ln174 = select i1 %xor_ln166, i16 %a_bits_read, i16 %b_bits_read" [./bf16_accl.h:174]   --->   Operation 137 'select' 'select_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i8 %frac_keep" [./bf16_accl.h:231]   --->   Operation 138 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i1 %round_up_98" [./bf16_accl.h:238]   --->   Operation 139 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i1 %round_up_98" [./bf16_accl.h:244]   --->   Operation 140 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln244_64 = zext i1 %round_up_98" [./bf16_accl.h:244]   --->   Operation 141 'zext' 'zext_ln244_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.76ns)   --->   "%rounded = add i9 %zext_ln238, i9 %zext_ln231" [./bf16_accl.h:244]   --->   Operation 142 'add' 'rounded' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.76ns)   --->   "%add_ln244_33 = add i8 %zext_ln244_64, i8 %frac_keep" [./bf16_accl.h:244]   --->   Operation 143 'add' 'add_ln244_33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded, i32 8" [./bf16_accl.h:247]   --->   Operation 144 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.85ns)   --->   "%maxe_294 = add i16 %maxe_293, i16 1" [./bf16_accl.h:247]   --->   Operation 145 'add' 'maxe_294' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.35ns)   --->   "%maxe_295 = select i1 %tmp_430, i16 %maxe_294, i16 %maxe_293" [./bf16_accl.h:247]   --->   Operation 146 'select' 'maxe_295' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_64)   --->   "%trunc_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_33, i32 1, i32 7" [./bf16_accl.h:247]   --->   Operation 147 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.77ns)   --->   "%add_ln247 = add i7 %zext_ln244, i7 %trunc_ln4" [./bf16_accl.h:247]   --->   Operation 148 'add' 'add_ln247' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_64)   --->   "%m7 = select i1 %tmp_430, i7 %trunc_ln5, i7 %add_ln247" [./bf16_accl.h:247]   --->   Operation 149 'select' 'm7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (1.10ns)   --->   "%icmp_ln250 = icmp_ugt  i16 %maxe_295, i16 254" [./bf16_accl.h:250]   --->   Operation 150 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s, i15 0" [./bf16_accl.h:23]   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%or_ln23 = or i16 %shl_ln, i16 32640" [./bf16_accl.h:23]   --->   Operation 152 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_64)   --->   "%shl_ln23 = shl i16 %maxe_295, i16 7" [./bf16_accl.h:23]   --->   Operation 153 'shl' 'shl_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_64)   --->   "%tmp54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s, i8 0, i7 %m7" [./bf16_accl.h:23]   --->   Operation 154 'bitconcatenate' 'tmp54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln23_64 = or i16 %tmp54, i16 %shl_ln23" [./bf16_accl.h:23]   --->   Operation 155 'or' 'or_ln23_64' <Predicate = true> <Delay = 0.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.28ns)   --->   "%or_ln142_64 = or i1 %icmp_ln134, i1 %or_ln142" [./bf16_accl.h:142]   --->   Operation 156 'or' 'or_ln142_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.28ns)   --->   "%or_ln145 = or i1 %or_ln142_64, i1 %icmp_ln145" [./bf16_accl.h:145]   --->   Operation 157 'or' 'or_ln145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%xor_ln145 = xor i1 %or_ln145, i1 1" [./bf16_accl.h:145]   --->   Operation 158 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%and_ln172 = and i1 %icmp_ln172, i1 %xor_ln145" [./bf16_accl.h:172]   --->   Operation 159 'and' 'and_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172 = select i1 %and_ln172, i16 %select_ln174, i16 %or_ln23_64" [./bf16_accl.h:172]   --->   Operation 160 'select' 'select_ln172' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.28ns)   --->   "%or_ln172 = or i1 %or_ln145, i1 %icmp_ln172" [./bf16_accl.h:172]   --->   Operation 161 'or' 'or_ln172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%or_ln207 = or i1 %or_ln172, i1 %icmp_ln207" [./bf16_accl.h:207]   --->   Operation 162 'or' 'or_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%xor_ln207 = xor i1 %or_ln207, i1 1" [./bf16_accl.h:207]   --->   Operation 163 'xor' 'xor_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%and_ln250 = and i1 %icmp_ln250, i1 %xor_ln207" [./bf16_accl.h:250]   --->   Operation 164 'and' 'and_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln250 = select i1 %and_ln250, i16 %or_ln23, i16 %select_ln172" [./bf16_accl.h:250]   --->   Operation 165 'select' 'select_ln250' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln135)   --->   "%and_ln135 = and i1 %icmp_ln134, i1 %icmp_ln135" [./bf16_accl.h:135]   --->   Operation 166 'and' 'and_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135 = select i1 %and_ln135, i16 %select_ln138, i16 %select_ln250" [./bf16_accl.h:135]   --->   Operation 167 'select' 'select_ln135' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln135 = xor i1 %icmp_ln135, i1 1" [./bf16_accl.h:135]   --->   Operation 168 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln135_64 = and i1 %icmp_ln134, i1 %xor_ln135" [./bf16_accl.h:135]   --->   Operation 169 'and' 'and_ln135_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln142 = xor i1 %or_ln142_64, i1 1" [./bf16_accl.h:142]   --->   Operation 170 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln145 = and i1 %icmp_ln145, i1 %xor_ln142" [./bf16_accl.h:145]   --->   Operation 171 'and' 'and_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%or_ln145_127 = or i1 %and_ln135_64, i1 %and_ln145" [./bf16_accl.h:145]   --->   Operation 172 'or' 'or_ln145_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145 = select i1 %or_ln145_127, i16 %a_bits_read, i16 %select_ln135" [./bf16_accl.h:145]   --->   Operation 173 'select' 'select_ln145' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%xor_ln134 = xor i1 %icmp_ln134, i1 1" [./bf16_accl.h:134]   --->   Operation 174 'xor' 'xor_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%and_ln142 = and i1 %or_ln142, i1 %xor_ln134" [./bf16_accl.h:142]   --->   Operation 175 'and' 'and_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%select_ln142 = select i1 %and_ln142, i16 %b_bits_read, i16 %select_ln145" [./bf16_accl.h:142]   --->   Operation 176 'select' 'select_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%xor_ln172 = xor i1 %or_ln172, i1 1" [./bf16_accl.h:172]   --->   Operation 177 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln207)   --->   "%and_ln207 = and i1 %icmp_ln207, i1 %xor_ln172" [./bf16_accl.h:207]   --->   Operation 178 'and' 'and_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln207 = select i1 %and_ln207, i16 0, i16 %select_ln142" [./bf16_accl.h:207]   --->   Operation 179 'select' 'select_ln207' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln254 = ret i16 %select_ln207" [./bf16_accl.h:254]   --->   Operation 180 'ret' 'ret_ln254' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.66ns
The critical path consists of the following:
	wire read operation ('b_bits', ./bf16_accl.h:114) on port 'b_bits' (./bf16_accl.h:114) [3]  (0 ns)
	'icmp' operation ('icmp_ln163', ./bf16_accl.h:163) [42]  (0.849 ns)
	'select' operation ('eb1', ./bf16_accl.h:163) [43]  (0.393 ns)
	'icmp' operation ('icmp_ln166', ./bf16_accl.h:166) [44]  (0.849 ns)
	'xor' operation ('xor_ln166', ./bf16_accl.h:166) [45]  (0.287 ns)
	'select' operation ('diff', ./bf16_accl.h:167) [51]  (0.398 ns)
	'icmp' operation ('icmp_ln184', ./bf16_accl.h:184) [65]  (0.881 ns)
	'select' operation ('B_aln', ./bf16_accl.h:184) [68]  (0 ns)
	'select' operation ('B_aln', ./bf16_accl.h:182) [76]  (0.904 ns)
	'icmp' operation ('icmp_ln203', ./bf16_accl.h:203) [83]  (1.1 ns)

 <State 2>: 6.97ns
The critical path consists of the following:
	'sub' operation ('M', ./bf16_accl.h:203) [85]  (0.853 ns)
	'select' operation ('M', ./bf16_accl.h:203) [87]  (0 ns)
	'select' operation ('M', ./bf16_accl.h:200) [90]  (0.358 ns)
	'icmp' operation ('icmp_ln217', ./bf16_accl.h:217) [94]  (0.446 ns)
	'select' operation ('M', ./bf16_accl.h:217) [100]  (0.36 ns)
	'ctlz' operation ('tmp', ./bf16_accl.h:20) [107]  (0 ns)
	'add' operation ('lz', ./bf16_accl.h:221) [108]  (1.02 ns)
	'icmp' operation ('icmp_ln223', ./bf16_accl.h:223) [111]  (0.991 ns)
	'xor' operation ('xor_ln223', ./bf16_accl.h:223) [112]  (0 ns)
	'select' operation ('lz', ./bf16_accl.h:223) [113]  (0.449 ns)
	'shl' operation ('M', ./bf16_accl.h:224) [114]  (0 ns)
	'select' operation ('M', ./bf16_accl.h:222) [124]  (1.39 ns)
	'icmp' operation ('icmp_ln240', ./bf16_accl.h:240) [134]  (0.817 ns)
	'or' operation ('round_up', ./bf16_accl.h:240) [135]  (0 ns)
	'and' operation ('round_up', ./bf16_accl.h:244) [137]  (0.287 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'add' operation ('maxe', ./bf16_accl.h:247) [144]  (0.853 ns)
	'select' operation ('maxe', ./bf16_accl.h:247) [145]  (0.357 ns)
	'icmp' operation ('icmp_ln250', ./bf16_accl.h:250) [149]  (1.1 ns)
	'and' operation ('and_ln250', ./bf16_accl.h:250) [163]  (0 ns)
	'select' operation ('select_ln250', ./bf16_accl.h:250) [164]  (0.357 ns)
	'select' operation ('select_ln135', ./bf16_accl.h:135) [166]  (0.357 ns)
	'select' operation ('select_ln145', ./bf16_accl.h:145) [172]  (0.357 ns)
	'select' operation ('select_ln142', ./bf16_accl.h:142) [175]  (0 ns)
	'select' operation ('select_ln207', ./bf16_accl.h:207) [178]  (0.357 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
