#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Aug 16 17:21:12 2024
# Process ID: 10916
# Current directory: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/synth_1
# Command line: vivado.exe -log ay_ledsw_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ay_ledsw_v1_0.tcl
# Log file: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/synth_1/ay_ledsw_v1_0.vds
# Journal file: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ay_ledsw_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/arify/Prog_4_user/Xlixv20_1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/arify/workspace/zedboard_vhdlnc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.cache/ip 
Command: synth_design -top ay_ledsw_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1099.082 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ay_ledsw_v1_0' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ay_ledsw_v1_0_S00_AXI' declared at 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0_S00_AXI.vhd:5' bound to instance 'ay_ledsw_v1_0_S00_AXI_inst' of component 'ay_ledsw_v1_0_S00_AXI' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ay_ledsw_v1_0_S00_AXI' [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-226] default block is never used [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0_S00_AXI.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'ay_ledsw_v1_0_S00_AXI' (1#1) [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'ay_ledsw_v1_0' (2#1) [c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/hdl/ay_ledsw_v1_0.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.082 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.082 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1099.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:18]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:21]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:23]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:25]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:26]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:27]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:28]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:29]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:30]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:31]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:32]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:33]
Finished Parsing XDC File [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1198.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.520 ; gain = 99.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.520 ; gain = 99.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.520 ; gain = 99.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.520 ; gain = 99.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.520 ; gain = 99.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1198.520 ; gain = 99.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1198.520 ; gain = 99.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1208.789 ; gain = 109.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |    16|
|6     |LUT5 |    24|
|7     |LUT6 |    10|
|8     |FDRE |   135|
|9     |FDSE |     3|
|10    |IBUF |    55|
|11    |OBUF |    49|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1215.574 ; gain = 17.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1215.574 ; gain = 116.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1226.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1233.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1233.992 ; gain = 134.910
INFO: [Common 17-1381] The checkpoint 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/synth_1/ay_ledsw_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ay_ledsw_v1_0_utilization_synth.rpt -pb ay_ledsw_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 17:21:40 2024...
