Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 13 16:00:39 2026
| Host         : CB195-UL-32 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.930        0.000                      0                  136        0.201        0.000                      0                  136        3.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.930        0.000                      0                  134        0.201        0.000                      0                  134        3.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.434        0.000                      0                    2        0.779        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.819%)  route 2.745ns (78.181%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.942     8.896    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    12.932    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[12]/C
                         clock pessimism              0.453    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X38Y37         FDRE (Setup_fdre_C_R)       -0.524    12.826    inst_Btn1_db/btn_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.819%)  route 2.745ns (78.181%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.942     8.896    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    12.932    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[13]/C
                         clock pessimism              0.453    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X38Y37         FDRE (Setup_fdre_C_R)       -0.524    12.826    inst_Btn1_db/btn_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.819%)  route 2.745ns (78.181%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.942     8.896    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    12.932    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[14]/C
                         clock pessimism              0.453    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X38Y37         FDRE (Setup_fdre_C_R)       -0.524    12.826    inst_Btn1_db/btn_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.819%)  route 2.745ns (78.181%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.942     8.896    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.574    12.932    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
                         clock pessimism              0.453    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X38Y37         FDRE (Setup_fdre_C_R)       -0.524    12.826    inst_Btn1_db/btn_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.766ns (22.738%)  route 2.603ns (77.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.800     8.754    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    12.931    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[10]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.524    12.800    inst_Btn1_db/btn_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.766ns (22.738%)  route 2.603ns (77.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.800     8.754    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    12.931    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[11]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.524    12.800    inst_Btn1_db/btn_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.766ns (22.738%)  route 2.603ns (77.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.800     8.754    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    12.931    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[8]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.524    12.800    inst_Btn1_db/btn_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.766ns (22.738%)  route 2.603ns (77.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.800     8.754    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    12.931    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[9]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.524    12.800    inst_Btn1_db/btn_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.766ns (23.811%)  route 2.451ns (76.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.648     8.602    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y35         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    12.931    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[4]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.524    12.800    inst_Btn1_db/btn_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 inst_Btn1_db/btn_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.766ns (23.811%)  route 2.451ns (76.189%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.751     5.385    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518     5.903 r  inst_Btn1_db/btn_cntr_reg[15]/Q
                         net (fo=2, routed)           0.677     6.580    inst_Btn1_db/btn_cntr_reg[15]
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.704 r  inst_Btn1_db/btn_cntr[0]_i_5__0/O
                         net (fo=2, routed)           1.125     7.830    inst_Btn1_db/btn_cntr[0]_i_5__0_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.954 r  inst_Btn1_db/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.648     8.602    inst_Btn1_db/btn_cntr[0]_i_1__0_n_0
    SLICE_X38Y35         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.573    12.931    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[5]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.524    12.800    inst_Btn1_db/btn_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  4.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/LED3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.467    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  inst_Btn1_db/btn_pulse_reg/Q
                         net (fo=7, routed)           0.132     1.740    inst_MODE_SM/Btn1_p
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.048     1.788 r  inst_MODE_SM/LED3_i_1/O
                         net (fo=1, routed)           0.000     1.788    inst_MODE_SM/LED3_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  inst_MODE_SM/LED3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  inst_MODE_SM/LED3_reg/C
                         clock pessimism             -0.501     1.480    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.107     1.587    inst_MODE_SM/LED3_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.467    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  inst_Btn1_db/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.076     1.671    inst_Btn1_db/btn_sync[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.099     1.770 r  inst_Btn1_db/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.770    inst_Btn1_db/btn_pulse_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     1.558    inst_Btn1_db/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_MODE_SM/FSM_onehot_MODE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/FSM_onehot_MODE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X40Y32         FDSE                                         r  inst_MODE_SM/FSM_onehot_MODE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDSE (Prop_fdse_C_Q)         0.128     1.594 r  inst_MODE_SM/FSM_onehot_MODE_reg[0]/Q
                         net (fo=4, routed)           0.078     1.672    inst_MODE_SM/FSM_onehot_MODE_reg_n_0_[0]
    SLICE_X40Y32         LUT2 (Prop_lut2_I0_O)        0.099     1.771 r  inst_MODE_SM/FSM_onehot_MODE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    inst_MODE_SM/FSM_onehot_MODE[1]_i_1_n_0
    SLICE_X40Y32         FDRE                                         r  inst_MODE_SM/FSM_onehot_MODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  inst_MODE_SM/FSM_onehot_MODE_reg[1]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.091     1.557    inst_MODE_SM/FSM_onehot_MODE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/LED1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.467    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  inst_Btn1_db/btn_pulse_reg/Q
                         net (fo=7, routed)           0.132     1.740    inst_MODE_SM/Btn1_p
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  inst_MODE_SM/LED1_i_2/O
                         net (fo=1, routed)           0.000     1.785    inst_MODE_SM/LED1_i_2_n_0
    SLICE_X41Y33         FDRE                                         r  inst_MODE_SM/LED1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  inst_MODE_SM/LED1_reg/C
                         clock pessimism             -0.501     1.480    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.091     1.571    inst_MODE_SM/LED1_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/LED2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.467    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  inst_Btn1_db/btn_pulse_reg/Q
                         net (fo=7, routed)           0.133     1.741    inst_MODE_SM/Btn1_p
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.786 r  inst_MODE_SM/PWM_Mode_i_2/O
                         net (fo=2, routed)           0.000     1.786    inst_MODE_SM/PWM_Mode_i_2_n_0
    SLICE_X41Y33         FDRE                                         r  inst_MODE_SM/LED2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  inst_MODE_SM/LED2_reg/C
                         clock pessimism             -0.501     1.480    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092     1.572    inst_MODE_SM/LED2_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.467    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  inst_Btn1_db/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.134     1.729    inst_Btn1_db/btn_sync[0]
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  inst_Btn1_db/btn_sync_reg[1]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.017     1.484    inst_Btn1_db/btn_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Btn1_db/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.125     1.755    inst_Btn1_db/btn_cntr_reg[10]
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  inst_Btn1_db/btn_cntr_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.865    inst_Btn1_db/btn_cntr_reg[8]_i_1__0_n_5
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[10]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Btn1_db/btn_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Btn1_db/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.125     1.755    inst_Btn1_db/btn_cntr_reg[6]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  inst_Btn1_db/btn_cntr_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.865    inst_Btn1_db/btn_cntr_reg[4]_i_1__0_n_5
    SLICE_X38Y35         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.856     1.981    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[6]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Btn1_db/btn_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.588     1.466    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Btn1_db/btn_cntr_reg[2]/Q
                         net (fo=2, routed)           0.125     1.755    inst_Btn1_db/btn_cntr_reg[2]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  inst_Btn1_db/btn_cntr_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.865    inst_Btn1_db/btn_cntr_reg[0]_i_2__0_n_5
    SLICE_X38Y34         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.855     1.980    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  inst_Btn1_db/btn_cntr_reg[2]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Btn1_db/btn_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Reset_Delay/Cont_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Reset_Delay/Cont_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.469    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  inst_Reset_Delay/Cont_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  inst_Reset_Delay/Cont_reg[18]/Q
                         net (fo=2, routed)           0.125     1.758    inst_Reset_Delay/Cont_reg[18]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  inst_Reset_Delay/Cont_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    inst_Reset_Delay/Cont_reg[16]_i_1_n_5
    SLICE_X42Y37         FDRE                                         r  inst_Reset_Delay/Cont_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     1.984    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  inst_Reset_Delay/Cont_reg[18]/C
                         clock pessimism             -0.515     1.469    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.603    inst_Reset_Delay/Cont_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y34    inst_Btn0_db_Reset/btn_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    inst_Btn0_db_Reset/btn_cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y34    inst_Btn0_db_Reset/btn_cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y34    inst_Btn0_db_Reset/btn_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y34    inst_Btn0_db_Reset/btn_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    inst_Btn0_db_Reset/btn_cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y34    inst_Btn0_db_Reset/btn_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y34    inst_Btn0_db_Reset/btn_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y34    inst_Btn0_db_Reset/btn_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y36    inst_Btn0_db_Reset/btn_cntr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y37    inst_Btn0_db_Reset/btn_cntr_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    inst_Btn0_db_Reset/btn_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    inst_Btn0_db_Reset/btn_cntr_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    inst_Btn0_db_Reset/btn_cntr_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    inst_Btn0_db_Reset/btn_cntr_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 inst_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/pwm_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.718ns (34.117%)  route 1.387ns (65.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.750     5.384    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  inst_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419     5.803 f  inst_Reset_Delay/oRESET_reg/Q
                         net (fo=4, routed)           0.975     6.779    inst_Reset_Delay/oRESET
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.299     7.078 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=7, routed)           0.411     7.489    inst_PWM/SR[0]
    SLICE_X41Y38         FDCE                                         f  inst_PWM/pwm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.576    12.934    inst_PWM/iClk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  inst_PWM/pwm_reg/C
                         clock pessimism              0.429    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.923    inst_PWM/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 inst_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/pwm_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.718ns (34.117%)  route 1.387ns (65.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.750     5.384    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  inst_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.419     5.803 f  inst_Reset_Delay/oRESET_reg/Q
                         net (fo=4, routed)           0.975     6.779    inst_Reset_Delay/oRESET
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.299     7.078 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=7, routed)           0.411     7.489    inst_PWM/SR[0]
    SLICE_X41Y38         FDCE                                         f  inst_PWM/pwm_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.576    12.934    inst_PWM/iClk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  inst_PWM/pwm_reg_lopt_replica/C
                         clock pessimism              0.429    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X41Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.923    inst_PWM/pwm_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/pwm_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.390%)  route 0.519ns (73.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.468    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=6, routed)           0.363     1.972    inst_Reset_Delay/BTN_O
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.045     2.017 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=7, routed)           0.156     2.173    inst_PWM/SR[0]
    SLICE_X41Y38         FDCE                                         f  inst_PWM/pwm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     1.986    inst_PWM/iClk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  inst_PWM/pwm_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X41Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    inst_PWM/pwm_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/pwm_reg_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.390%)  route 0.519ns (73.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.468    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=6, routed)           0.363     1.972    inst_Reset_Delay/BTN_O
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.045     2.017 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=7, routed)           0.156     2.173    inst_PWM/SR[0]
    SLICE_X41Y38         FDCE                                         f  inst_PWM/pwm_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     1.986    inst_PWM/iClk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  inst_PWM/pwm_reg_lopt_replica/C
                         clock pessimism             -0.500     1.486    
    SLICE_X41Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.394    inst_PWM/pwm_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.779    





