verilog work "sign_extend.v"
verilog work "regfile.v"
verilog work "PC.v"
verilog work "MEM_WBstage.v"
verilog work "memory.v"
verilog work "ID_EXEstage.v"
verilog work "EXE_MEM_stage.v"
verilog work "data_mem.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "pipelined_2_stage.v"
verilog work "testbench_4stqg.v"
verilog work "D:/Study/3.1/CE3001/14.4/ISE_DS/ISE//verilog/src/glbl.v"
