/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 30 11:35:11 2013
 *                 Full Compile MD5 Checksum c9693f7b56342ee7130ead5124f6e958
 *                   (minus title and desc)
 *                 MD5 Checksum              b532d876ba16be9c59997d81558bdc63
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_HEVD_OL_CPU_DEBUG_0_H__
#define BCHP_HEVD_OL_CPU_DEBUG_0_H__

/***************************************************************************
 *HEVD_OL_CPU_DEBUG_0
 ***************************************************************************/

/***************************************************************************
 *CORE_REG%i - Core Registers
 ***************************************************************************/
#define BCHP_HEVD_OL_CPU_DEBUG_0_CORE_REGi_ARRAY_BASE              0x00100800
#define BCHP_HEVD_OL_CPU_DEBUG_0_CORE_REGi_ARRAY_START             0
#define BCHP_HEVD_OL_CPU_DEBUG_0_CORE_REGi_ARRAY_END               63
#define BCHP_HEVD_OL_CPU_DEBUG_0_CORE_REGi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *CORE_REG%i - Core Registers
 ***************************************************************************/
/* HEVD_OL_CPU_DEBUG_0 :: CORE_REGi :: Register [31:00] */
#define BCHP_HEVD_OL_CPU_DEBUG_0_CORE_REGi_Register_MASK           0xffffffff
#define BCHP_HEVD_OL_CPU_DEBUG_0_CORE_REGi_Register_SHIFT          0
#define BCHP_HEVD_OL_CPU_DEBUG_0_CORE_REGi_Register_DEFAULT        0x00000000


/***************************************************************************
 *AUX_REG%i - Aux Registers
 ***************************************************************************/
#define BCHP_HEVD_OL_CPU_DEBUG_0_AUX_REGi_ARRAY_BASE               0x00100c00
#define BCHP_HEVD_OL_CPU_DEBUG_0_AUX_REGi_ARRAY_START              0
#define BCHP_HEVD_OL_CPU_DEBUG_0_AUX_REGi_ARRAY_END                255
#define BCHP_HEVD_OL_CPU_DEBUG_0_AUX_REGi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *AUX_REG%i - Aux Registers
 ***************************************************************************/
/* HEVD_OL_CPU_DEBUG_0 :: AUX_REGi :: Register [31:00] */
#define BCHP_HEVD_OL_CPU_DEBUG_0_AUX_REGi_Register_MASK            0xffffffff
#define BCHP_HEVD_OL_CPU_DEBUG_0_AUX_REGi_Register_SHIFT           0
#define BCHP_HEVD_OL_CPU_DEBUG_0_AUX_REGi_Register_DEFAULT         0x00000000


#endif /* #ifndef BCHP_HEVD_OL_CPU_DEBUG_0_H__ */

/* End of File */
