// Seed: 3932387425
module module_0;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_7, id_8;
  assign id_8 = 1 & id_2;
  module_0();
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = !(id_1);
endmodule
