xpm_cdc.sv,systemverilog,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,F:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
UFBmod_Encoder_UFBmod_tx09_Encoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Encoder/ip/UFBmod_Encoder_UFBmod_tx09_Encoder_0_0/sim/UFBmod_Encoder_UFBmod_tx09_Encoder_0_0.vhd,
UFBmod_Encoder.vhd,vhdl,xil_defaultlib,../../../bd/UFBmod_Encoder/sim/UFBmod_Encoder.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
