{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401533066576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401533066576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 19:44:26 2014 " "Processing started: Sat May 31 19:44:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401533066576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401533066576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU_Hazards -c PipelineCPU_Hazards --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU_Hazards -c PipelineCPU_Hazards --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401533066576 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401533067136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu_hazards.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu_hazards.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU_Hazards " "Found entity 1: PipelineCPU_Hazards" {  } { { "PipelineCPU_Hazards.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/WB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seu.v 1 1 " "Found 1 design units, including 1 entities, in source file seu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEU " "Found entity 1: SEU" {  } { { "SEU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/SEU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 3 3 " "Found 3 design units, including 3 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067209 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec532 " "Found entity 2: dec532" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067209 ""} { "Info" "ISGN_ENTITY_NAME" "3 _register32 " "Found entity 3: _register32" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 4 4 " "Found 4 design units, including 4 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_IF_ID " "Found entity 1: R_IF_ID" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067213 ""} { "Info" "ISGN_ENTITY_NAME" "2 R_ID_EX " "Found entity 2: R_ID_EX" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067213 ""} { "Info" "ISGN_ENTITY_NAME" "3 R_EX_MEM " "Found entity 3: R_EX_MEM" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067213 ""} { "Info" "ISGN_ENTITY_NAME" "4 R_MEM_WB " "Found entity 4: R_MEM_WB" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PC.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 5 5 " "Found 5 design units, including 5 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32_1 " "Found entity 1: MUX32_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067220 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1 " "Found entity 2: MUX4_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067220 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX3_1 " "Found entity 3: MUX3_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067220 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX2_1 " "Found entity 4: MUX2_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067220 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX2_1_5bits " "Found entity 5: MUX2_1_5bits" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MEM.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainControl " "Found entity 1: MainControl" {  } { { "MainControl.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MainControl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/EX.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067245 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(108) " "Verilog HDL warning at ALU.v(108): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1401533067249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067250 ""} { "Info" "ISGN_ENTITY_NAME" "2 ASR32 " "Found entity 2: ASR32" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 3 3 " "Found 3 design units, including 3 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067253 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla32 " "Found entity 2: cla32" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067253 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla4 " "Found entity 3: cla4" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fu.v 1 1 " "Found 1 design units, including 1 entities, in source file fu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FU " "Found entity 1: FU" {  } { { "FU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/FU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdu.v 1 1 " "Found 1 design units, including 1 entities, in source file hdu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDU " "Found entity 1: HDU" {  } { { "HDU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/HDU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401533067259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401533067259 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_next_pc ID.v(44) " "Verilog HDL Implicit Net warning at ID.v(44): created implicit net for \"i_next_pc\"" {  } { { "ID.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401533067259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU_Hazards " "Elaborating entity \"PipelineCPU_Hazards\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401533067309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:U0_IF " "Elaborating entity \"IF\" for hierarchy \"IF:U0_IF\"" {  } { { "PipelineCPU_Hazards.v" "U0_IF" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IF:U0_IF\|PC:U0_PC " "Elaborating entity \"PC\" for hierarchy \"IF:U0_IF\|PC:U0_PC\"" {  } { { "IF.v" "U0_PC" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IF:U0_IF\|IM:U1_IM " "Elaborating entity \"IM\" for hierarchy \"IF:U0_IF\|IM:U1_IM\"" {  } { { "IF.v" "U1_IM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067321 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76 0 2047 IM.v(21) " "Verilog HDL warning at IM.v(21): number of words (76) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1401533067323 "|PipelineCPU_Hazards|IF:U0_IF|IM:U1_IM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "inst_mem IM.v(20) " "Verilog HDL warning at IM.v(20): initial value for variable inst_mem should be constant" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1401533067323 "|PipelineCPU_Hazards|IF:U0_IF|IM:U1_IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem 0 IM.v(18) " "Net \"inst_mem\" at IM.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1401533067323 "|PipelineCPU_Hazards|IF:U0_IF|IM:U1_IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_IF_ID IF:U0_IF\|R_IF_ID:U2_IF_ID " "Elaborating entity \"R_IF_ID\" for hierarchy \"IF:U0_IF\|R_IF_ID:U2_IF_ID\"" {  } { { "IF.v" "U2_IF_ID" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD IF:U0_IF\|ADD:U3_ADD_PC " "Elaborating entity \"ADD\" for hierarchy \"IF:U0_IF\|ADD:U3_ADD_PC\"" {  } { { "IF.v" "U3_ADD_PC" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32 " "Elaborating entity \"cla32\" for hierarchy \"IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32\"" {  } { { "ADD.v" "U0_cla32" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32\|cla4:U0_cla4\"" {  } { { "ADD.v" "U0_cla4" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:U1_ID " "Elaborating entity \"ID\" for hierarchy \"ID:U1_ID\"" {  } { { "PipelineCPU_Hazards.v" "U1_ID" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF ID:U1_ID\|RF:U0_RF " "Elaborating entity \"RF\" for hierarchy \"ID:U1_ID\|RF:U0_RF\"" {  } { { "ID.v" "U0_RF" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32_1 ID:U1_ID\|RF:U0_RF\|MUX32_1:U0_MUX32_1 " "Elaborating entity \"MUX32_1\" for hierarchy \"ID:U1_ID\|RF:U0_RF\|MUX32_1:U0_MUX32_1\"" {  } { { "RF.v" "U0_MUX32_1" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register32 ID:U1_ID\|RF:U0_RF\|_register32:U2_register32 " "Elaborating entity \"_register32\" for hierarchy \"ID:U1_ID\|RF:U0_RF\|_register32:U2_register32\"" {  } { { "RF.v" "U2_register32" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec532 ID:U1_ID\|RF:U0_RF\|dec532:U34_dec532 " "Elaborating entity \"dec532\" for hierarchy \"ID:U1_ID\|RF:U0_RF\|dec532:U34_dec532\"" {  } { { "RF.v" "U34_dec532" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_ID_EX ID:U1_ID\|R_ID_EX:U1_ID_EX " "Elaborating entity \"R_ID_EX\" for hierarchy \"ID:U1_ID\|R_ID_EX:U1_ID_EX\"" {  } { { "ID.v" "U1_ID_EX" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainControl ID:U1_ID\|MainControl:U2_MainControl " "Elaborating entity \"MainControl\" for hierarchy \"ID:U1_ID\|MainControl:U2_MainControl\"" {  } { { "ID.v" "U2_MainControl" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEU ID:U1_ID\|SEU:U3_SEU " "Elaborating entity \"SEU\" for hierarchy \"ID:U1_ID\|SEU:U3_SEU\"" {  } { { "ID.v" "U3_SEU" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX EX:U2_EX " "Elaborating entity \"EX\" for hierarchy \"EX:U2_EX\"" {  } { { "PipelineCPU_Hazards.v" "U2_EX" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EX:U2_EX\|ALU:U0_ALU " "Elaborating entity \"ALU\" for hierarchy \"EX:U2_EX\|ALU:U0_ALU\"" {  } { { "EX.v" "U0_ALU" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/EX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067478 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_sll ALU.v(58) " "Verilog HDL Always Construct warning at ALU.v(58): variable \"w_sll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401533067480 "|PipelineCPU_Hazards|EX:U2_EX|ALU:U0_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_srl ALU.v(59) " "Verilog HDL Always Construct warning at ALU.v(59): variable \"w_srl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401533067480 "|PipelineCPU_Hazards|EX:U2_EX|ALU:U0_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_sra ALU.v(60) " "Verilog HDL Always Construct warning at ALU.v(60): variable \"w_sra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1401533067480 "|PipelineCPU_Hazards|EX:U2_EX|ALU:U0_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR32 EX:U2_EX\|ALU:U0_ALU\|ASR32:U2_ASR32 " "Elaborating entity \"ASR32\" for hierarchy \"EX:U2_EX\|ALU:U0_ALU\|ASR32:U2_ASR32\"" {  } { { "ALU.v" "U2_ASR32" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_EX_MEM EX:U2_EX\|R_EX_MEM:U1_EX_MEM " "Elaborating entity \"R_EX_MEM\" for hierarchy \"EX:U2_EX\|R_EX_MEM:U1_EX_MEM\"" {  } { { "EX.v" "U1_EX_MEM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/EX.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl EX:U2_EX\|ALUControl:U6_ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"EX:U2_EX\|ALUControl:U6_ALUControl\"" {  } { { "EX.v" "U6_ALUControl" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/EX.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:U3_MEM " "Elaborating entity \"MEM\" for hierarchy \"MEM:U3_MEM\"" {  } { { "PipelineCPU_Hazards.v" "U3_MEM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM MEM:U3_MEM\|DM:U0_DM " "Elaborating entity \"DM\" for hierarchy \"MEM:U3_MEM\|DM:U0_DM\"" {  } { { "MEM.v" "U0_DM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MEM.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067556 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76 0 2047 DM.v(22) " "Verilog HDL warning at DM.v(22): number of words (76) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "data_mem DM.v(21) " "Verilog HDL warning at DM.v(21): initial value for variable data_mem should be constant" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_data DM.v(41) " "Verilog HDL Always Construct warning at DM.v(41): inferring latch(es) for variable \"o_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] DM.v(41) " "Inferred latch for \"o_data\[0\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] DM.v(41) " "Inferred latch for \"o_data\[1\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] DM.v(41) " "Inferred latch for \"o_data\[2\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] DM.v(41) " "Inferred latch for \"o_data\[3\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] DM.v(41) " "Inferred latch for \"o_data\[4\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] DM.v(41) " "Inferred latch for \"o_data\[5\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] DM.v(41) " "Inferred latch for \"o_data\[6\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] DM.v(41) " "Inferred latch for \"o_data\[7\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] DM.v(41) " "Inferred latch for \"o_data\[8\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] DM.v(41) " "Inferred latch for \"o_data\[9\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] DM.v(41) " "Inferred latch for \"o_data\[10\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067781 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] DM.v(41) " "Inferred latch for \"o_data\[11\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] DM.v(41) " "Inferred latch for \"o_data\[12\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] DM.v(41) " "Inferred latch for \"o_data\[13\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] DM.v(41) " "Inferred latch for \"o_data\[14\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] DM.v(41) " "Inferred latch for \"o_data\[15\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] DM.v(41) " "Inferred latch for \"o_data\[16\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] DM.v(41) " "Inferred latch for \"o_data\[17\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] DM.v(41) " "Inferred latch for \"o_data\[18\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] DM.v(41) " "Inferred latch for \"o_data\[19\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] DM.v(41) " "Inferred latch for \"o_data\[20\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] DM.v(41) " "Inferred latch for \"o_data\[21\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] DM.v(41) " "Inferred latch for \"o_data\[22\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] DM.v(41) " "Inferred latch for \"o_data\[23\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] DM.v(41) " "Inferred latch for \"o_data\[24\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] DM.v(41) " "Inferred latch for \"o_data\[25\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067782 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] DM.v(41) " "Inferred latch for \"o_data\[26\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067783 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] DM.v(41) " "Inferred latch for \"o_data\[27\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067783 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] DM.v(41) " "Inferred latch for \"o_data\[28\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067783 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] DM.v(41) " "Inferred latch for \"o_data\[29\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067783 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] DM.v(41) " "Inferred latch for \"o_data\[30\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067783 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] DM.v(41) " "Inferred latch for \"o_data\[31\]\" at DM.v(41)" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401533067783 "|PipelineCPU_Hazards|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_MEM_WB MEM:U3_MEM\|R_MEM_WB:U1_MEM_WB " "Elaborating entity \"R_MEM_WB\" for hierarchy \"MEM:U3_MEM\|R_MEM_WB:U1_MEM_WB\"" {  } { { "MEM.v" "U1_MEM_WB" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MEM.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:U4_WB " "Elaborating entity \"WB\" for hierarchy \"WB:U4_WB\"" {  } { { "PipelineCPU_Hazards.v" "U4_WB" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 WB:U4_WB\|MUX2_1:U4_MUX_data " "Elaborating entity \"MUX2_1\" for hierarchy \"WB:U4_WB\|MUX2_1:U4_MUX_data\"" {  } { { "WB.v" "U4_MUX_data" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/WB.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FU FU:U5_FU " "Elaborating entity \"FU\" for hierarchy \"FU:U5_FU\"" {  } { { "PipelineCPU_Hazards.v" "U5_FU" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU HDU:U6_HDU " "Elaborating entity \"HDU\" for hierarchy \"HDU:U6_HDU\"" {  } { { "PipelineCPU_Hazards.v" "U6_HDU" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401533067811 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1401533070992 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/output_files/PipelineCPU_Hazards.map.smsg " "Generated suppressed messages file D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/output_files/PipelineCPU_Hazards.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1401533071109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401533071128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 31 19:44:31 2014 " "Processing ended: Sat May 31 19:44:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401533071128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401533071128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401533071128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401533071128 ""}
