 
open_project -reset {{ hls_project_name }}
set_top {{ hls_top }}
add_files {{ hls_file_name }}  -cflags "-std=c++0x"

open_solution -reset "solution1"
set_part {xcu200-fsgd2104-2-e} -tool vivado
create_clock -period {{ hls_freq }}MHz

config_sdx -optimization_level none -target xocc
config_export -vivado_optimization_level 0 -vivado_phys_opt none
config_compile -name_max_length 256 -pipeline_loops 64
config_schedule -enable_dsp_full_reg

# csim_design

csynth_design
export_design -format ip_catalog -version "1.0" -xo {{ hls_base_path }}/{{hls_top}}_{{hls_board}}.xo

exit
