// Seed: 1576256405
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    inout logic id_3,
    input id_4
);
  type_12(
      1, id_0
  );
  logic id_5;
  logic id_6, id_7, id_8, id_9;
  assign id_1 = 1;
endmodule
`timescale 1ps / 1ps
