

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_19_11'
================================================================
* Date:           Thu Oct  2 22:23:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.868 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |      770|      770|         4|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        4|      100|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      131|     -|
|Register             |        -|      -|       91|        2|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       95|      253|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+
    |                       Instance                      |                     Module                    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+
    |fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1387  |fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1  |        0|   1|  4|   4|    0|
    |sparsemux_17_3_32_1_1_U1386                          |sparsemux_17_3_32_1_1                          |        0|   0|  0|  96|    0|
    +-----------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+
    |Total                                                |                                               |        0|   1|  4| 100|    0|
    +-----------------------------------------------------+-----------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_208_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln19_fu_214_p2  |      icmp|   0|  0|   4|          10|          10|
    |icmp_ln21_fu_278_p2  |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  20|          31|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   10|         20|
    |grp_fu_328_p1            |  32|          2|   32|         64|
    |grp_fu_328_p2            |  32|          2|   32|         64|
    |grp_fu_328_p3            |   1|          2|    1|          2|
    |i_7_fu_80                |  16|          2|   10|         20|
    |sum_local_fu_76          |  32|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         16|  119|        238|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_7_fu_80                         |  10|   0|   10|          0|
    |icmp_ln19_reg_358                 |   1|   0|    1|          0|
    |icmp_ln19_reg_358_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln21_reg_407                 |   1|   0|    1|          0|
    |sum_local_fu_76                   |  32|   0|   32|          0|
    |trunc_ln19_reg_362                |   3|   0|    3|          0|
    |v_reg_412                         |  32|   0|   32|          0|
    |icmp_ln21_reg_407                 |   4|   2|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  91|   2|   88|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_19_11|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_19_11|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_19_11|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_19_11|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_19_11|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  llama_layer_Pipeline_VITIS_LOOP_19_11|  return value|
|sum_local_4_out           |  out|   32|      ap_vld|                        sum_local_4_out|       pointer|
|sum_local_4_out_ap_vld    |  out|    1|      ap_vld|                        sum_local_4_out|       pointer|
|layer_output_address0     |  out|    7|   ap_memory|                           layer_output|         array|
|layer_output_ce0          |  out|    1|   ap_memory|                           layer_output|         array|
|layer_output_q0           |   in|   32|   ap_memory|                           layer_output|         array|
|layer_output_28_address0  |  out|    7|   ap_memory|                        layer_output_28|         array|
|layer_output_28_ce0       |  out|    1|   ap_memory|                        layer_output_28|         array|
|layer_output_28_q0        |   in|   32|   ap_memory|                        layer_output_28|         array|
|layer_output_29_address0  |  out|    7|   ap_memory|                        layer_output_29|         array|
|layer_output_29_ce0       |  out|    1|   ap_memory|                        layer_output_29|         array|
|layer_output_29_q0        |   in|   32|   ap_memory|                        layer_output_29|         array|
|layer_output_30_address0  |  out|    7|   ap_memory|                        layer_output_30|         array|
|layer_output_30_ce0       |  out|    1|   ap_memory|                        layer_output_30|         array|
|layer_output_30_q0        |   in|   32|   ap_memory|                        layer_output_30|         array|
|layer_output_31_address0  |  out|    7|   ap_memory|                        layer_output_31|         array|
|layer_output_31_ce0       |  out|    1|   ap_memory|                        layer_output_31|         array|
|layer_output_31_q0        |   in|   32|   ap_memory|                        layer_output_31|         array|
|layer_output_32_address0  |  out|    7|   ap_memory|                        layer_output_32|         array|
|layer_output_32_ce0       |  out|    1|   ap_memory|                        layer_output_32|         array|
|layer_output_32_q0        |   in|   32|   ap_memory|                        layer_output_32|         array|
|layer_output_33_address0  |  out|    7|   ap_memory|                        layer_output_33|         array|
|layer_output_33_ce0       |  out|    1|   ap_memory|                        layer_output_33|         array|
|layer_output_33_q0        |   in|   32|   ap_memory|                        layer_output_33|         array|
|layer_output_34_address0  |  out|    7|   ap_memory|                        layer_output_34|         array|
|layer_output_34_ce0       |  out|    1|   ap_memory|                        layer_output_34|         array|
|layer_output_34_q0        |   in|   32|   ap_memory|                        layer_output_34|         array|
+--------------------------+-----+-----+------------+---------------------------------------+--------------+

