APB-Based GPIO Core
This project implements a General Purpose Input/Output (GPIO) core designed using Verilog HDL and interfaced via the AMBA 3 APB (Advanced Peripheral Bus) protocol. The project includes RTL modules, structured testbenches, and waveform verification, simulating a typical embedded hardware peripheral.

ğŸ”§ Features
    -Modular RTL design using Verilog
    -APB 3.0 compliant slave interface
    -Register-mapped I/O control
    -External clock and interrupt support
    -Aux signal routing and pad-level logic 
    -Fully testbenched and simulated using ModelSim
    -Synthesizable in Quartus Prime

ğŸ“ Project Structure

â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ GPIO_top.v
â”‚   â”œâ”€â”€ gpio_register.v
â”‚   â”œâ”€â”€ aux_interface.v
â”‚   â”œâ”€â”€ apb_slave_interface.v
â”‚   â””â”€â”€ io_interface.v
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ tb_GPIO_top.v
â”‚   â”œâ”€â”€ tb_gpio_register.v
â”‚   â”œâ”€â”€ tb_aux_interface.v
â”‚   â”œâ”€â”€ tb_apb_slave_interface.v
â”‚   â””â”€â”€ tb_io_interface.v
â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ [Waveform screenshots]
|   â””â”€â”€ [Referance images]
â”œâ”€â”€ README.md

ğŸ›  Tools Used
ModelSim â€“ Simulation and waveform analysis
Quartus Prime â€“ RTL synthesis
Verilog HDL â€“ Design and testbench development

âœ… How to Run (Simulation)
Compile all Verilog files in ModelSim
Run tb_GPIO_top.v or any desired testbench
Observe waveform results and verify register behavior