Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/parallels/khu_sensor/khu_sensor/Source/UART_Controller/rs232_uart.qsys --block-symbol-file --output-directory=/home/parallels/khu_sensor/khu_sensor/Source/UART_Controller/rs232_uart --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading UART_Controller/rs232_uart.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/parallels/khu_sensor/khu_sensor/Source/UART_Controller/rs232_uart.qsys --synthesis=VERILOG --output-directory=/home/parallels/khu_sensor/khu_sensor/Source/UART_Controller/rs232_uart/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading UART_Controller/rs232_uart.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: rs232_uart: Generating rs232_uart "rs232_uart" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "rs232_uart" instantiated altera_up_avalon_rs232 "rs232_0"
Info: rs232_uart: Done "rs232_uart" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
