; ModuleID = '../../components/security_interstitials/core/ssl_error_options_mask.cc'
source_filename = "../../components/security_interstitials/core/ssl_error_options_mask.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

; Function Attrs: norecurse nounwind readnone ssp uwtable
define hidden i32 @_ZN22security_interstitials28CalculateSSLErrorOptionsMaskEibb(i32, i1 zeroext, i1 zeroext) local_unnamed_addr #0 {
  switch i32 %0, label %5 [
    i32 -200, label %6
    i32 -201, label %6
    i32 -202, label %6
    i32 -204, label %6
    i32 -205, label %6
    i32 -208, label %6
    i32 -211, label %6
    i32 -212, label %6
    i32 -213, label %6
    i32 -214, label %6
    i32 -215, label %6
    i32 -217, label %6
    i32 -218, label %6
    i32 -203, label %4
    i32 -206, label %4
    i32 -207, label %4
    i32 -150, label %4
  ]

4:                                                ; preds = %3, %3, %3, %3
  br label %6

5:                                                ; preds = %3
  br label %6

6:                                                ; preds = %3, %3, %3, %3, %3, %3, %3, %3, %3, %3, %3, %3, %3, %4, %5
  %7 = phi i1 [ true, %5 ], [ true, %4 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ], [ false, %3 ]
  %8 = or i1 %7, %1
  %9 = or i1 %8, %2
  %10 = xor i1 %9, true
  %11 = zext i1 %10 to i32
  %12 = or i32 %11, 2
  %13 = select i1 %1, i32 %12, i32 %11
  %14 = or i32 %13, 4
  %15 = select i1 %2, i32 %14, i32 %13
  ret i32 %15
}

attributes #0 = { norecurse nounwind readnone ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
