// Seed: 1991763979
module module_0 ();
  id_1(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_2), .id_4(1), .id_5(id_2)
  );
  pmos (1, 1, 1);
  wire id_4;
  assign id_2 = 1;
  assign id_2 = &1;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri id_7,
    input wand id_8,
    input wand id_9,
    output supply0 id_10,
    input wand id_11,
    output uwire id_12,
    input tri id_13,
    input wor id_14
);
  assign id_10 = 1'd0;
  xnor primCall (id_0, id_1, id_11, id_13, id_14, id_16, id_3, id_4, id_5, id_6, id_8, id_9);
  wire id_16;
  module_0 modCall_1 ();
  tri id_17 = 1;
endmodule
