{
	"name": "alveo_u200",
	"chip_part": "xcu200-fsgd2104-2-e",
	"es": "",
	"board_part": ["xilinx.com:au200"],

	"arch": {
		"type": "fpga",
		"bits": 64,
		"slr": {
			"num": 3,
			"master": 1
		}
	},

	"frequency": {
		"min": 5,
		"max": 933
	},

	"mem": {
		"type": "ddr",
		"num_banks": 4,
		"addr_width": 64,
		"bank_size": "16G"
	},

	"address_map": {
		"mem_base_addr": "0x0",
		"ompss_base_addr": "0x0"
	}
}
