ARM GAS  /tmp/ccFyIify.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l1xx_hal_rcc_ex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCCEx_PeriphCLKConfig
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LVL0:
  26              	.LFB72:
  27              		.file 1 "Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c"
   1:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @file    stm32l1xx_hal_rcc_ex.c
   4:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *
  10:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   ******************************************************************************
  11:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @attention
  12:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *
  13:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright(c) 2017 STMicroelectronics.
  14:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  15:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *
  16:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  17:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  18:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  19:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  20:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *
  21:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   ******************************************************************************
  22:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  23:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  24:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #include "stm32l1xx_hal.h"
  26:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  27:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /** @addtogroup STM32L1xx_HAL_Driver
  28:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @{
  29:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  30:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  31:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
ARM GAS  /tmp/ccFyIify.s 			page 2


  32:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  33:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  34:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver
  35:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @{
  36:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  37:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  38:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  40:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  41:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @{
  42:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  43:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
  44:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @}
  45:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  46:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  47:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  48:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  49:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @{
  50:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  51:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
  52:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @}
  53:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  54:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  55:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  57:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  58:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  59:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  60:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @{
  61:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  62:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  63:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  64:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  65:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****  *
  66:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** @verbatim
  67:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****  ===============================================================================
  68:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  69:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****  ===============================================================================
  70:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     [..]
  71:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  72:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     frequencies.
  73:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     [..]
  74:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  75:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  76:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  77:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  78:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  79:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** @endverbatim
  80:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @{
  81:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  82:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  83:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
  84:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  85:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  86:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  87:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks(RTC/LCD cloc
  88:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval HAL status
ARM GAS  /tmp/ccFyIify.s 			page 3


  89:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfi
  90:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         to possibly update HSE divider.
  91:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
  92:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
  93:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
  28              		.loc 1 93 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 93 1 is_stmt 0 view .LVU1
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 82B0     		sub	sp, sp, #8
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 24
  94:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t tickstart;
  43              		.loc 1 94 3 is_stmt 1 view .LVU2
  95:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t temp_reg;
  44              		.loc 1 95 3 view .LVU3
  96:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
  97:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Check the parameters */
  98:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  45              		.loc 1 98 3 view .LVU4
  99:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 100:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /*------------------------------- RTC/LCD Configuration ------------------------*/
 101:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  46              		.loc 1 101 3 view .LVU5
 102:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
 103:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****    || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
  47              		.loc 1 103 4 is_stmt 0 view .LVU6
  48 0004 0368     		ldr	r3, [r0]
 101:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
  49              		.loc 1 101 6 view .LVU7
  50 0006 13F0030F 		tst	r3, #3
  51 000a 00F0BA80 		beq	.L18
  52 000e 0446     		mov	r4, r0
  53              	.LBB2:
 104:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 105:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****      )
 106:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 107:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 108:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  54              		.loc 1 108 5 is_stmt 1 view .LVU8
 109:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 110:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  55              		.loc 1 110 7 view .LVU9
 111:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 112:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 113:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
 114:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
  56              		.loc 1 114 5 view .LVU10
 115:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccFyIify.s 			page 4


 116:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
  57              		.loc 1 116 7 view .LVU11
 117:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 118:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 119:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 120:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  58              		.loc 1 120 5 view .LVU12
  59              	.LVL1:
 121:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 122:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the
 123:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****        power domain is done. */
 124:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 125:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  60              		.loc 1 125 5 view .LVU13
  61              		.loc 1 125 8 is_stmt 0 view .LVU14
  62 0010 5E4B     		ldr	r3, .L30
  63 0012 5B6A     		ldr	r3, [r3, #36]
  64              		.loc 1 125 7 view .LVU15
  65 0014 13F0805F 		tst	r3, #268435456
  66 0018 6DD1     		bne	.L19
 126:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 127:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 127 7 is_stmt 1 view .LVU16
  68              	.LBB3:
  69              		.loc 1 127 7 view .LVU17
  70              		.loc 1 127 7 view .LVU18
  71 001a 5C4B     		ldr	r3, .L30
  72 001c 5A6A     		ldr	r2, [r3, #36]
  73 001e 42F08052 		orr	r2, r2, #268435456
  74 0022 5A62     		str	r2, [r3, #36]
  75              		.loc 1 127 7 view .LVU19
  76 0024 5B6A     		ldr	r3, [r3, #36]
  77 0026 03F08053 		and	r3, r3, #268435456
  78 002a 0193     		str	r3, [sp, #4]
  79              		.loc 1 127 7 view .LVU20
  80 002c 019B     		ldr	r3, [sp, #4]
  81              	.LBE3:
  82              		.loc 1 127 7 view .LVU21
 128:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  83              		.loc 1 128 7 view .LVU22
  84              	.LVL2:
  85              		.loc 1 128 21 is_stmt 0 view .LVU23
  86 002e 0125     		movs	r5, #1
  87              	.LVL3:
  88              	.L3:
 129:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 130:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 131:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  89              		.loc 1 131 5 is_stmt 1 view .LVU24
  90              		.loc 1 131 8 is_stmt 0 view .LVU25
  91 0030 574B     		ldr	r3, .L30+4
  92 0032 1B68     		ldr	r3, [r3]
  93              		.loc 1 131 7 view .LVU26
  94 0034 13F4807F 		tst	r3, #256
  95 0038 5FD0     		beq	.L24
  96              	.LVL4:
  97              	.L4:
ARM GAS  /tmp/ccFyIify.s 			page 5


 132:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 133:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 134:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 135:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 136:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 137:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 138:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 139:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 140:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 142:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 143:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 144:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 145:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       }
 146:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 147:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 148:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
 149:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     temp_reg = (RCC->CR & RCC_CR_RTCPRE);
  98              		.loc 1 149 5 is_stmt 1 view .LVU27
  99              		.loc 1 149 20 is_stmt 0 view .LVU28
 100 003a 544B     		ldr	r3, .L30
 101 003c 1B68     		ldr	r3, [r3]
 102              		.loc 1 149 14 view .LVU29
 103 003e 03F0C043 		and	r3, r3, #1610612736
 104              	.LVL5:
 150:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 105              		.loc 1 150 5 is_stmt 1 view .LVU30
 106              		.loc 1 150 36 is_stmt 0 view .LVU31
 107 0042 6268     		ldr	r2, [r4, #4]
 108              		.loc 1 150 56 view .LVU32
 109 0044 02F0C041 		and	r1, r2, #1610612736
 110              		.loc 1 150 8 view .LVU33
 111 0048 9942     		cmp	r1, r3
 112 004a 6AD0     		beq	.L25
 113              	.L7:
 151:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined (LCD)
 152:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****      || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 153:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 154:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****        )
 155:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     { /* Check HSE State */
 156:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 114              		.loc 1 156 7 is_stmt 1 view .LVU34
 115              		.loc 1 156 45 is_stmt 0 view .LVU35
 116 004c 02F44033 		and	r3, r2, #196608
 117              	.LVL6:
 118              		.loc 1 156 10 view .LVU36
 119 0050 B3F5403F 		cmp	r3, #196608
 120 0054 6BD0     		beq	.L26
 121              	.L8:
 157:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 158:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 159:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 160:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           /* To update HSE divider, first switch-OFF HSE clock oscillator*/
 161:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           return HAL_ERROR;
 162:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 163:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       }
 164:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccFyIify.s 			page 6


 165:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 166:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 167:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 122              		.loc 1 167 5 is_stmt 1 view .LVU37
 123              		.loc 1 167 20 is_stmt 0 view .LVU38
 124 0056 4D4B     		ldr	r3, .L30
 125 0058 5B6B     		ldr	r3, [r3, #52]
 126              	.LVL7:
 168:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 169:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCS
 127              		.loc 1 169 5 is_stmt 1 view .LVU39
 128              		.loc 1 169 7 is_stmt 0 view .LVU40
 129 005a 13F44033 		ands	r3, r3, #196608
 130              	.LVL8:
 131              		.loc 1 169 7 view .LVU41
 132 005e 1FD0     		beq	.L9
 133              		.loc 1 169 86 discriminator 1 view .LVU42
 134 0060 02F44032 		and	r2, r2, #196608
 135              		.loc 1 169 34 discriminator 1 view .LVU43
 136 0064 9A42     		cmp	r2, r3
 137 0066 03D0     		beq	.L10
 170:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 138              		.loc 1 170 26 view .LVU44
 139 0068 2268     		ldr	r2, [r4]
 140              		.loc 1 170 7 view .LVU45
 141 006a 12F0010F 		tst	r2, #1
 142 006e 08D1     		bne	.L11
 143              	.L10:
 171:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
 172:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 144              		.loc 1 172 38 view .LVU46
 145 0070 A268     		ldr	r2, [r4, #8]
 146              		.loc 1 172 58 view .LVU47
 147 0072 02F44032 		and	r2, r2, #196608
 148              		.loc 1 172 7 view .LVU48
 149 0076 9A42     		cmp	r2, r3
 150 0078 12D0     		beq	.L9
 173:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****        && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 151              		.loc 1 173 27 view .LVU49
 152 007a 2368     		ldr	r3, [r4]
 153              	.LVL9:
 154              		.loc 1 173 8 view .LVU50
 155 007c 13F0020F 		tst	r3, #2
 156 0080 0ED0     		beq	.L9
 157              	.L11:
 174:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 175:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****      ))
 176:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 177:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Store the content of CSR register before the reset of Backup Domain */
 178:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 158              		.loc 1 178 7 is_stmt 1 view .LVU51
 159              		.loc 1 178 22 is_stmt 0 view .LVU52
 160 0082 424A     		ldr	r2, .L30
 161 0084 536B     		ldr	r3, [r2, #52]
 162              		.loc 1 178 16 view .LVU53
 163 0086 23F44030 		bic	r0, r3, #196608
 164              	.LVL10:
ARM GAS  /tmp/ccFyIify.s 			page 7


 179:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 180:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 181:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 165              		.loc 1 181 7 is_stmt 1 view .LVU54
 166 008a 4249     		ldr	r1, .L30+8
 167 008c 0126     		movs	r6, #1
 168 008e C1F8DC66 		str	r6, [r1, #1756]
 182:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 169              		.loc 1 182 7 view .LVU55
 170 0092 0026     		movs	r6, #0
 171 0094 C1F8DC66 		str	r6, [r1, #1756]
 183:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 184:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Restore the Content of CSR register */
 185:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       RCC->CSR = temp_reg;
 172              		.loc 1 185 7 view .LVU56
 173              		.loc 1 185 16 is_stmt 0 view .LVU57
 174 0098 5063     		str	r0, [r2, #52]
 186:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 187:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****        /* Wait for LSERDY if LSE was enabled */
 188:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 175              		.loc 1 188 7 is_stmt 1 view .LVU58
 176              		.loc 1 188 10 is_stmt 0 view .LVU59
 177 009a 13F4807F 		tst	r3, #256
 178 009e 4DD1     		bne	.L27
 179              	.LVL11:
 180              	.L9:
 189:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 190:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         /* Get Start Tick */
 191:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 192:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 193:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 194:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 195:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 196:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 197:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 198:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 199:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           }
 200:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 201:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       }
 202:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 203:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
 204:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 181              		.loc 1 204 5 is_stmt 1 view .LVU60
 182              		.loc 1 204 23 is_stmt 0 view .LVU61
 183 00a0 2368     		ldr	r3, [r4]
 184              		.loc 1 204 7 view .LVU62
 185 00a2 13F0020F 		tst	r3, #2
 186 00a6 0CD0     		beq	.L14
 205:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 206:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 187              		.loc 1 206 7 is_stmt 1 view .LVU63
 188              		.loc 1 206 7 view .LVU64
 189              		.loc 1 206 7 view .LVU65
 190 00a8 A368     		ldr	r3, [r4, #8]
 191 00aa 03F44032 		and	r2, r3, #196608
 192 00ae B2F5403F 		cmp	r2, #196608
 193 00b2 54D0     		beq	.L28
ARM GAS  /tmp/ccFyIify.s 			page 8


 194              	.L15:
 195              		.loc 1 206 7 discriminator 3 view .LVU66
 196              		.loc 1 206 7 discriminator 3 view .LVU67
 197 00b4 3549     		ldr	r1, .L30
 198 00b6 4B6B     		ldr	r3, [r1, #52]
 199 00b8 A268     		ldr	r2, [r4, #8]
 200 00ba 02F44032 		and	r2, r2, #196608
 201 00be 1343     		orrs	r3, r3, r2
 202 00c0 4B63     		str	r3, [r1, #52]
 203              	.L14:
 204              		.loc 1 206 7 discriminator 4 view .LVU68
 207:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     } 
 208:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 209:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 210:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 205              		.loc 1 210 5 discriminator 4 view .LVU69
 206              		.loc 1 210 23 is_stmt 0 discriminator 4 view .LVU70
 207 00c2 2368     		ldr	r3, [r4]
 208              		.loc 1 210 7 discriminator 4 view .LVU71
 209 00c4 13F0010F 		tst	r3, #1
 210 00c8 0CD0     		beq	.L16
 211:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 212:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 211              		.loc 1 212 7 is_stmt 1 view .LVU72
 212              		.loc 1 212 7 view .LVU73
 213              		.loc 1 212 7 view .LVU74
 214 00ca 6368     		ldr	r3, [r4, #4]
 215 00cc 03F44032 		and	r2, r3, #196608
 216 00d0 B2F5403F 		cmp	r2, #196608
 217 00d4 4CD0     		beq	.L29
 218              	.L17:
 219              		.loc 1 212 7 discriminator 3 view .LVU75
 220              		.loc 1 212 7 discriminator 3 view .LVU76
 221 00d6 2D49     		ldr	r1, .L30
 222 00d8 4B6B     		ldr	r3, [r1, #52]
 223 00da 6268     		ldr	r2, [r4, #4]
 224 00dc 02F44032 		and	r2, r2, #196608
 225 00e0 1343     		orrs	r3, r3, r2
 226 00e2 4B63     		str	r3, [r1, #52]
 227              	.L16:
 228              		.loc 1 212 7 discriminator 4 view .LVU77
 213:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 214:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 215:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 216:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 229              		.loc 1 216 5 discriminator 4 view .LVU78
 230              		.loc 1 216 7 is_stmt 0 discriminator 4 view .LVU79
 231 00e4 012D     		cmp	r5, #1
 232 00e6 4DD1     		bne	.L2
 217:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 218:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 233              		.loc 1 218 7 is_stmt 1 view .LVU80
 234 00e8 284A     		ldr	r2, .L30
 235 00ea 536A     		ldr	r3, [r2, #36]
 236 00ec 23F08053 		bic	r3, r3, #268435456
 237 00f0 5362     		str	r3, [r2, #36]
 238              	.LBE2:
ARM GAS  /tmp/ccFyIify.s 			page 9


 219:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 220:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 221:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 222:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   return HAL_OK;
 239              		.loc 1 222 10 is_stmt 0 view .LVU81
 240 00f2 0025     		movs	r5, #0
 241              	.LVL12:
 242              		.loc 1 222 10 view .LVU82
 243 00f4 46E0     		b	.L2
 244              	.LVL13:
 245              	.L19:
 246              	.LBB4:
 120:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 247              		.loc 1 120 22 view .LVU83
 248 00f6 0025     		movs	r5, #0
 249 00f8 9AE7     		b	.L3
 250              	.LVL14:
 251              	.L24:
 134:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 252              		.loc 1 134 7 is_stmt 1 view .LVU84
 253 00fa 254A     		ldr	r2, .L30+4
 254 00fc 1368     		ldr	r3, [r2]
 255 00fe 43F48073 		orr	r3, r3, #256
 256 0102 1360     		str	r3, [r2]
 137:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 257              		.loc 1 137 7 view .LVU85
 137:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 258              		.loc 1 137 19 is_stmt 0 view .LVU86
 259 0104 FFF7FEFF 		bl	HAL_GetTick
 260              	.LVL15:
 137:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 261              		.loc 1 137 19 view .LVU87
 262 0108 0646     		mov	r6, r0
 263              	.LVL16:
 139:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 264              		.loc 1 139 7 is_stmt 1 view .LVU88
 265              	.L5:
 139:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 266              		.loc 1 139 12 view .LVU89
 139:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 267              		.loc 1 139 13 is_stmt 0 view .LVU90
 268 010a 214B     		ldr	r3, .L30+4
 269 010c 1B68     		ldr	r3, [r3]
 139:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 270              		.loc 1 139 12 view .LVU91
 271 010e 13F4807F 		tst	r3, #256
 272 0112 92D1     		bne	.L4
 141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 273              		.loc 1 141 9 is_stmt 1 view .LVU92
 141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 274              		.loc 1 141 13 is_stmt 0 view .LVU93
 275 0114 FFF7FEFF 		bl	HAL_GetTick
 276              	.LVL17:
 141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 277              		.loc 1 141 27 view .LVU94
 278 0118 801B     		subs	r0, r0, r6
 141:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccFyIify.s 			page 10


 279              		.loc 1 141 11 view .LVU95
 280 011a 6428     		cmp	r0, #100
 281 011c F5D9     		bls	.L5
 143:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 282              		.loc 1 143 18 view .LVU96
 283 011e 0325     		movs	r5, #3
 284              	.LVL18:
 143:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 285              		.loc 1 143 18 view .LVU97
 286 0120 30E0     		b	.L2
 287              	.LVL19:
 288              	.L25:
 152:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 289              		.loc 1 152 36 view .LVU98
 290 0122 A168     		ldr	r1, [r4, #8]
 152:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 291              		.loc 1 152 56 view .LVU99
 292 0124 01F0C041 		and	r1, r1, #1610612736
 152:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 293              		.loc 1 152 6 view .LVU100
 294 0128 9942     		cmp	r1, r3
 295 012a 8FD1     		bne	.L7
 296 012c 93E7     		b	.L8
 297              	.LVL20:
 298              	.L26:
 158:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 299              		.loc 1 158 9 is_stmt 1 view .LVU101
 158:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 300              		.loc 1 158 13 is_stmt 0 view .LVU102
 301 012e 174B     		ldr	r3, .L30
 302 0130 1B68     		ldr	r3, [r3]
 158:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 303              		.loc 1 158 12 view .LVU103
 304 0132 13F4003F 		tst	r3, #131072
 305 0136 8ED0     		beq	.L8
 161:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 306              		.loc 1 161 18 view .LVU104
 307 0138 0125     		movs	r5, #1
 308              	.LVL21:
 161:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 309              		.loc 1 161 18 view .LVU105
 310 013a 23E0     		b	.L2
 311              	.LVL22:
 312              	.L27:
 191:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 313              		.loc 1 191 9 is_stmt 1 view .LVU106
 191:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 314              		.loc 1 191 21 is_stmt 0 view .LVU107
 315 013c FFF7FEFF 		bl	HAL_GetTick
 316              	.LVL23:
 191:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 317              		.loc 1 191 21 view .LVU108
 318 0140 0646     		mov	r6, r0
 319              	.LVL24:
 194:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 320              		.loc 1 194 9 is_stmt 1 view .LVU109
 321              	.L12:
ARM GAS  /tmp/ccFyIify.s 			page 11


 194:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 322              		.loc 1 194 14 view .LVU110
 194:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 323              		.loc 1 194 15 is_stmt 0 view .LVU111
 324 0142 124B     		ldr	r3, .L30
 325 0144 5B6B     		ldr	r3, [r3, #52]
 194:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 326              		.loc 1 194 14 view .LVU112
 327 0146 13F4007F 		tst	r3, #512
 328 014a A9D1     		bne	.L9
 196:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 329              		.loc 1 196 11 is_stmt 1 view .LVU113
 196:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 330              		.loc 1 196 15 is_stmt 0 view .LVU114
 331 014c FFF7FEFF 		bl	HAL_GetTick
 332              	.LVL25:
 196:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 333              		.loc 1 196 29 view .LVU115
 334 0150 801B     		subs	r0, r0, r6
 196:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 335              		.loc 1 196 13 view .LVU116
 336 0152 41F28833 		movw	r3, #5000
 337 0156 9842     		cmp	r0, r3
 338 0158 F3D9     		bls	.L12
 198:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           }
 339              		.loc 1 198 20 view .LVU117
 340 015a 0325     		movs	r5, #3
 341              	.LVL26:
 198:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           }
 342              		.loc 1 198 20 view .LVU118
 343 015c 12E0     		b	.L2
 344              	.LVL27:
 345              	.L28:
 206:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     } 
 346              		.loc 1 206 7 is_stmt 1 discriminator 1 view .LVU119
 347 015e 0B49     		ldr	r1, .L30
 348 0160 0A68     		ldr	r2, [r1]
 349 0162 22F0C042 		bic	r2, r2, #1610612736
 350 0166 03F0C043 		and	r3, r3, #1610612736
 351 016a 1343     		orrs	r3, r3, r2
 352 016c 0B60     		str	r3, [r1]
 353 016e A1E7     		b	.L15
 354              	.L29:
 212:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 355              		.loc 1 212 7 discriminator 1 view .LVU120
 356 0170 0649     		ldr	r1, .L30
 357 0172 0A68     		ldr	r2, [r1]
 358 0174 22F0C042 		bic	r2, r2, #1610612736
 359 0178 03F0C043 		and	r3, r3, #1610612736
 360 017c 1343     		orrs	r3, r3, r2
 361 017e 0B60     		str	r3, [r1]
 362 0180 A9E7     		b	.L17
 363              	.LVL28:
 364              	.L18:
 212:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 365              		.loc 1 212 7 is_stmt 0 discriminator 1 view .LVU121
 366              	.LBE4:
ARM GAS  /tmp/ccFyIify.s 			page 12


 367              		.loc 1 222 10 view .LVU122
 368 0182 0025     		movs	r5, #0
 369              	.LVL29:
 370              	.L2:
 223:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 371              		.loc 1 223 1 view .LVU123
 372 0184 2846     		mov	r0, r5
 373 0186 02B0     		add	sp, sp, #8
 374              	.LCFI2:
 375              		.cfi_def_cfa_offset 16
 376              		@ sp needed
 377 0188 70BD     		pop	{r4, r5, r6, pc}
 378              	.L31:
 379 018a 00BF     		.align	2
 380              	.L30:
 381 018c 00380240 		.word	1073887232
 382 0190 00700040 		.word	1073770496
 383 0194 00004742 		.word	1111949312
 384              		.cfi_endproc
 385              	.LFE72:
 387              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 388              		.align	1
 389              		.global	HAL_RCCEx_GetPeriphCLKConfig
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 393              		.fpu softvfp
 395              	HAL_RCCEx_GetPeriphCLKConfig:
 396              	.LVL30:
 397              	.LFB73:
 224:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 225:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
 226:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief  Get the PeriphClkInit according to the internal RCC configuration registers.
 227:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 228:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks(RTC/LCD clock
 229:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval None
 230:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
 231:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 232:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
 398              		.loc 1 232 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 233:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t srcclk;
 403              		.loc 1 233 3 view .LVU125
 234:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 235:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 236:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_RTC;
 404              		.loc 1 236 3 view .LVU126
 405              		.loc 1 236 39 is_stmt 0 view .LVU127
 406 0000 0123     		movs	r3, #1
 407 0002 0360     		str	r3, [r0]
 237:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
 238:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LCD;
 408              		.loc 1 238 3 is_stmt 1 view .LVU128
 409              		.loc 1 238 39 is_stmt 0 view .LVU129
ARM GAS  /tmp/ccFyIify.s 			page 13


 410 0004 0323     		movs	r3, #3
 411 0006 0360     		str	r3, [r0]
 239:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 240:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 241:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Get the RTC/LCD configuration -----------------------------------------------*/
 242:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   srcclk = __HAL_RCC_GET_RTC_SOURCE();
 412              		.loc 1 242 3 is_stmt 1 view .LVU130
 413              		.loc 1 242 12 is_stmt 0 view .LVU131
 414 0008 084B     		ldr	r3, .L35
 415 000a 5B6B     		ldr	r3, [r3, #52]
 416              		.loc 1 242 10 view .LVU132
 417 000c 03F44033 		and	r3, r3, #196608
 418              	.LVL31:
 243:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   if (srcclk != RCC_RTCCLKSOURCE_HSE_DIV2)
 419              		.loc 1 243 3 is_stmt 1 view .LVU133
 420              		.loc 1 243 6 is_stmt 0 view .LVU134
 421 0010 B3F5403F 		cmp	r3, #196608
 422 0014 03D0     		beq	.L33
 244:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 245:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* Source clock is LSE or LSI*/
 246:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk;
 423              		.loc 1 246 5 is_stmt 1 view .LVU135
 424              		.loc 1 246 38 is_stmt 0 view .LVU136
 425 0016 4360     		str	r3, [r0, #4]
 426              	.LVL32:
 427              	.L34:
 247:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 248:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   else
 249:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 250:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* Source clock is HSE. Need to get the prescaler value*/
 251:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk | (READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 252:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 253:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
 254:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   PeriphClkInit->LCDClockSelection = PeriphClkInit->RTCClockSelection;
 428              		.loc 1 254 3 is_stmt 1 view .LVU137
 429              		.loc 1 254 51 is_stmt 0 view .LVU138
 430 0018 4368     		ldr	r3, [r0, #4]
 431              		.loc 1 254 36 view .LVU139
 432 001a 8360     		str	r3, [r0, #8]
 255:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 256:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 433              		.loc 1 256 1 view .LVU140
 434 001c 7047     		bx	lr
 435              	.LVL33:
 436              	.L33:
 251:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 437              		.loc 1 251 5 is_stmt 1 view .LVU141
 251:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 438              		.loc 1 251 50 is_stmt 0 view .LVU142
 439 001e 034A     		ldr	r2, .L35
 440 0020 1268     		ldr	r2, [r2]
 441 0022 02F0C042 		and	r2, r2, #1610612736
 251:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 442              		.loc 1 251 47 view .LVU143
 443 0026 1343     		orrs	r3, r3, r2
 444              	.LVL34:
 251:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccFyIify.s 			page 14


 445              		.loc 1 251 38 view .LVU144
 446 0028 4360     		str	r3, [r0, #4]
 447 002a F5E7     		b	.L34
 448              	.L36:
 449              		.align	2
 450              	.L35:
 451 002c 00380240 		.word	1073887232
 452              		.cfi_endproc
 453              	.LFE73:
 455              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 456              		.align	1
 457              		.global	HAL_RCCEx_GetPeriphCLKFreq
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 461              		.fpu softvfp
 463              	HAL_RCCEx_GetPeriphCLKFreq:
 464              	.LVL35:
 465              	.LFB74:
 257:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 258:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
 259:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency
 260:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock is unknown
 261:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 262:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 263:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC      RTC peripheral clock
 264:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LCD      LCD peripheral clock (*)
 265:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   (*) means that this peripheral is not present on all the devices
 266:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 267:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
 268:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 269:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
 466              		.loc 1 269 1 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 270:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t frequency = 0;
 471              		.loc 1 270 3 view .LVU146
 271:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t srcclk;
 472              		.loc 1 271 3 view .LVU147
 272:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 273:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Check the parameters */
 274:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 473              		.loc 1 274 3 view .LVU148
 275:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 276:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   switch (PeriphClk)
 474              		.loc 1 276 3 view .LVU149
 475 0000 0138     		subs	r0, r0, #1
 476              	.LVL36:
 477              		.loc 1 276 3 is_stmt 0 view .LVU150
 478 0002 0128     		cmp	r0, #1
 479 0004 01D9     		bls	.L48
 270:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t srcclk;
 480              		.loc 1 270 12 view .LVU151
 481 0006 0020     		movs	r0, #0
 482              	.LVL37:
ARM GAS  /tmp/ccFyIify.s 			page 15


 270:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t srcclk;
 483              		.loc 1 270 12 view .LVU152
 484 0008 7047     		bx	lr
 485              	.L48:
 277:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 278:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_RTC:
 279:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(LCD)
 280:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LCD:
 281:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #endif /* LCD */
 282:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     {
 283:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Get the current RTC source */
 284:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RTC_SOURCE();
 486              		.loc 1 284 7 is_stmt 1 view .LVU153
 487              		.loc 1 284 16 is_stmt 0 view .LVU154
 488 000a 1C4B     		ldr	r3, .L54
 489 000c 5B6B     		ldr	r3, [r3, #52]
 490              		.loc 1 284 14 view .LVU155
 491 000e 03F44033 		and	r3, r3, #196608
 492              	.LVL38:
 285:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 286:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Check if LSE is ready if RTC clock selection is LSE */
 287:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       if (srcclk == RCC_RTCCLKSOURCE_LSE)
 493              		.loc 1 287 7 is_stmt 1 view .LVU156
 494              		.loc 1 287 10 is_stmt 0 view .LVU157
 495 0012 B3F5803F 		cmp	r3, #65536
 496 0016 07D0     		beq	.L49
 288:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 289:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 290:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 291:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 292:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 293:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       }
 294:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Check if LSI is ready if RTC clock selection is LSI */
 295:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 497              		.loc 1 295 12 is_stmt 1 view .LVU158
 498              		.loc 1 295 15 is_stmt 0 view .LVU159
 499 0018 B3F5003F 		cmp	r3, #131072
 500 001c 0AD0     		beq	.L50
 296:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 297:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 298:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 299:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 300:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 301:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       }
 302:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       /* Check if HSE is ready and if RTC clock selection is HSE */
 303:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIVX)
 501              		.loc 1 303 12 is_stmt 1 view .LVU160
 502              		.loc 1 303 15 is_stmt 0 view .LVU161
 503 001e B3F5403F 		cmp	r3, #196608
 504 0022 0FD0     		beq	.L51
 270:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   uint32_t srcclk;
 505              		.loc 1 270 12 view .LVU162
 506 0024 0020     		movs	r0, #0
 507 0026 7047     		bx	lr
 508              	.L49:
 289:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 509              		.loc 1 289 9 is_stmt 1 view .LVU163
ARM GAS  /tmp/ccFyIify.s 			page 16


 289:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 510              		.loc 1 289 13 is_stmt 0 view .LVU164
 511 0028 144B     		ldr	r3, .L54
 512              	.LVL39:
 289:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 513              		.loc 1 289 13 view .LVU165
 514 002a 586B     		ldr	r0, [r3, #52]
 289:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 515              		.loc 1 289 12 view .LVU166
 516 002c 10F40070 		ands	r0, r0, #512
 517 0030 1DD1     		bne	.L52
 518              	.LVL40:
 519              	.L37:
 304:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 305:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 306:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 307:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           /* Get the current HSE clock divider */
 308:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           switch (__HAL_RCC_GET_RTC_HSE_PRESCALER())
 309:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 310:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_16:  /* HSE DIV16 has been selected */
 311:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             {
 312:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 16U;
 313:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               break;
 314:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             }
 315:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_8:   /* HSE DIV8 has been selected  */
 316:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             {
 317:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 8U;
 318:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               break;
 319:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             }
 320:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_4:   /* HSE DIV4 has been selected  */
 321:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             {
 322:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 4U;
 323:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               break;
 324:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             }
 325:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             default:                  /* HSE DIV2 has been selected  */
 326:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             {
 327:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 2U;
 328:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               break;
 329:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             }
 330:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           }
 331:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 332:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       }
 333:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       else
 334:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       {
 335:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
 336:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       }
 337:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****       break;
 338:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     }
 339:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 340:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   default:
 341:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     break;
 342:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 343:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 344:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   return(frequency);
 345:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 520              		.loc 1 345 1 view .LVU167
 521 0032 7047     		bx	lr
ARM GAS  /tmp/ccFyIify.s 			page 17


 522              	.LVL41:
 523              	.L50:
 297:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 524              		.loc 1 297 9 is_stmt 1 view .LVU168
 297:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 525              		.loc 1 297 13 is_stmt 0 view .LVU169
 526 0034 114B     		ldr	r3, .L54
 527              	.LVL42:
 297:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 528              		.loc 1 297 13 view .LVU170
 529 0036 586B     		ldr	r0, [r3, #52]
 297:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 530              		.loc 1 297 12 view .LVU171
 531 0038 10F00200 		ands	r0, r0, #2
 532 003c F9D0     		beq	.L37
 299:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 533              		.loc 1 299 21 view .LVU172
 534 003e 49F28800 		movw	r0, #37000
 535 0042 7047     		bx	lr
 536              	.LVL43:
 537              	.L51:
 305:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 538              		.loc 1 305 9 is_stmt 1 view .LVU173
 305:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 539              		.loc 1 305 13 is_stmt 0 view .LVU174
 540 0044 0D4B     		ldr	r3, .L54
 541              	.LVL44:
 305:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 542              		.loc 1 305 13 view .LVU175
 543 0046 1868     		ldr	r0, [r3]
 305:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         {
 544              		.loc 1 305 12 view .LVU176
 545 0048 10F40030 		ands	r0, r0, #131072
 546 004c F1D0     		beq	.L37
 308:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 547              		.loc 1 308 11 is_stmt 1 view .LVU177
 308:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****           {
 548              		.loc 1 308 19 is_stmt 0 view .LVU178
 549 004e 1B68     		ldr	r3, [r3]
 550 0050 03F0C043 		and	r3, r3, #1610612736
 551 0054 B3F1804F 		cmp	r3, #1073741824
 552 0058 0CD0     		beq	.L45
 553 005a B3F1C04F 		cmp	r3, #1610612736
 554 005e 0BD0     		beq	.L46
 555 0060 B3F1005F 		cmp	r3, #536870912
 556 0064 01D0     		beq	.L53
 327:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               break;
 557              		.loc 1 327 25 view .LVU179
 558 0066 0648     		ldr	r0, .L54+4
 559              	.LVL45:
 344:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 560              		.loc 1 344 3 is_stmt 1 view .LVU180
 344:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 561              		.loc 1 344 9 is_stmt 0 view .LVU181
 562 0068 E3E7     		b	.L37
 563              	.LVL46:
 564              	.L53:
ARM GAS  /tmp/ccFyIify.s 			page 18


 322:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               break;
 565              		.loc 1 322 25 view .LVU182
 566 006a 0648     		ldr	r0, .L54+8
 567 006c 7047     		bx	lr
 568              	.L52:
 291:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****         }
 569              		.loc 1 291 21 view .LVU183
 570 006e 4FF40040 		mov	r0, #32768
 571 0072 7047     		bx	lr
 572              	.L45:
 317:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****               break;
 573              		.loc 1 317 25 view .LVU184
 574 0074 0448     		ldr	r0, .L54+12
 575 0076 7047     		bx	lr
 576              	.L46:
 577 0078 0448     		ldr	r0, .L54+16
 578 007a 7047     		bx	lr
 579              	.L55:
 580              		.align	2
 581              	.L54:
 582 007c 00380240 		.word	1073887232
 583 0080 00093D00 		.word	4000000
 584 0084 80841E00 		.word	2000000
 585 0088 40420F00 		.word	1000000
 586 008c 20A10700 		.word	500000
 587              		.cfi_endproc
 588              	.LFE74:
 590              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 591              		.align	1
 592              		.global	HAL_RCCEx_EnableLSECSS
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 596              		.fpu softvfp
 598              	HAL_RCCEx_EnableLSECSS:
 599              	.LFB75:
 346:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 347:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** #if defined(RCC_LSECSS_SUPPORT)
 348:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
 349:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
 350:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   If a failure is detected on the external 32 kHz oscillator, the LSE clock is no longer 
 351:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         to the RTC but no hardware action is made to the registers.
 352:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         In Standby mode a wakeup is generated. In other modes an interrupt can be sent to wakeu
 353:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         the software (see Section 5.3.4: Clock interrupt register (RCC_CIR) on page 104).
 354:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         The software MUST then disable the LSECSSON bit, stop the defective 32 kHz oscillator
 355:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         (disabling LSEON), and can change the RTC clock source (no clock or LSI or HSE, with
 356:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         RTCSEL), or take any required action to secure the application.
 357:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   LSE CSS available only for high density and medium+ devices
 358:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval None
 359:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
 360:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
 361:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
 600              		.loc 1 361 1 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 604              		@ link register save eliminated.
ARM GAS  /tmp/ccFyIify.s 			page 19


 362:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *(__IO uint32_t *) CSR_LSECSSON_BB = (uint32_t)ENABLE;
 605              		.loc 1 362 3 view .LVU186
 606              		.loc 1 362 38 is_stmt 0 view .LVU187
 607 0000 024B     		ldr	r3, .L57
 608 0002 0122     		movs	r2, #1
 609 0004 C3F8AC26 		str	r2, [r3, #1708]
 363:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 610              		.loc 1 363 1 view .LVU188
 611 0008 7047     		bx	lr
 612              	.L58:
 613 000a 00BF     		.align	2
 614              	.L57:
 615 000c 00004742 		.word	1111949312
 616              		.cfi_endproc
 617              	.LFE75:
 619              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 620              		.align	1
 621              		.global	HAL_RCCEx_DisableLSECSS
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 625              		.fpu softvfp
 627              	HAL_RCCEx_DisableLSECSS:
 628              	.LFB76:
 364:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 365:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
 366:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
 367:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   Once enabled this bit cannot be disabled, except after an LSE failure detection
 368:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         (LSECSSD=1). In that case the software MUST disable the LSECSSON bit.
 369:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *         Reset by power on reset and RTC software reset (RTCRST bit).
 370:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   LSE CSS available only for high density and medium+ devices
 371:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval None
 372:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
 373:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
 374:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
 629              		.loc 1 374 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 375:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Disable LSE CSS */
 376:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *(__IO uint32_t *) CSR_LSECSSON_BB = (uint32_t)DISABLE;
 634              		.loc 1 376 3 view .LVU190
 635              		.loc 1 376 38 is_stmt 0 view .LVU191
 636 0000 044B     		ldr	r3, .L60
 637 0002 0022     		movs	r2, #0
 638 0004 C3F8AC26 		str	r2, [r3, #1708]
 377:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 378:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT */
 379:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 639              		.loc 1 379 3 is_stmt 1 view .LVU192
 640 0008 034A     		ldr	r2, .L60+4
 641 000a 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 642 000c 03F0BF03 		and	r3, r3, #191
 643 0010 5373     		strb	r3, [r2, #13]
 380:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 644              		.loc 1 380 1 is_stmt 0 view .LVU193
ARM GAS  /tmp/ccFyIify.s 			page 20


 645 0012 7047     		bx	lr
 646              	.L61:
 647              		.align	2
 648              	.L60:
 649 0014 00004742 		.word	1111949312
 650 0018 00380240 		.word	1073887232
 651              		.cfi_endproc
 652              	.LFE76:
 654              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 655              		.align	1
 656              		.global	HAL_RCCEx_EnableLSECSS_IT
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 660              		.fpu softvfp
 662              	HAL_RCCEx_EnableLSECSS_IT:
 663              	.LFB77:
 381:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 382:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
 383:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System IT & corresponding EXTI line.
 384:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System IT is mapped on RTC EXTI line 19
 385:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval None
 386:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
 387:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
 388:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
 664              		.loc 1 388 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 389:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 390:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   *(__IO uint32_t *) CSR_LSECSSON_BB = (uint32_t)ENABLE;
 669              		.loc 1 390 3 view .LVU195
 670              		.loc 1 390 38 is_stmt 0 view .LVU196
 671 0000 094B     		ldr	r3, .L63
 672 0002 0122     		movs	r2, #1
 673 0004 C3F8AC26 		str	r2, [r3, #1708]
 391:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 392:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
 393:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 674              		.loc 1 393 3 is_stmt 1 view .LVU197
 675 0008 084A     		ldr	r2, .L63+4
 676 000a 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 677 000c 43F04003 		orr	r3, r3, #64
 678 0010 5373     		strb	r3, [r2, #13]
 394:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 395:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
 396:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 679              		.loc 1 396 3 view .LVU198
 680 0012 074B     		ldr	r3, .L63+8
 681 0014 1A68     		ldr	r2, [r3]
 682 0016 42F40022 		orr	r2, r2, #524288
 683 001a 1A60     		str	r2, [r3]
 397:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 684              		.loc 1 397 3 view .LVU199
 685 001c 9A68     		ldr	r2, [r3, #8]
 686 001e 42F40022 		orr	r2, r2, #524288
ARM GAS  /tmp/ccFyIify.s 			page 21


 687 0022 9A60     		str	r2, [r3, #8]
 398:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 688              		.loc 1 398 1 is_stmt 0 view .LVU200
 689 0024 7047     		bx	lr
 690              	.L64:
 691 0026 00BF     		.align	2
 692              	.L63:
 693 0028 00004742 		.word	1111949312
 694 002c 00380240 		.word	1073887232
 695 0030 00040140 		.word	1073808384
 696              		.cfi_endproc
 697              	.LFE77:
 699              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 700              		.align	1
 701              		.weak	HAL_RCCEx_LSECSS_Callback
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 705              		.fpu softvfp
 707              	HAL_RCCEx_LSECSS_Callback:
 708              	.LFB79:
 399:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 400:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
 401:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
 402:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval None
 403:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
 404:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
 405:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
 406:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 407:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 408:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 409:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
 410:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 411:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 412:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
 413:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 414:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 415:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 416:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 417:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** /**
 418:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
 419:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   * @retval none
 420:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   */
 421:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
 422:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** {
 709              		.loc 1 422 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		@ link register save eliminated.
 423:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 424:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
 425:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****    */
 426:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** }
 714              		.loc 1 426 1 view .LVU202
 715 0000 7047     		bx	lr
 716              		.cfi_endproc
ARM GAS  /tmp/ccFyIify.s 			page 22


 717              	.LFE79:
 719              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 720              		.align	1
 721              		.global	HAL_RCCEx_LSECSS_IRQHandler
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 725              		.fpu softvfp
 727              	HAL_RCCEx_LSECSS_IRQHandler:
 728              	.LFB78:
 405:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 729              		.loc 1 405 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733 0000 08B5     		push	{r3, lr}
 734              	.LCFI3:
 735              		.cfi_def_cfa_offset 8
 736              		.cfi_offset 3, -8
 737              		.cfi_offset 14, -4
 407:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 738              		.loc 1 407 3 view .LVU204
 407:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 739              		.loc 1 407 6 is_stmt 0 view .LVU205
 740 0002 064B     		ldr	r3, .L70
 741 0004 DB68     		ldr	r3, [r3, #12]
 407:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   {
 742              		.loc 1 407 5 view .LVU206
 743 0006 13F0400F 		tst	r3, #64
 744 000a 00D1     		bne	.L69
 745              	.L66:
 415:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 746              		.loc 1 415 1 view .LVU207
 747 000c 08BD     		pop	{r3, pc}
 748              	.L69:
 410:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 749              		.loc 1 410 5 is_stmt 1 view .LVU208
 750 000e FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 751              	.LVL47:
 413:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c ****   }
 752              		.loc 1 413 5 view .LVU209
 753 0012 024B     		ldr	r3, .L70
 754 0014 4022     		movs	r2, #64
 755 0016 9A73     		strb	r2, [r3, #14]
 415:Drivers/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc_ex.c **** 
 756              		.loc 1 415 1 is_stmt 0 view .LVU210
 757 0018 F8E7     		b	.L66
 758              	.L71:
 759 001a 00BF     		.align	2
 760              	.L70:
 761 001c 00380240 		.word	1073887232
 762              		.cfi_endproc
 763              	.LFE78:
 765              		.text
 766              	.Letext0:
 767              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 768              		.file 3 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l100xc.h"
ARM GAS  /tmp/ccFyIify.s 			page 23


 769              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 770              		.file 5 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 771              		.file 6 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc_ex.h"
 772              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
ARM GAS  /tmp/ccFyIify.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_rcc_ex.c
     /tmp/ccFyIify.s:16     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccFyIify.s:24     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccFyIify.s:381    .text.HAL_RCCEx_PeriphCLKConfig:000000000000018c $d
     /tmp/ccFyIify.s:388    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccFyIify.s:395    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccFyIify.s:451    .text.HAL_RCCEx_GetPeriphCLKConfig:000000000000002c $d
     /tmp/ccFyIify.s:456    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccFyIify.s:463    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccFyIify.s:582    .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000007c $d
     /tmp/ccFyIify.s:591    .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccFyIify.s:598    .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccFyIify.s:615    .text.HAL_RCCEx_EnableLSECSS:000000000000000c $d
     /tmp/ccFyIify.s:620    .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccFyIify.s:627    .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccFyIify.s:649    .text.HAL_RCCEx_DisableLSECSS:0000000000000014 $d
     /tmp/ccFyIify.s:655    .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccFyIify.s:662    .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccFyIify.s:693    .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000028 $d
     /tmp/ccFyIify.s:700    .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccFyIify.s:707    .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccFyIify.s:720    .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccFyIify.s:727    .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccFyIify.s:761    .text.HAL_RCCEx_LSECSS_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
