# Computer-Architecture-Project
Design of a RISC processor using a five stage pipeline
