Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  3 04:35:10 2020
| Host         : Harshit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.410       -2.644                     27                 1286        0.061        0.000                      0                 1286        4.500        0.000                       0                   577  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.410       -2.644                     27                 1286        0.061        0.000                      0                 1286        4.500        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           27  Failing Endpoints,  Worst Slack       -0.410ns,  Total Violation       -2.644ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.436ns  (logic 2.640ns (25.298%)  route 7.796ns (74.702%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         0.835     6.434    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.124     6.558 r  module_control/M_regfile_q[80]_i_6/O
                         net (fo=4, routed)           0.522     7.080    module_control/M_regfile_q_reg[64]_2
    SLICE_X57Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.204 f  module_control/M_regfile_q[14]_i_24/O
                         net (fo=1, routed)           0.606     7.810    module_control/M_regfile_q[14]_i_24_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  module_control/M_regfile_q[14]_i_19/O
                         net (fo=90, routed)          1.489     9.423    module_control/M_regfile_q[14]_i_19_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.547 r  module_control/M_regfile_q[15]_i_90/O
                         net (fo=1, routed)           0.455    10.002    module_control/M_regfile_q[15]_i_90_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.126 r  module_control/M_regfile_q[15]_i_40/O
                         net (fo=3, routed)           0.433    10.559    module_control/M_regfile_q[15]_i_40_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.683 r  module_control/M_regfile_q[5]_i_4/O
                         net (fo=4, routed)           0.545    11.229    module_control/M_module_control_a[2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.633 r  module_control/M_regfile_q_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.633    module_control/M_regfile_q_reg[2]_i_9_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.872 f  module_control/M_regfile_q_reg[7]_i_3/O[2]
                         net (fo=4, routed)           0.815    12.687    module_control/M_regfile_q_reg[7]_i_3_n_5
    SLICE_X61Y96         LUT4 (Prop_lut4_I1_O)        0.301    12.988 f  module_control/M_regfile_q[0]_i_11/O
                         net (fo=1, routed)           0.571    13.559    module_control/M_regfile_q[0]_i_11_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I0_O)        0.124    13.683 f  module_control/M_regfile_q[0]_i_10/O
                         net (fo=2, routed)           0.421    14.104    module_control/M_regfile_q[0]_i_10_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.228 r  module_control/M_regfile_q[224]_i_7/O
                         net (fo=4, routed)           0.432    14.660    module_control/prng/M_regfile_q_reg[224]_2
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.124    14.784 r  module_control/prng/M_regfile_q[224]_i_5/O
                         net (fo=1, routed)           0.670    15.455    module_control/prng/M_regfile_q[224]_i_5_n_0
    SLICE_X63Y98         LUT6 (Prop_lut6_I3_O)        0.124    15.579 r  module_control/prng/M_regfile_q[224]_i_1/O
                         net (fo=1, routed)           0.000    15.579    module_control/prng_n_7
    SLICE_X63Y98         FDRE                                         r  module_control/M_regfile_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.510    14.914    module_control/clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  module_control/M_regfile_q_reg[224]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X63Y98         FDRE (Setup_fdre_C_D)        0.032    15.169    module_control/M_regfile_q_reg[224]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -15.579    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.389ns  (logic 2.847ns (27.404%)  route 7.542ns (72.596%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.756     7.634    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.758 r  module_control/M_regfile_q[248]_i_34/O
                         net (fo=1, routed)           0.436     8.195    module_control/M_regfile_q[248]_i_34_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.319 r  module_control/M_regfile_q[248]_i_18/O
                         net (fo=2, routed)           0.631     8.950    module_control/M_regfile_q[248]_i_18_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  module_control/M_regfile_q[255]_i_113/O
                         net (fo=2, routed)           0.407     9.480    module_control/M_regfile_q[255]_i_113_n_0
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.604 r  module_control/M_regfile_q[207]_i_24/O
                         net (fo=1, routed)           0.000     9.604    module_control/M_regfile_q[207]_i_24_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.136 r  module_control/M_regfile_q_reg[207]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.136    module_control/M_regfile_q_reg[207]_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.449 f  module_control/M_regfile_q_reg[255]_i_131/O[3]
                         net (fo=1, routed)           0.794    11.243    module_control/M_regfile_q_reg[255]_i_131_n_4
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.306    11.549 f  module_control/M_regfile_q[255]_i_116/O
                         net (fo=1, routed)           0.639    12.188    module_control/M_regfile_q[255]_i_116_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.312 f  module_control/M_regfile_q[255]_i_79/O
                         net (fo=4, routed)           0.466    12.778    module_control/M_regfile_q[255]_i_79_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.124    12.902 f  module_control/M_regfile_q[191]_i_14/O
                         net (fo=4, routed)           0.485    13.387    module_control/M_regfile_q[191]_i_14_n_0
    SLICE_X48Y89         LUT5 (Prop_lut5_I2_O)        0.124    13.511 r  module_control/M_regfile_q[31]_i_10/O
                         net (fo=16, routed)          1.050    14.561    module_control/M_regfile_q[31]_i_10_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I4_O)        0.124    14.685 r  module_control/M_regfile_q[16]_i_4/O
                         net (fo=1, routed)           0.723    15.408    module_control/M_regfile_q[16]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.532 r  module_control/M_regfile_q[16]_i_1/O
                         net (fo=1, routed)           0.000    15.532    module_control/M_regfile_q[16]_i_1_n_0
    SLICE_X58Y99         FDRE                                         r  module_control/M_regfile_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.509    14.913    module_control/clk_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  module_control/M_regfile_q_reg[16]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)        0.029    15.165    module_control/M_regfile_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 2.847ns (27.527%)  route 7.496ns (72.473%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.756     7.634    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.758 r  module_control/M_regfile_q[248]_i_34/O
                         net (fo=1, routed)           0.436     8.195    module_control/M_regfile_q[248]_i_34_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.319 r  module_control/M_regfile_q[248]_i_18/O
                         net (fo=2, routed)           0.631     8.950    module_control/M_regfile_q[248]_i_18_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  module_control/M_regfile_q[255]_i_113/O
                         net (fo=2, routed)           0.407     9.480    module_control/M_regfile_q[255]_i_113_n_0
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.604 r  module_control/M_regfile_q[207]_i_24/O
                         net (fo=1, routed)           0.000     9.604    module_control/M_regfile_q[207]_i_24_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.136 r  module_control/M_regfile_q_reg[207]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.136    module_control/M_regfile_q_reg[207]_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.449 f  module_control/M_regfile_q_reg[255]_i_131/O[3]
                         net (fo=1, routed)           0.794    11.243    module_control/M_regfile_q_reg[255]_i_131_n_4
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.306    11.549 f  module_control/M_regfile_q[255]_i_116/O
                         net (fo=1, routed)           0.639    12.188    module_control/M_regfile_q[255]_i_116_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.312 f  module_control/M_regfile_q[255]_i_79/O
                         net (fo=4, routed)           0.466    12.778    module_control/M_regfile_q[255]_i_79_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.124    12.902 f  module_control/M_regfile_q[191]_i_14/O
                         net (fo=4, routed)           0.331    13.233    module_control/M_regfile_q[191]_i_14_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.357 r  module_control/M_regfile_q[159]_i_10/O
                         net (fo=16, routed)          0.982    14.339    module_control/M_regfile_q[159]_i_10_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.124    14.463 r  module_control/M_regfile_q[144]_i_6/O
                         net (fo=1, routed)           0.899    15.362    module_control/M_regfile_q[144]_i_6_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.486 r  module_control/M_regfile_q[144]_i_1/O
                         net (fo=1, routed)           0.000    15.486    module_control/M_regfile_q[144]_i_1_n_0
    SLICE_X63Y96         FDRE                                         r  module_control/M_regfile_q_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.509    14.913    module_control/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  module_control/M_regfile_q_reg[144]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.031    15.167    module_control/M_regfile_q_reg[144]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -15.486    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[66]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.152ns  (logic 2.417ns (23.808%)  route 7.735ns (76.192%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.914     7.792    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  module_control/M_regfile_q[255]_i_82/O
                         net (fo=1, routed)           0.551     8.467    module_control/M_regfile_q[255]_i_82_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.591 r  module_control/M_regfile_q[255]_i_39/O
                         net (fo=2, routed)           0.730     9.321    module_control/M_regfile_q[255]_i_39_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.445 r  module_control/M_regfile_q[255]_i_138/O
                         net (fo=2, routed)           0.513     9.958    module_control/M_regfile_q[255]_i_138_n_0
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.124    10.082 r  module_control/M_regfile_q[255]_i_130/O
                         net (fo=1, routed)           0.000    10.082    module_control/M_regfile_q[255]_i_130_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.626 f  module_control/M_regfile_q_reg[255]_i_108/O[2]
                         net (fo=1, routed)           0.804    11.431    module_control/M_regfile_q_reg[255]_i_108_n_5
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.301    11.732 f  module_control/M_regfile_q[255]_i_73/O
                         net (fo=1, routed)           0.434    12.166    module_control/M_regfile_q[255]_i_73_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.290 f  module_control/M_regfile_q[255]_i_32/O
                         net (fo=15, routed)          0.732    13.022    module_control/M_regfile_q[255]_i_32_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  module_control/M_regfile_q[79]_i_9/O
                         net (fo=16, routed)          0.956    14.101    module_control/M_regfile_q[79]_i_9_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.124    14.225 r  module_control/M_regfile_q[66]_i_4/O
                         net (fo=4, routed)           0.330    14.555    module_control/M_regfile_q[66]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124    14.679 r  module_control/M_regfile_q[66]_rep__0_i_1/O
                         net (fo=1, routed)           0.616    15.295    module_control/M_regfile_q[66]_rep__0_i_1_n_0
    SLICE_X56Y91         FDRE                                         r  module_control/M_regfile_q_reg[66]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442    14.846    module_control/clk_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  module_control/M_regfile_q_reg[66]_rep__0/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)       -0.031    15.051    module_control/M_regfile_q_reg[66]_rep__0
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -15.295    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.160ns  (logic 2.847ns (28.021%)  route 7.313ns (71.979%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.756     7.634    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.758 r  module_control/M_regfile_q[248]_i_34/O
                         net (fo=1, routed)           0.436     8.195    module_control/M_regfile_q[248]_i_34_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.319 r  module_control/M_regfile_q[248]_i_18/O
                         net (fo=2, routed)           0.631     8.950    module_control/M_regfile_q[248]_i_18_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  module_control/M_regfile_q[255]_i_113/O
                         net (fo=2, routed)           0.407     9.480    module_control/M_regfile_q[255]_i_113_n_0
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.604 r  module_control/M_regfile_q[207]_i_24/O
                         net (fo=1, routed)           0.000     9.604    module_control/M_regfile_q[207]_i_24_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.136 r  module_control/M_regfile_q_reg[207]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.136    module_control/M_regfile_q_reg[207]_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.449 f  module_control/M_regfile_q_reg[255]_i_131/O[3]
                         net (fo=1, routed)           0.794    11.243    module_control/M_regfile_q_reg[255]_i_131_n_4
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.306    11.549 f  module_control/M_regfile_q[255]_i_116/O
                         net (fo=1, routed)           0.639    12.188    module_control/M_regfile_q[255]_i_116_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.312 f  module_control/M_regfile_q[255]_i_79/O
                         net (fo=4, routed)           0.466    12.778    module_control/M_regfile_q[255]_i_79_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.124    12.902 f  module_control/M_regfile_q[191]_i_14/O
                         net (fo=4, routed)           0.485    13.387    module_control/M_regfile_q[191]_i_14_n_0
    SLICE_X48Y89         LUT5 (Prop_lut5_I2_O)        0.124    13.511 r  module_control/M_regfile_q[31]_i_10/O
                         net (fo=16, routed)          1.052    14.563    module_control/M_regfile_q[31]_i_10_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.687 r  module_control/M_regfile_q[26]_i_4/O
                         net (fo=1, routed)           0.493    15.179    module_control/M_regfile_q[26]_i_4_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I4_O)        0.124    15.303 r  module_control/M_regfile_q[26]_i_1/O
                         net (fo=1, routed)           0.000    15.303    module_control/M_regfile_q[26]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  module_control/M_regfile_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443    14.847    module_control/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  module_control/M_regfile_q_reg[26]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.081    15.151    module_control/M_regfile_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[66]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 2.417ns (24.028%)  route 7.642ns (75.972%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.914     7.792    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X48Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  module_control/M_regfile_q[255]_i_82/O
                         net (fo=1, routed)           0.551     8.467    module_control/M_regfile_q[255]_i_82_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.591 r  module_control/M_regfile_q[255]_i_39/O
                         net (fo=2, routed)           0.730     9.321    module_control/M_regfile_q[255]_i_39_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.445 r  module_control/M_regfile_q[255]_i_138/O
                         net (fo=2, routed)           0.513     9.958    module_control/M_regfile_q[255]_i_138_n_0
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.124    10.082 r  module_control/M_regfile_q[255]_i_130/O
                         net (fo=1, routed)           0.000    10.082    module_control/M_regfile_q[255]_i_130_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.626 f  module_control/M_regfile_q_reg[255]_i_108/O[2]
                         net (fo=1, routed)           0.804    11.431    module_control/M_regfile_q_reg[255]_i_108_n_5
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.301    11.732 f  module_control/M_regfile_q[255]_i_73/O
                         net (fo=1, routed)           0.434    12.166    module_control/M_regfile_q[255]_i_73_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.290 f  module_control/M_regfile_q[255]_i_32/O
                         net (fo=15, routed)          0.732    13.022    module_control/M_regfile_q[255]_i_32_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.146 r  module_control/M_regfile_q[79]_i_9/O
                         net (fo=16, routed)          0.956    14.101    module_control/M_regfile_q[79]_i_9_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.124    14.225 r  module_control/M_regfile_q[66]_i_4/O
                         net (fo=4, routed)           0.503    14.728    module_control/M_regfile_q[66]_i_4_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.124    14.852 r  module_control/M_regfile_q[66]_rep__1_i_1/O
                         net (fo=1, routed)           0.350    15.202    module_control/M_regfile_q[66]_rep__1_i_1_n_0
    SLICE_X54Y95         FDRE                                         r  module_control/M_regfile_q_reg[66]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442    14.846    module_control/clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  module_control/M_regfile_q_reg[66]_rep__1/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)       -0.013    15.056    module_control/M_regfile_q_reg[66]_rep__1
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 2.847ns (28.124%)  route 7.276ns (71.876%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.756     7.634    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.758 r  module_control/M_regfile_q[248]_i_34/O
                         net (fo=1, routed)           0.436     8.195    module_control/M_regfile_q[248]_i_34_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.319 r  module_control/M_regfile_q[248]_i_18/O
                         net (fo=2, routed)           0.631     8.950    module_control/M_regfile_q[248]_i_18_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  module_control/M_regfile_q[255]_i_113/O
                         net (fo=2, routed)           0.407     9.480    module_control/M_regfile_q[255]_i_113_n_0
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.604 r  module_control/M_regfile_q[207]_i_24/O
                         net (fo=1, routed)           0.000     9.604    module_control/M_regfile_q[207]_i_24_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.136 r  module_control/M_regfile_q_reg[207]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.136    module_control/M_regfile_q_reg[207]_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.449 f  module_control/M_regfile_q_reg[255]_i_131/O[3]
                         net (fo=1, routed)           0.794    11.243    module_control/M_regfile_q_reg[255]_i_131_n_4
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.306    11.549 f  module_control/M_regfile_q[255]_i_116/O
                         net (fo=1, routed)           0.639    12.188    module_control/M_regfile_q[255]_i_116_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.312 f  module_control/M_regfile_q[255]_i_79/O
                         net (fo=4, routed)           0.466    12.778    module_control/M_regfile_q[255]_i_79_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.124    12.902 f  module_control/M_regfile_q[191]_i_14/O
                         net (fo=4, routed)           0.602    13.504    module_control/M_regfile_q[191]_i_14_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.628 r  module_control/M_regfile_q[63]_i_10/O
                         net (fo=16, routed)          0.820    14.448    module_control/M_regfile_q[63]_i_10_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I5_O)        0.124    14.572 r  module_control/M_regfile_q[63]_i_5/O
                         net (fo=1, routed)           0.570    15.142    module_control/M_regfile_q[63]_i_5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.124    15.266 r  module_control/M_regfile_q[63]_i_1/O
                         net (fo=1, routed)           0.000    15.266    module_control/M_regfile_q[63]_i_1_n_0
    SLICE_X52Y95         FDSE                                         r  module_control/M_regfile_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442    14.846    module_control/clk_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  module_control/M_regfile_q_reg[63]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X52Y95         FDSE (Setup_fdse_C_D)        0.081    15.150    module_control/M_regfile_q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -15.266    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 2.640ns (26.130%)  route 7.463ns (73.870%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         0.835     6.434    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.124     6.558 r  module_control/M_regfile_q[80]_i_6/O
                         net (fo=4, routed)           0.522     7.080    module_control/M_regfile_q_reg[64]_2
    SLICE_X57Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.204 f  module_control/M_regfile_q[14]_i_24/O
                         net (fo=1, routed)           0.606     7.810    module_control/M_regfile_q[14]_i_24_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.934 f  module_control/M_regfile_q[14]_i_19/O
                         net (fo=90, routed)          1.489     9.423    module_control/M_regfile_q[14]_i_19_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.547 r  module_control/M_regfile_q[15]_i_90/O
                         net (fo=1, routed)           0.455    10.002    module_control/M_regfile_q[15]_i_90_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.126 r  module_control/M_regfile_q[15]_i_40/O
                         net (fo=3, routed)           0.433    10.559    module_control/M_regfile_q[15]_i_40_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.683 r  module_control/M_regfile_q[5]_i_4/O
                         net (fo=4, routed)           0.545    11.229    module_control/M_module_control_a[2]
    SLICE_X60Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.633 r  module_control/M_regfile_q_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.633    module_control/M_regfile_q_reg[2]_i_9_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.872 f  module_control/M_regfile_q_reg[7]_i_3/O[2]
                         net (fo=4, routed)           0.815    12.687    module_control/M_regfile_q_reg[7]_i_3_n_5
    SLICE_X61Y96         LUT4 (Prop_lut4_I1_O)        0.301    12.988 f  module_control/M_regfile_q[0]_i_11/O
                         net (fo=1, routed)           0.571    13.559    module_control/M_regfile_q[0]_i_11_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I0_O)        0.124    13.683 f  module_control/M_regfile_q[0]_i_10/O
                         net (fo=2, routed)           0.164    13.847    module_control/M_regfile_q[0]_i_10_n_0
    SLICE_X61Y97         LUT5 (Prop_lut5_I1_O)        0.124    13.971 r  module_control/M_regfile_q[0]_i_7/O
                         net (fo=5, routed)           0.323    14.294    module_control/M_regfile_q[0]_i_7_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.418 r  module_control/M_regfile_q[0]_i_4/O
                         net (fo=10, routed)          0.705    15.122    module_control/M_module_control_wd[0]
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.246 r  module_control/M_regfile_q[64]_i_1/O
                         net (fo=1, routed)           0.000    15.246    module_control/M_regfile_q[64]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443    14.847    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X57Y95         FDRE (Setup_fdre_C_D)        0.031    15.139    module_control/M_regfile_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[57]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.055ns  (logic 2.847ns (28.315%)  route 7.208ns (71.685%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.756     7.634    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.758 r  module_control/M_regfile_q[248]_i_34/O
                         net (fo=1, routed)           0.436     8.195    module_control/M_regfile_q[248]_i_34_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.319 r  module_control/M_regfile_q[248]_i_18/O
                         net (fo=2, routed)           0.631     8.950    module_control/M_regfile_q[248]_i_18_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  module_control/M_regfile_q[255]_i_113/O
                         net (fo=2, routed)           0.407     9.480    module_control/M_regfile_q[255]_i_113_n_0
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.604 r  module_control/M_regfile_q[207]_i_24/O
                         net (fo=1, routed)           0.000     9.604    module_control/M_regfile_q[207]_i_24_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.136 r  module_control/M_regfile_q_reg[207]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.136    module_control/M_regfile_q_reg[207]_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.449 f  module_control/M_regfile_q_reg[255]_i_131/O[3]
                         net (fo=1, routed)           0.794    11.243    module_control/M_regfile_q_reg[255]_i_131_n_4
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.306    11.549 f  module_control/M_regfile_q[255]_i_116/O
                         net (fo=1, routed)           0.639    12.188    module_control/M_regfile_q[255]_i_116_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.312 f  module_control/M_regfile_q[255]_i_79/O
                         net (fo=4, routed)           0.466    12.778    module_control/M_regfile_q[255]_i_79_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.124    12.902 f  module_control/M_regfile_q[191]_i_14/O
                         net (fo=4, routed)           0.602    13.504    module_control/M_regfile_q[191]_i_14_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.628 r  module_control/M_regfile_q[63]_i_10/O
                         net (fo=16, routed)          0.915    14.543    module_control/M_regfile_q[63]_i_10_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  module_control/M_regfile_q[57]_i_4/O
                         net (fo=1, routed)           0.407    15.074    module_control/M_regfile_q[57]_i_4_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.198 r  module_control/M_regfile_q[57]_i_1/O
                         net (fo=1, routed)           0.000    15.198    module_control/M_regfile_q[57]_i_1_n_0
    SLICE_X43Y91         FDSE                                         r  module_control/M_regfile_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.436    14.840    module_control/clk_IBUF_BUFG
    SLICE_X43Y91         FDSE                                         r  module_control/M_regfile_q_reg[57]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X43Y91         FDSE (Setup_fdse_C_D)        0.031    15.094    module_control/M_regfile_q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 module_control/M_regfile_q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/M_regfile_q_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.055ns  (logic 2.847ns (28.314%)  route 7.208ns (71.686%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.559     5.143    module_control/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  module_control/M_regfile_q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  module_control/M_regfile_q_reg[64]/Q
                         net (fo=484, routed)         1.155     6.754    module_control/M_regfile_q_reg_n_0_[64]
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.878 r  module_control/M_regfile_q[252]_i_52/O
                         net (fo=15, routed)          0.756     7.634    module_control/M_regfile_q[252]_i_52_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.758 r  module_control/M_regfile_q[248]_i_34/O
                         net (fo=1, routed)           0.436     8.195    module_control/M_regfile_q[248]_i_34_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.319 r  module_control/M_regfile_q[248]_i_18/O
                         net (fo=2, routed)           0.631     8.950    module_control/M_regfile_q[248]_i_18_n_0
    SLICE_X53Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  module_control/M_regfile_q[255]_i_113/O
                         net (fo=2, routed)           0.407     9.480    module_control/M_regfile_q[255]_i_113_n_0
    SLICE_X51Y93         LUT2 (Prop_lut2_I1_O)        0.124     9.604 r  module_control/M_regfile_q[207]_i_24/O
                         net (fo=1, routed)           0.000     9.604    module_control/M_regfile_q[207]_i_24_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.136 r  module_control/M_regfile_q_reg[207]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.136    module_control/M_regfile_q_reg[207]_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.449 f  module_control/M_regfile_q_reg[255]_i_131/O[3]
                         net (fo=1, routed)           0.794    11.243    module_control/M_regfile_q_reg[255]_i_131_n_4
    SLICE_X53Y94         LUT5 (Prop_lut5_I1_O)        0.306    11.549 f  module_control/M_regfile_q[255]_i_116/O
                         net (fo=1, routed)           0.639    12.188    module_control/M_regfile_q[255]_i_116_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124    12.312 f  module_control/M_regfile_q[255]_i_79/O
                         net (fo=4, routed)           0.466    12.778    module_control/M_regfile_q[255]_i_79_n_0
    SLICE_X53Y91         LUT3 (Prop_lut3_I0_O)        0.124    12.902 f  module_control/M_regfile_q[191]_i_14/O
                         net (fo=4, routed)           0.331    13.233    module_control/M_regfile_q[191]_i_14_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.357 r  module_control/M_regfile_q[159]_i_10/O
                         net (fo=16, routed)          0.973    14.330    module_control/M_regfile_q[159]_i_10_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.454 r  module_control/M_regfile_q[156]_i_4/O
                         net (fo=1, routed)           0.620    15.074    module_control/M_regfile_q[156]_i_4_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.198 r  module_control/M_regfile_q[156]_i_1/O
                         net (fo=1, routed)           0.000    15.198    module_control/M_regfile_q[156]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  module_control/M_regfile_q_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.437    14.841    module_control/clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  module_control/M_regfile_q_reg[156]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)        0.031    15.095    module_control/M_regfile_q_reg[156]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 -0.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 module_control/prng/M_w_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_z_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.477%)  route 0.143ns (46.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.644     1.588    module_control/prng/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  module_control/prng/M_w_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  module_control/prng/M_w_q_reg[3]/Q
                         net (fo=5, routed)           0.143     1.895    module_control/prng/M_prng_num[3]
    SLICE_X30Y99         FDRE                                         r  module_control/prng/M_z_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.830     2.020    module_control/prng/clk_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  module_control/prng/M_z_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.064     1.834    module_control/prng/M_z_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 module_control/prng/M_w_q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.665%)  route 0.412ns (66.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    module_control/prng/clk_IBUF_BUFG
    SLICE_X30Y99         FDSE                                         r  module_control/prng/M_w_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  module_control/prng/M_w_q_reg[22]/Q
                         net (fo=3, routed)           0.412     2.082    module_control/prng/M_w_q_reg_n_0_[22]
    SLICE_X30Y100        LUT6 (Prop_lut6_I3_O)        0.045     2.127 r  module_control/prng/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.127    module_control/prng/M_w_q[3]_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  module_control/prng/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.917     2.107    module_control/prng/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  module_control/prng/M_w_q_reg[3]/C
                         clock pessimism             -0.251     1.856    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.977    module_control/prng/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 module_control/prng/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.686%)  route 0.250ns (57.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.644     1.588    module_control/prng/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  module_control/prng/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  module_control/prng/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.250     1.979    module_control/prng/M_x_q[8]
    SLICE_X29Y99         LUT6 (Prop_lut6_I3_O)        0.045     2.024 r  module_control/prng/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.024    module_control/prng/M_w_q[19]_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  module_control/prng/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.832     2.021    module_control/prng/clk_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  module_control/prng/M_w_q_reg[19]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.862    module_control/prng/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 module_buttons/M_buttonReady_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_buttons/M_buttonPressed_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.556     1.500    module_buttons/clk_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  module_buttons/M_buttonReady_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  module_buttons/M_buttonReady_q_reg[1]/Q
                         net (fo=1, routed)           0.086     1.726    module_buttons/cond_gen_0[1].cond/p_1_in
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  module_buttons/cond_gen_0[1].cond/M_buttonPressed_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    module_buttons/cond_gen_0[1].cond_n_1
    SLICE_X45Y82         FDRE                                         r  module_buttons/M_buttonPressed_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.823     2.013    module_buttons/clk_IBUF_BUFG
    SLICE_X45Y82         FDRE                                         r  module_buttons/M_buttonPressed_q_reg[1]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X45Y82         FDRE (Hold_fdre_C_D)         0.091     1.604    module_buttons/M_buttonPressed_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 module_control/prng/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.643     1.587    module_control/prng/clk_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  module_control/prng/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  module_control/prng/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.121     1.849    module_control/prng/M_w_q_reg_n_0_[18]
    SLICE_X32Y103        FDRE                                         r  module_control/prng/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.916     2.106    module_control/prng/clk_IBUF_BUFG
    SLICE_X32Y103        FDRE                                         r  module_control/prng/M_z_q_reg[18]/C
                         clock pessimism             -0.506     1.600    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.076     1.676    module_control/prng/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 module_control/prng/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.644     1.588    module_control/prng/clk_IBUF_BUFG
    SLICE_X31Y102        FDRE                                         r  module_control/prng/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  module_control/prng/M_w_q_reg[9]/Q
                         net (fo=2, routed)           0.128     1.857    module_control/prng/M_w_q_reg_n_0_[9]
    SLICE_X31Y101        FDRE                                         r  module_control/prng/M_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.917     2.107    module_control/prng/clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  module_control/prng/M_z_q_reg[9]/C
                         clock pessimism             -0.503     1.604    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.078     1.682    module_control/prng/M_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 module_control/prng/M_w_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_z_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.643     1.587    module_control/prng/clk_IBUF_BUFG
    SLICE_X32Y103        FDSE                                         r  module_control/prng/M_w_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDSE (Prop_fdse_C_Q)         0.141     1.728 r  module_control/prng/M_w_q_reg[10]/Q
                         net (fo=2, routed)           0.131     1.859    module_control/prng/M_w_q_reg_n_0_[10]
    SLICE_X32Y102        FDRE                                         r  module_control/prng/M_z_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.917     2.107    module_control/prng/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  module_control/prng/M_z_q_reg[10]/C
                         clock pessimism             -0.503     1.604    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.076     1.680    module_control/prng/M_z_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 module_control/prng/M_z_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_y_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    module_control/prng/clk_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  module_control/prng/M_z_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  module_control/prng/M_z_q_reg[3]/Q
                         net (fo=1, routed)           0.055     1.709    module_control/prng/M_z_q[3]
    SLICE_X30Y99         FDRE                                         r  module_control/prng/M_y_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.830     2.020    module_control/prng/clk_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  module_control/prng/M_y_q_reg[3]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.023     1.529    module_control/prng/M_y_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 module_control/prng/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.243%)  route 0.151ns (44.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.644     1.588    module_control/prng/clk_IBUF_BUFG
    SLICE_X28Y100        FDSE                                         r  module_control/prng/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDSE (Prop_fdse_C_Q)         0.141     1.729 r  module_control/prng/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.151     1.880    module_control/prng/M_x_q[16]
    SLICE_X30Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  module_control/prng/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.925    module_control/prng/M_w_q[8]_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  module_control/prng/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.917     2.107    module_control/prng/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  module_control/prng/M_w_q_reg[8]/C
                         clock pessimism             -0.484     1.623    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.744    module_control/prng/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 module_control/prng/M_y_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_control/prng/M_x_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.643     1.587    module_control/prng/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  module_control/prng/M_y_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  module_control/prng/M_y_q_reg[12]/Q
                         net (fo=1, routed)           0.116     1.844    module_control/prng/M_y_q[12]
    SLICE_X35Y102        FDRE                                         r  module_control/prng/M_x_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.917     2.107    module_control/prng/clk_IBUF_BUFG
    SLICE_X35Y102        FDRE                                         r  module_control/prng/M_x_q_reg[12]/C
                         clock pessimism             -0.520     1.587    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.075     1.662    module_control/prng/M_x_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y81   module_buttons/cond_gen_0[1].cond/M_ctr_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y84   module_buttons/cond_gen_0[1].cond/sync/M_pipe_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y84   module_buttons/cond_gen_0[1].cond/sync/M_pipe_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y71   module_buttons/cond_gen_0[2].cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y74   module_buttons/cond_gen_0[4].cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y74   module_buttons/cond_gen_0[4].cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y75   module_buttons/cond_gen_0[4].cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y75   module_buttons/cond_gen_0[4].cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y75   module_buttons/cond_gen_0[4].cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96   module_control/M_regfile_q_reg[121]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y98   module_control/M_regfile_q_reg[122]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y97   module_control/M_regfile_q_reg[123]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y97   module_control/M_regfile_q_reg[124]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y98   module_control/M_regfile_q_reg[125]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y99   module_control/M_regfile_q_reg[126]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   module_control/M_regfile_q_reg[129]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y84   module_control/M_regfile_q_reg[130]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y84   module_control/M_regfile_q_reg[131]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y84   module_control/M_regfile_q_reg[132]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y84   module_buttons/cond_gen_0[1].cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y84   module_buttons/cond_gen_0[1].cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y71   module_buttons/cond_gen_0[2].cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96   module_control/M_regfile_q_reg[121]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y98   module_control/M_regfile_q_reg[122]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y97   module_control/M_regfile_q_reg[123]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y97   module_control/M_regfile_q_reg[124]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y98   module_control/M_regfile_q_reg[125]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y99   module_control/M_regfile_q_reg[126]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   module_control/M_regfile_q_reg[129]/C



