library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 8
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4350_o : std_logic;
  signal n4351_o : std_logic;
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic;
  signal n4357_o : std_logic;
  signal n4358_o : std_logic;
  signal n4359_o : std_logic_vector (2 downto 0);
begin
  o <= n4359_o;
  -- vhdl_source/peres.vhdl:13:17
  n4350_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4351_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4352_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4353_o <= n4351_o xor n4352_o;
  -- vhdl_source/peres.vhdl:15:17
  n4354_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4355_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4356_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4357_o <= n4355_o and n4356_o;
  -- vhdl_source/peres.vhdl:15:21
  n4358_o <= n4354_o xor n4357_o;
  n4359_o <= n4350_o & n4353_o & n4358_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3468 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3476 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3484 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3492 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3500 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3508 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3516 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3524 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3532 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3540 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3548 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3556 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3564 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3572 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3580 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3588 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3600 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3608 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3616 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3624 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3632 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3640 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3648 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3656 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3664 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3667_o : std_logic;
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3672 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3680 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3688 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3696 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3704 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3712 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic_vector (1 downto 0);
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic_vector (1 downto 0);
  signal n3722_o : std_logic;
  signal n3723_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3724 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic_vector (1 downto 0);
  signal n3733_o : std_logic;
  signal n3734_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3735 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic_vector (1 downto 0);
  signal n3744_o : std_logic;
  signal n3745_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3746 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic_vector (1 downto 0);
  signal n3755_o : std_logic;
  signal n3756_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3757 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic_vector (1 downto 0);
  signal n3766_o : std_logic;
  signal n3767_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3768 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic;
  signal n3776_o : std_logic_vector (1 downto 0);
  signal n3777_o : std_logic;
  signal n3778_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3779 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3782_o : std_logic;
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic_vector (1 downto 0);
  signal n3788_o : std_logic;
  signal n3789_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3790 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic;
  signal n3798_o : std_logic_vector (1 downto 0);
  signal n3799_o : std_logic;
  signal n3800_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3801 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic_vector (1 downto 0);
  signal n3810_o : std_logic;
  signal n3811_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3812 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic_vector (1 downto 0);
  signal n3821_o : std_logic;
  signal n3822_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3823 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic;
  signal n3831_o : std_logic_vector (1 downto 0);
  signal n3832_o : std_logic;
  signal n3833_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3834 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic_vector (1 downto 0);
  signal n3843_o : std_logic;
  signal n3844_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3845 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic_vector (1 downto 0);
  signal n3854_o : std_logic;
  signal n3855_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3856 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic_vector (1 downto 0);
  signal n3865_o : std_logic;
  signal n3866_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3867 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic_vector (1 downto 0);
  signal n3876_o : std_logic;
  signal n3877_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3878 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic_vector (1 downto 0);
  signal n3887_o : std_logic;
  signal n3888_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3889 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3900 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic;
  signal n3907_o : std_logic_vector (1 downto 0);
  signal n3908_o : std_logic;
  signal n3909_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3910 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic_vector (1 downto 0);
  signal n3919_o : std_logic;
  signal n3920_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3921 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic_vector (1 downto 0);
  signal n3930_o : std_logic;
  signal n3931_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3932 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic_vector (1 downto 0);
  signal n3941_o : std_logic;
  signal n3942_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3943 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic_vector (1 downto 0);
  signal n3952_o : std_logic;
  signal n3953_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3954 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic_vector (1 downto 0);
  signal n3963_o : std_logic;
  signal n3964_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3965 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic;
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic_vector (1 downto 0);
  signal n3974_o : std_logic;
  signal n3975_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3976 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic_vector (1 downto 0);
  signal n3985_o : std_logic;
  signal n3986_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3987 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic;
  signal n3995_o : std_logic_vector (1 downto 0);
  signal n3996_o : std_logic;
  signal n3997_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3998 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic_vector (1 downto 0);
  signal n4007_o : std_logic;
  signal n4008_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4009 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic_vector (1 downto 0);
  signal n4018_o : std_logic;
  signal n4019_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4020 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic;
  signal n4028_o : std_logic_vector (1 downto 0);
  signal n4029_o : std_logic;
  signal n4030_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4031 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic_vector (1 downto 0);
  signal n4040_o : std_logic;
  signal n4041_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4042 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic_vector (1 downto 0);
  signal n4051_o : std_logic;
  signal n4052_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4053 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic;
  signal n4061_o : std_logic_vector (1 downto 0);
  signal n4062_o : std_logic;
  signal n4063_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4064 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic_vector (1 downto 0);
  signal n4073_o : std_logic;
  signal n4074_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4075 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic_vector (1 downto 0);
  signal n4083_o : std_logic;
  signal n4084_o : std_logic;
  signal n4085_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4086 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic;
  signal n4093_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4094 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4097_o : std_logic;
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4102 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4105_o : std_logic;
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4110 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4118 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic;
  signal n4125_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4126 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4134 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4137_o : std_logic;
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4142 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic;
  signal n4149_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4150 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4158 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4166 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4169_o : std_logic;
  signal n4170_o : std_logic;
  signal n4171_o : std_logic;
  signal n4172_o : std_logic;
  signal n4173_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4174 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4177_o : std_logic;
  signal n4178_o : std_logic;
  signal n4179_o : std_logic;
  signal n4180_o : std_logic;
  signal n4181_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4182 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4190 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4193_o : std_logic;
  signal n4194_o : std_logic;
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4198 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4201_o : std_logic;
  signal n4202_o : std_logic;
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4210 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4218 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic;
  signal n4225_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4226 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4234 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic;
  signal n4241_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4242 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic;
  signal n4248_o : std_logic;
  signal n4249_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4250 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic;
  signal n4256_o : std_logic;
  signal n4257_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4258 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic;
  signal n4265_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4266 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4274 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4277_o : std_logic;
  signal n4278_o : std_logic;
  signal n4279_o : std_logic;
  signal n4280_o : std_logic;
  signal n4281_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4282 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic;
  signal n4289_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4290 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic;
  signal n4296_o : std_logic;
  signal n4297_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4298 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4301_o : std_logic;
  signal n4302_o : std_logic;
  signal n4303_o : std_logic;
  signal n4304_o : std_logic;
  signal n4305_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4306 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4309_o : std_logic;
  signal n4310_o : std_logic;
  signal n4311_o : std_logic;
  signal n4312_o : std_logic;
  signal n4313_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4314 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4317_o : std_logic;
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic;
  signal n4321_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4322 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4325_o : std_logic;
  signal n4326_o : std_logic;
  signal n4327_o : std_logic;
  signal n4328_o : std_logic;
  signal n4329_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4330 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4333_o : std_logic;
  signal n4334_o : std_logic;
  signal n4335_o : std_logic_vector (16 downto 0);
  signal n4336_o : std_logic_vector (16 downto 0);
  signal n4337_o : std_logic_vector (16 downto 0);
  signal n4338_o : std_logic_vector (16 downto 0);
  signal n4339_o : std_logic_vector (16 downto 0);
  signal n4340_o : std_logic_vector (16 downto 0);
  signal n4341_o : std_logic_vector (16 downto 0);
  signal n4342_o : std_logic_vector (16 downto 0);
  signal n4343_o : std_logic_vector (16 downto 0);
  signal n4344_o : std_logic_vector (16 downto 0);
  signal n4345_o : std_logic_vector (16 downto 0);
  signal n4346_o : std_logic_vector (16 downto 0);
  signal n4347_o : std_logic_vector (16 downto 0);
  signal n4348_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4335_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4336_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4337_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4338_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4339_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4340_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4341_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4342_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4343_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4344_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4345_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4346_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4347_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4348_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3465_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3466_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3467_o <= n3465_o & n3466_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3468 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3467_o,
    o => gen1_n1_cnot1_j_o);
  n3471_o <= gen1_n1_cnot1_j_n3468 (1);
  n3472_o <= gen1_n1_cnot1_j_n3468 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3473_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3474_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3475_o <= n3473_o & n3474_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3476 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3475_o,
    o => gen1_n2_cnot1_j_o);
  n3479_o <= gen1_n2_cnot1_j_n3476 (1);
  n3480_o <= gen1_n2_cnot1_j_n3476 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3481_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3482_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3483_o <= n3481_o & n3482_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3484 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3483_o,
    o => gen1_n3_cnot1_j_o);
  n3487_o <= gen1_n3_cnot1_j_n3484 (1);
  n3488_o <= gen1_n3_cnot1_j_n3484 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3489_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3490_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3491_o <= n3489_o & n3490_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3492 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3491_o,
    o => gen1_n4_cnot1_j_o);
  n3495_o <= gen1_n4_cnot1_j_n3492 (1);
  n3496_o <= gen1_n4_cnot1_j_n3492 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3497_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3498_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3499_o <= n3497_o & n3498_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3500 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3499_o,
    o => gen1_n5_cnot1_j_o);
  n3503_o <= gen1_n5_cnot1_j_n3500 (1);
  n3504_o <= gen1_n5_cnot1_j_n3500 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3505_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3506_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3507_o <= n3505_o & n3506_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3508 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3507_o,
    o => gen1_n6_cnot1_j_o);
  n3511_o <= gen1_n6_cnot1_j_n3508 (1);
  n3512_o <= gen1_n6_cnot1_j_n3508 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3513_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3514_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3515_o <= n3513_o & n3514_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3516 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3515_o,
    o => gen1_n7_cnot1_j_o);
  n3519_o <= gen1_n7_cnot1_j_n3516 (1);
  n3520_o <= gen1_n7_cnot1_j_n3516 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3521_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3522_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3523_o <= n3521_o & n3522_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3524 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3523_o,
    o => gen1_n8_cnot1_j_o);
  n3527_o <= gen1_n8_cnot1_j_n3524 (1);
  n3528_o <= gen1_n8_cnot1_j_n3524 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3529_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3530_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3531_o <= n3529_o & n3530_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3532 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3531_o,
    o => gen1_n9_cnot1_j_o);
  n3535_o <= gen1_n9_cnot1_j_n3532 (1);
  n3536_o <= gen1_n9_cnot1_j_n3532 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3537_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3538_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3539_o <= n3537_o & n3538_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3540 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3539_o,
    o => gen1_n10_cnot1_j_o);
  n3543_o <= gen1_n10_cnot1_j_n3540 (1);
  n3544_o <= gen1_n10_cnot1_j_n3540 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3545_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3546_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3547_o <= n3545_o & n3546_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3548 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3547_o,
    o => gen1_n11_cnot1_j_o);
  n3551_o <= gen1_n11_cnot1_j_n3548 (1);
  n3552_o <= gen1_n11_cnot1_j_n3548 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3553_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3554_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3555_o <= n3553_o & n3554_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3556 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3555_o,
    o => gen1_n12_cnot1_j_o);
  n3559_o <= gen1_n12_cnot1_j_n3556 (1);
  n3560_o <= gen1_n12_cnot1_j_n3556 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3561_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3562_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3563_o <= n3561_o & n3562_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3564 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3563_o,
    o => gen1_n13_cnot1_j_o);
  n3567_o <= gen1_n13_cnot1_j_n3564 (1);
  n3568_o <= gen1_n13_cnot1_j_n3564 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3569_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3570_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3571_o <= n3569_o & n3570_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3572 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3571_o,
    o => gen1_n14_cnot1_j_o);
  n3575_o <= gen1_n14_cnot1_j_n3572 (1);
  n3576_o <= gen1_n14_cnot1_j_n3572 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3577_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3578_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3579_o <= n3577_o & n3578_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3580 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3579_o,
    o => gen1_n15_cnot1_j_o);
  n3583_o <= gen1_n15_cnot1_j_n3580 (1);
  n3584_o <= gen1_n15_cnot1_j_n3580 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3585_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3586_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3587_o <= n3585_o & n3586_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3588 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3587_o,
    o => gen1_n16_cnot1_j_o);
  n3591_o <= gen1_n16_cnot1_j_n3588 (1);
  n3592_o <= gen1_n16_cnot1_j_n3588 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3593_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3594_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3595_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3596_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3597_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3598_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3599_o <= n3597_o & n3598_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3600 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3599_o,
    o => gen2_n16_cnot2_j_o);
  n3603_o <= gen2_n16_cnot2_j_n3600 (1);
  n3604_o <= gen2_n16_cnot2_j_n3600 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3605_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3606_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3607_o <= n3605_o & n3606_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3608 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3607_o,
    o => gen2_n15_cnot2_j_o);
  n3611_o <= gen2_n15_cnot2_j_n3608 (1);
  n3612_o <= gen2_n15_cnot2_j_n3608 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3613_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3614_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3615_o <= n3613_o & n3614_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3616 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3615_o,
    o => gen2_n14_cnot2_j_o);
  n3619_o <= gen2_n14_cnot2_j_n3616 (1);
  n3620_o <= gen2_n14_cnot2_j_n3616 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3621_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3622_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3623_o <= n3621_o & n3622_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3624 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3623_o,
    o => gen2_n13_cnot2_j_o);
  n3627_o <= gen2_n13_cnot2_j_n3624 (1);
  n3628_o <= gen2_n13_cnot2_j_n3624 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3629_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3630_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3631_o <= n3629_o & n3630_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3632 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3631_o,
    o => gen2_n12_cnot2_j_o);
  n3635_o <= gen2_n12_cnot2_j_n3632 (1);
  n3636_o <= gen2_n12_cnot2_j_n3632 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3637_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3638_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3639_o <= n3637_o & n3638_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3640 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3639_o,
    o => gen2_n11_cnot2_j_o);
  n3643_o <= gen2_n11_cnot2_j_n3640 (1);
  n3644_o <= gen2_n11_cnot2_j_n3640 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3645_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3646_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3647_o <= n3645_o & n3646_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3648 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3647_o,
    o => gen2_n10_cnot2_j_o);
  n3651_o <= gen2_n10_cnot2_j_n3648 (1);
  n3652_o <= gen2_n10_cnot2_j_n3648 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3653_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3654_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3655_o <= n3653_o & n3654_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3656 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3655_o,
    o => gen2_n9_cnot2_j_o);
  n3659_o <= gen2_n9_cnot2_j_n3656 (1);
  n3660_o <= gen2_n9_cnot2_j_n3656 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3661_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3662_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3663_o <= n3661_o & n3662_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3664 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3663_o,
    o => gen2_n8_cnot2_j_o);
  n3667_o <= gen2_n8_cnot2_j_n3664 (1);
  n3668_o <= gen2_n8_cnot2_j_n3664 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3669_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3670_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3671_o <= n3669_o & n3670_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3672 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3671_o,
    o => gen2_n7_cnot2_j_o);
  n3675_o <= gen2_n7_cnot2_j_n3672 (1);
  n3676_o <= gen2_n7_cnot2_j_n3672 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3677_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3678_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3679_o <= n3677_o & n3678_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3680 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3679_o,
    o => gen2_n6_cnot2_j_o);
  n3683_o <= gen2_n6_cnot2_j_n3680 (1);
  n3684_o <= gen2_n6_cnot2_j_n3680 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3685_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3686_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3687_o <= n3685_o & n3686_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3688 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3687_o,
    o => gen2_n5_cnot2_j_o);
  n3691_o <= gen2_n5_cnot2_j_n3688 (1);
  n3692_o <= gen2_n5_cnot2_j_n3688 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3693_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3694_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3695_o <= n3693_o & n3694_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3696 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3695_o,
    o => gen2_n4_cnot2_j_o);
  n3699_o <= gen2_n4_cnot2_j_n3696 (1);
  n3700_o <= gen2_n4_cnot2_j_n3696 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3701_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3702_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3703_o <= n3701_o & n3702_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3704 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3703_o,
    o => gen2_n3_cnot2_j_o);
  n3707_o <= gen2_n3_cnot2_j_n3704 (1);
  n3708_o <= gen2_n3_cnot2_j_n3704 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3709_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3710_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3711_o <= n3709_o & n3710_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3712 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3711_o,
    o => gen2_n2_cnot2_j_o);
  n3715_o <= gen2_n2_cnot2_j_n3712 (1);
  n3716_o <= gen2_n2_cnot2_j_n3712 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3717_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3718_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3719_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3720_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3721_o <= n3719_o & n3720_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3722_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3723_o <= n3721_o & n3722_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3724 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3723_o,
    o => gen3_n1_ccnot3_j_o);
  n3727_o <= gen3_n1_ccnot3_j_n3724 (2);
  n3728_o <= gen3_n1_ccnot3_j_n3724 (1);
  n3729_o <= gen3_n1_ccnot3_j_n3724 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3730_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3731_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3732_o <= n3730_o & n3731_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3733_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3734_o <= n3732_o & n3733_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3735 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3734_o,
    o => gen3_n2_ccnot3_j_o);
  n3738_o <= gen3_n2_ccnot3_j_n3735 (2);
  n3739_o <= gen3_n2_ccnot3_j_n3735 (1);
  n3740_o <= gen3_n2_ccnot3_j_n3735 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3741_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3742_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3743_o <= n3741_o & n3742_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3744_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3745_o <= n3743_o & n3744_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3746 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3745_o,
    o => gen3_n3_ccnot3_j_o);
  n3749_o <= gen3_n3_ccnot3_j_n3746 (2);
  n3750_o <= gen3_n3_ccnot3_j_n3746 (1);
  n3751_o <= gen3_n3_ccnot3_j_n3746 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3752_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3753_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3754_o <= n3752_o & n3753_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3755_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3756_o <= n3754_o & n3755_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3757 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3756_o,
    o => gen3_n4_ccnot3_j_o);
  n3760_o <= gen3_n4_ccnot3_j_n3757 (2);
  n3761_o <= gen3_n4_ccnot3_j_n3757 (1);
  n3762_o <= gen3_n4_ccnot3_j_n3757 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3763_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3764_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3765_o <= n3763_o & n3764_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3766_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3767_o <= n3765_o & n3766_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3768 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3767_o,
    o => gen3_n5_ccnot3_j_o);
  n3771_o <= gen3_n5_ccnot3_j_n3768 (2);
  n3772_o <= gen3_n5_ccnot3_j_n3768 (1);
  n3773_o <= gen3_n5_ccnot3_j_n3768 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3774_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3775_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3776_o <= n3774_o & n3775_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3777_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3778_o <= n3776_o & n3777_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3779 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3778_o,
    o => gen3_n6_ccnot3_j_o);
  n3782_o <= gen3_n6_ccnot3_j_n3779 (2);
  n3783_o <= gen3_n6_ccnot3_j_n3779 (1);
  n3784_o <= gen3_n6_ccnot3_j_n3779 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3785_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3786_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3787_o <= n3785_o & n3786_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3788_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3789_o <= n3787_o & n3788_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3790 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3789_o,
    o => gen3_n7_ccnot3_j_o);
  n3793_o <= gen3_n7_ccnot3_j_n3790 (2);
  n3794_o <= gen3_n7_ccnot3_j_n3790 (1);
  n3795_o <= gen3_n7_ccnot3_j_n3790 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3796_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3797_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3798_o <= n3796_o & n3797_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3799_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3800_o <= n3798_o & n3799_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3801 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3800_o,
    o => gen3_n8_ccnot3_j_o);
  n3804_o <= gen3_n8_ccnot3_j_n3801 (2);
  n3805_o <= gen3_n8_ccnot3_j_n3801 (1);
  n3806_o <= gen3_n8_ccnot3_j_n3801 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3807_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3808_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3809_o <= n3807_o & n3808_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3810_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3811_o <= n3809_o & n3810_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3812 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3811_o,
    o => gen3_n9_ccnot3_j_o);
  n3815_o <= gen3_n9_ccnot3_j_n3812 (2);
  n3816_o <= gen3_n9_ccnot3_j_n3812 (1);
  n3817_o <= gen3_n9_ccnot3_j_n3812 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3818_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3819_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3820_o <= n3818_o & n3819_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3821_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3822_o <= n3820_o & n3821_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3823 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3822_o,
    o => gen3_n10_ccnot3_j_o);
  n3826_o <= gen3_n10_ccnot3_j_n3823 (2);
  n3827_o <= gen3_n10_ccnot3_j_n3823 (1);
  n3828_o <= gen3_n10_ccnot3_j_n3823 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3829_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3830_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3831_o <= n3829_o & n3830_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3832_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3833_o <= n3831_o & n3832_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3834 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3833_o,
    o => gen3_n11_ccnot3_j_o);
  n3837_o <= gen3_n11_ccnot3_j_n3834 (2);
  n3838_o <= gen3_n11_ccnot3_j_n3834 (1);
  n3839_o <= gen3_n11_ccnot3_j_n3834 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3840_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3841_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3842_o <= n3840_o & n3841_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3843_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3844_o <= n3842_o & n3843_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3845 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3844_o,
    o => gen3_n12_ccnot3_j_o);
  n3848_o <= gen3_n12_ccnot3_j_n3845 (2);
  n3849_o <= gen3_n12_ccnot3_j_n3845 (1);
  n3850_o <= gen3_n12_ccnot3_j_n3845 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3851_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3852_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3853_o <= n3851_o & n3852_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3854_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3855_o <= n3853_o & n3854_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3856 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3855_o,
    o => gen3_n13_ccnot3_j_o);
  n3859_o <= gen3_n13_ccnot3_j_n3856 (2);
  n3860_o <= gen3_n13_ccnot3_j_n3856 (1);
  n3861_o <= gen3_n13_ccnot3_j_n3856 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3862_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3863_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3864_o <= n3862_o & n3863_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3865_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3866_o <= n3864_o & n3865_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3867 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3866_o,
    o => gen3_n14_ccnot3_j_o);
  n3870_o <= gen3_n14_ccnot3_j_n3867 (2);
  n3871_o <= gen3_n14_ccnot3_j_n3867 (1);
  n3872_o <= gen3_n14_ccnot3_j_n3867 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3873_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3874_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3875_o <= n3873_o & n3874_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3876_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3877_o <= n3875_o & n3876_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3878 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3877_o,
    o => gen3_n15_ccnot3_j_o);
  n3881_o <= gen3_n15_ccnot3_j_n3878 (2);
  n3882_o <= gen3_n15_ccnot3_j_n3878 (1);
  n3883_o <= gen3_n15_ccnot3_j_n3878 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3884_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3885_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3886_o <= n3884_o & n3885_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3887_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3888_o <= n3886_o & n3887_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3889 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3888_o,
    o => gen3_n16_ccnot3_j_o);
  n3892_o <= gen3_n16_ccnot3_j_n3889 (2);
  n3893_o <= gen3_n16_ccnot3_j_n3889 (1);
  n3894_o <= gen3_n16_ccnot3_j_n3889 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3895_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3896_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3897_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3898_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3899_o <= n3897_o & n3898_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3900 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3899_o,
    o => cnot_4_o);
  n3903_o <= cnot_4_n3900 (1);
  n3904_o <= cnot_4_n3900 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3905_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3906_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3907_o <= n3905_o & n3906_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3908_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3909_o <= n3907_o & n3908_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3910 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3909_o,
    o => gen4_n15_peres4_j_o);
  n3913_o <= gen4_n15_peres4_j_n3910 (2);
  n3914_o <= gen4_n15_peres4_j_n3910 (1);
  n3915_o <= gen4_n15_peres4_j_n3910 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3916_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3917_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3918_o <= n3916_o & n3917_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3919_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3920_o <= n3918_o & n3919_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3921 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3920_o,
    o => gen4_n14_peres4_j_o);
  n3924_o <= gen4_n14_peres4_j_n3921 (2);
  n3925_o <= gen4_n14_peres4_j_n3921 (1);
  n3926_o <= gen4_n14_peres4_j_n3921 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3927_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3928_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3929_o <= n3927_o & n3928_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3930_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3931_o <= n3929_o & n3930_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3932 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3931_o,
    o => gen4_n13_peres4_j_o);
  n3935_o <= gen4_n13_peres4_j_n3932 (2);
  n3936_o <= gen4_n13_peres4_j_n3932 (1);
  n3937_o <= gen4_n13_peres4_j_n3932 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3938_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3939_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3940_o <= n3938_o & n3939_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3941_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3942_o <= n3940_o & n3941_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3943 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3942_o,
    o => gen4_n12_peres4_j_o);
  n3946_o <= gen4_n12_peres4_j_n3943 (2);
  n3947_o <= gen4_n12_peres4_j_n3943 (1);
  n3948_o <= gen4_n12_peres4_j_n3943 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3949_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3950_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3951_o <= n3949_o & n3950_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3952_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3953_o <= n3951_o & n3952_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3954 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3953_o,
    o => gen4_n11_peres4_j_o);
  n3957_o <= gen4_n11_peres4_j_n3954 (2);
  n3958_o <= gen4_n11_peres4_j_n3954 (1);
  n3959_o <= gen4_n11_peres4_j_n3954 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3960_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3961_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3962_o <= n3960_o & n3961_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3963_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3964_o <= n3962_o & n3963_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3965 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3964_o,
    o => gen4_n10_peres4_j_o);
  n3968_o <= gen4_n10_peres4_j_n3965 (2);
  n3969_o <= gen4_n10_peres4_j_n3965 (1);
  n3970_o <= gen4_n10_peres4_j_n3965 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3971_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3972_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3973_o <= n3971_o & n3972_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3974_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3975_o <= n3973_o & n3974_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3976 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3975_o,
    o => gen4_n9_peres4_j_o);
  n3979_o <= gen4_n9_peres4_j_n3976 (2);
  n3980_o <= gen4_n9_peres4_j_n3976 (1);
  n3981_o <= gen4_n9_peres4_j_n3976 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3982_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3983_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3984_o <= n3982_o & n3983_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3985_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3986_o <= n3984_o & n3985_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3987 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3986_o,
    o => gen4_n8_peres4_j_o);
  n3990_o <= gen4_n8_peres4_j_n3987 (2);
  n3991_o <= gen4_n8_peres4_j_n3987 (1);
  n3992_o <= gen4_n8_peres4_j_n3987 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3993_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3994_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3995_o <= n3993_o & n3994_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3996_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3997_o <= n3995_o & n3996_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3998 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3997_o,
    o => gen4_n7_peres4_j_o);
  n4001_o <= gen4_n7_peres4_j_n3998 (2);
  n4002_o <= gen4_n7_peres4_j_n3998 (1);
  n4003_o <= gen4_n7_peres4_j_n3998 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4004_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4005_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4006_o <= n4004_o & n4005_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4007_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4008_o <= n4006_o & n4007_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4009 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4008_o,
    o => gen4_n6_peres4_j_o);
  n4012_o <= gen4_n6_peres4_j_n4009 (2);
  n4013_o <= gen4_n6_peres4_j_n4009 (1);
  n4014_o <= gen4_n6_peres4_j_n4009 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4015_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4016_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4017_o <= n4015_o & n4016_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4018_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4019_o <= n4017_o & n4018_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4020 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4019_o,
    o => gen4_n5_peres4_j_o);
  n4023_o <= gen4_n5_peres4_j_n4020 (2);
  n4024_o <= gen4_n5_peres4_j_n4020 (1);
  n4025_o <= gen4_n5_peres4_j_n4020 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4026_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4027_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4028_o <= n4026_o & n4027_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4029_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4030_o <= n4028_o & n4029_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4031 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4030_o,
    o => gen4_n4_peres4_j_o);
  n4034_o <= gen4_n4_peres4_j_n4031 (2);
  n4035_o <= gen4_n4_peres4_j_n4031 (1);
  n4036_o <= gen4_n4_peres4_j_n4031 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4037_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4038_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4039_o <= n4037_o & n4038_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4040_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4041_o <= n4039_o & n4040_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4042 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4041_o,
    o => gen4_n3_peres4_j_o);
  n4045_o <= gen4_n3_peres4_j_n4042 (2);
  n4046_o <= gen4_n3_peres4_j_n4042 (1);
  n4047_o <= gen4_n3_peres4_j_n4042 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4048_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4049_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4050_o <= n4048_o & n4049_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4051_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4052_o <= n4050_o & n4051_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4053 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4052_o,
    o => gen4_n2_peres4_j_o);
  n4056_o <= gen4_n2_peres4_j_n4053 (2);
  n4057_o <= gen4_n2_peres4_j_n4053 (1);
  n4058_o <= gen4_n2_peres4_j_n4053 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4059_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4060_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4061_o <= n4059_o & n4060_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4062_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4063_o <= n4061_o & n4062_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4064 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4063_o,
    o => gen4_n1_peres4_j_o);
  n4067_o <= gen4_n1_peres4_j_n4064 (2);
  n4068_o <= gen4_n1_peres4_j_n4064 (1);
  n4069_o <= gen4_n1_peres4_j_n4064 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4070_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4071_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4072_o <= n4070_o & n4071_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4073_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4074_o <= n4072_o & n4073_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4075 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4074_o,
    o => gen4_n0_peres4_j_o);
  n4078_o <= gen4_n0_peres4_j_n4075 (2);
  n4079_o <= gen4_n0_peres4_j_n4075 (1);
  n4080_o <= gen4_n0_peres4_j_n4075 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4081_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4082_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4083_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4084_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4085_o <= n4083_o & n4084_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4086 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4085_o,
    o => gen5_n1_cnot5_j_o);
  n4089_o <= gen5_n1_cnot5_j_n4086 (1);
  n4090_o <= gen5_n1_cnot5_j_n4086 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4091_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4092_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4093_o <= n4091_o & n4092_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4094 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4093_o,
    o => gen5_n2_cnot5_j_o);
  n4097_o <= gen5_n2_cnot5_j_n4094 (1);
  n4098_o <= gen5_n2_cnot5_j_n4094 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4099_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4100_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4101_o <= n4099_o & n4100_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4102 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4101_o,
    o => gen5_n3_cnot5_j_o);
  n4105_o <= gen5_n3_cnot5_j_n4102 (1);
  n4106_o <= gen5_n3_cnot5_j_n4102 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4107_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4108_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4109_o <= n4107_o & n4108_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4110 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4109_o,
    o => gen5_n4_cnot5_j_o);
  n4113_o <= gen5_n4_cnot5_j_n4110 (1);
  n4114_o <= gen5_n4_cnot5_j_n4110 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4115_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4116_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4117_o <= n4115_o & n4116_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4118 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4117_o,
    o => gen5_n5_cnot5_j_o);
  n4121_o <= gen5_n5_cnot5_j_n4118 (1);
  n4122_o <= gen5_n5_cnot5_j_n4118 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4123_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4124_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4125_o <= n4123_o & n4124_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4126 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4125_o,
    o => gen5_n6_cnot5_j_o);
  n4129_o <= gen5_n6_cnot5_j_n4126 (1);
  n4130_o <= gen5_n6_cnot5_j_n4126 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4131_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4132_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4133_o <= n4131_o & n4132_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4134 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4133_o,
    o => gen5_n7_cnot5_j_o);
  n4137_o <= gen5_n7_cnot5_j_n4134 (1);
  n4138_o <= gen5_n7_cnot5_j_n4134 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4139_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4140_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4141_o <= n4139_o & n4140_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4142 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4141_o,
    o => gen5_n8_cnot5_j_o);
  n4145_o <= gen5_n8_cnot5_j_n4142 (1);
  n4146_o <= gen5_n8_cnot5_j_n4142 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4147_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4148_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4149_o <= n4147_o & n4148_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4150 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4149_o,
    o => gen5_n9_cnot5_j_o);
  n4153_o <= gen5_n9_cnot5_j_n4150 (1);
  n4154_o <= gen5_n9_cnot5_j_n4150 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4155_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4156_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4157_o <= n4155_o & n4156_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4158 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4157_o,
    o => gen5_n10_cnot5_j_o);
  n4161_o <= gen5_n10_cnot5_j_n4158 (1);
  n4162_o <= gen5_n10_cnot5_j_n4158 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4163_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4164_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4165_o <= n4163_o & n4164_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4166 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4165_o,
    o => gen5_n11_cnot5_j_o);
  n4169_o <= gen5_n11_cnot5_j_n4166 (1);
  n4170_o <= gen5_n11_cnot5_j_n4166 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4171_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4172_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4173_o <= n4171_o & n4172_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4174 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4173_o,
    o => gen5_n12_cnot5_j_o);
  n4177_o <= gen5_n12_cnot5_j_n4174 (1);
  n4178_o <= gen5_n12_cnot5_j_n4174 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4179_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4180_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4181_o <= n4179_o & n4180_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4182 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4181_o,
    o => gen5_n13_cnot5_j_o);
  n4185_o <= gen5_n13_cnot5_j_n4182 (1);
  n4186_o <= gen5_n13_cnot5_j_n4182 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4187_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4188_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4189_o <= n4187_o & n4188_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4190 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4189_o,
    o => gen5_n14_cnot5_j_o);
  n4193_o <= gen5_n14_cnot5_j_n4190 (1);
  n4194_o <= gen5_n14_cnot5_j_n4190 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4195_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4196_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4197_o <= n4195_o & n4196_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4198 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4197_o,
    o => gen5_n15_cnot5_j_o);
  n4201_o <= gen5_n15_cnot5_j_n4198 (1);
  n4202_o <= gen5_n15_cnot5_j_n4198 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4203_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4204_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4205_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4206_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4207_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4208_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4209_o <= n4207_o & n4208_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4210 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4209_o,
    o => gen6_n1_cnot1_j_o);
  n4213_o <= gen6_n1_cnot1_j_n4210 (1);
  n4214_o <= gen6_n1_cnot1_j_n4210 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4215_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4216_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4217_o <= n4215_o & n4216_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4218 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4217_o,
    o => gen6_n2_cnot1_j_o);
  n4221_o <= gen6_n2_cnot1_j_n4218 (1);
  n4222_o <= gen6_n2_cnot1_j_n4218 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4223_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4224_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4225_o <= n4223_o & n4224_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4226 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4225_o,
    o => gen6_n3_cnot1_j_o);
  n4229_o <= gen6_n3_cnot1_j_n4226 (1);
  n4230_o <= gen6_n3_cnot1_j_n4226 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4231_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4232_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4233_o <= n4231_o & n4232_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4234 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4233_o,
    o => gen6_n4_cnot1_j_o);
  n4237_o <= gen6_n4_cnot1_j_n4234 (1);
  n4238_o <= gen6_n4_cnot1_j_n4234 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4239_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4240_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4241_o <= n4239_o & n4240_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4242 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4241_o,
    o => gen6_n5_cnot1_j_o);
  n4245_o <= gen6_n5_cnot1_j_n4242 (1);
  n4246_o <= gen6_n5_cnot1_j_n4242 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4247_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4248_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4249_o <= n4247_o & n4248_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4250 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4249_o,
    o => gen6_n6_cnot1_j_o);
  n4253_o <= gen6_n6_cnot1_j_n4250 (1);
  n4254_o <= gen6_n6_cnot1_j_n4250 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4255_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4256_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4257_o <= n4255_o & n4256_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4258 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4257_o,
    o => gen6_n7_cnot1_j_o);
  n4261_o <= gen6_n7_cnot1_j_n4258 (1);
  n4262_o <= gen6_n7_cnot1_j_n4258 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4263_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4264_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4265_o <= n4263_o & n4264_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4266 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4265_o,
    o => gen6_n8_cnot1_j_o);
  n4269_o <= gen6_n8_cnot1_j_n4266 (1);
  n4270_o <= gen6_n8_cnot1_j_n4266 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4271_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4272_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4273_o <= n4271_o & n4272_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4274 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4273_o,
    o => gen6_n9_cnot1_j_o);
  n4277_o <= gen6_n9_cnot1_j_n4274 (1);
  n4278_o <= gen6_n9_cnot1_j_n4274 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4279_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4280_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4281_o <= n4279_o & n4280_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4282 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4281_o,
    o => gen6_n10_cnot1_j_o);
  n4285_o <= gen6_n10_cnot1_j_n4282 (1);
  n4286_o <= gen6_n10_cnot1_j_n4282 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4287_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4288_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4289_o <= n4287_o & n4288_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4290 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4289_o,
    o => gen6_n11_cnot1_j_o);
  n4293_o <= gen6_n11_cnot1_j_n4290 (1);
  n4294_o <= gen6_n11_cnot1_j_n4290 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4295_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4296_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4297_o <= n4295_o & n4296_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4298 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4297_o,
    o => gen6_n12_cnot1_j_o);
  n4301_o <= gen6_n12_cnot1_j_n4298 (1);
  n4302_o <= gen6_n12_cnot1_j_n4298 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4303_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4304_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4305_o <= n4303_o & n4304_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4306 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4305_o,
    o => gen6_n13_cnot1_j_o);
  n4309_o <= gen6_n13_cnot1_j_n4306 (1);
  n4310_o <= gen6_n13_cnot1_j_n4306 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4311_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4312_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4313_o <= n4311_o & n4312_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4314 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4313_o,
    o => gen6_n14_cnot1_j_o);
  n4317_o <= gen6_n14_cnot1_j_n4314 (1);
  n4318_o <= gen6_n14_cnot1_j_n4314 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4319_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4320_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4321_o <= n4319_o & n4320_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4322 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4321_o,
    o => gen6_n15_cnot1_j_o);
  n4325_o <= gen6_n15_cnot1_j_n4322 (1);
  n4326_o <= gen6_n15_cnot1_j_n4322 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4327_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4328_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4329_o <= n4327_o & n4328_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4330 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4329_o,
    o => gen6_n16_cnot1_j_o);
  n4333_o <= gen6_n16_cnot1_j_n4330 (1);
  n4334_o <= gen6_n16_cnot1_j_n4330 (0);
  n4335_o <= n3591_o & n3583_o & n3575_o & n3567_o & n3559_o & n3551_o & n3543_o & n3535_o & n3527_o & n3519_o & n3511_o & n3503_o & n3495_o & n3487_o & n3479_o & n3471_o & n3593_o;
  n4336_o <= n3592_o & n3584_o & n3576_o & n3568_o & n3560_o & n3552_o & n3544_o & n3536_o & n3528_o & n3520_o & n3512_o & n3504_o & n3496_o & n3488_o & n3480_o & n3472_o & n3594_o;
  n4337_o <= n3596_o & n3603_o & n3611_o & n3619_o & n3627_o & n3635_o & n3643_o & n3651_o & n3659_o & n3667_o & n3675_o & n3683_o & n3691_o & n3699_o & n3707_o & n3715_o & n3595_o;
  n4338_o <= n3604_o & n3612_o & n3620_o & n3628_o & n3636_o & n3644_o & n3652_o & n3660_o & n3668_o & n3676_o & n3684_o & n3692_o & n3700_o & n3708_o & n3716_o & n3717_o;
  n4339_o <= n3894_o & n3883_o & n3872_o & n3861_o & n3850_o & n3839_o & n3828_o & n3817_o & n3806_o & n3795_o & n3784_o & n3773_o & n3762_o & n3751_o & n3740_o & n3729_o & n3718_o;
  n4340_o <= n3895_o & n3893_o & n3882_o & n3871_o & n3860_o & n3849_o & n3838_o & n3827_o & n3816_o & n3805_o & n3794_o & n3783_o & n3772_o & n3761_o & n3750_o & n3739_o & n3728_o;
  n4341_o <= n3896_o & n3892_o & n3881_o & n3870_o & n3859_o & n3848_o & n3837_o & n3826_o & n3815_o & n3804_o & n3793_o & n3782_o & n3771_o & n3760_o & n3749_o & n3738_o & n3727_o;
  n4342_o <= n3903_o & n3913_o & n3924_o & n3935_o & n3946_o & n3957_o & n3968_o & n3979_o & n3990_o & n4001_o & n4012_o & n4023_o & n4034_o & n4045_o & n4056_o & n4067_o & n4078_o;
  n4343_o <= n3915_o & n3926_o & n3937_o & n3948_o & n3959_o & n3970_o & n3981_o & n3992_o & n4003_o & n4014_o & n4025_o & n4036_o & n4047_o & n4058_o & n4069_o & n4080_o & n4081_o;
  n4344_o <= n3904_o & n3914_o & n3925_o & n3936_o & n3947_o & n3958_o & n3969_o & n3980_o & n3991_o & n4002_o & n4013_o & n4024_o & n4035_o & n4046_o & n4057_o & n4068_o & n4079_o;
  n4345_o <= n4202_o & n4194_o & n4186_o & n4178_o & n4170_o & n4162_o & n4154_o & n4146_o & n4138_o & n4130_o & n4122_o & n4114_o & n4106_o & n4098_o & n4090_o & n4082_o;
  n4346_o <= n4204_o & n4201_o & n4193_o & n4185_o & n4177_o & n4169_o & n4161_o & n4153_o & n4145_o & n4137_o & n4129_o & n4121_o & n4113_o & n4105_o & n4097_o & n4089_o & n4203_o;
  n4347_o <= n4333_o & n4325_o & n4317_o & n4309_o & n4301_o & n4293_o & n4285_o & n4277_o & n4269_o & n4261_o & n4253_o & n4245_o & n4237_o & n4229_o & n4221_o & n4213_o & n4205_o;
  n4348_o <= n4334_o & n4326_o & n4318_o & n4310_o & n4302_o & n4294_o & n4286_o & n4278_o & n4270_o & n4262_o & n4254_o & n4246_o & n4238_o & n4230_o & n4222_o & n4214_o & n4206_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3456_o : std_logic_vector (1 downto 0);
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic_vector (2 downto 0);
begin
  o <= n3462_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3456_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3457_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3458_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3459_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3460_o <= n3458_o and n3459_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3461_o <= n3457_o xor n3460_o;
  n3462_o <= n3456_o & n3461_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_7 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_7;

architecture rtl of angle_lookup_15_7 is
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic_vector (14 downto 0);
begin
  o <= n3454_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3436_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3437_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3438_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3439_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3440_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3441_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3442_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3443_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3444_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3445_o <= not n3444_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3446_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3447_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3448_o <= not n3447_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3449_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3450_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3451_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3452_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3453_o <= not n3452_o;
  n3454_o <= n3436_o & n3437_o & n3438_o & n3439_o & n3440_o & n3441_o & n3442_o & n3443_o & n3445_o & n3446_o & n3448_o & n3449_o & n3450_o & n3451_o & n3453_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3379 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3387 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3395 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3403 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3411 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3419 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3427 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic_vector (6 downto 0);
  signal n3434_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3432_o;
  o <= n3433_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3434_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3376_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3377_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3378_o <= n3376_o & n3377_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3379 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3378_o,
    o => gen1_n0_cnot0_o);
  n3382_o <= gen1_n0_cnot0_n3379 (1);
  n3383_o <= gen1_n0_cnot0_n3379 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3384_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3385_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3386_o <= n3384_o & n3385_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3387 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3386_o,
    o => gen1_n1_cnot0_o);
  n3390_o <= gen1_n1_cnot0_n3387 (1);
  n3391_o <= gen1_n1_cnot0_n3387 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3392_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3393_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3394_o <= n3392_o & n3393_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3395 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3394_o,
    o => gen1_n2_cnot0_o);
  n3398_o <= gen1_n2_cnot0_n3395 (1);
  n3399_o <= gen1_n2_cnot0_n3395 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3400_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3401_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3402_o <= n3400_o & n3401_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3403 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3402_o,
    o => gen1_n3_cnot0_o);
  n3406_o <= gen1_n3_cnot0_n3403 (1);
  n3407_o <= gen1_n3_cnot0_n3403 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3408_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3409_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3410_o <= n3408_o & n3409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3411 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3410_o,
    o => gen1_n4_cnot0_o);
  n3414_o <= gen1_n4_cnot0_n3411 (1);
  n3415_o <= gen1_n4_cnot0_n3411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3416_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3417_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3418_o <= n3416_o & n3417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3419 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3418_o,
    o => gen1_n5_cnot0_o);
  n3422_o <= gen1_n5_cnot0_n3419 (1);
  n3423_o <= gen1_n5_cnot0_n3419 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3424_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3425_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3426_o <= n3424_o & n3425_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3427 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3426_o,
    o => gen1_n6_cnot0_o);
  n3430_o <= gen1_n6_cnot0_n3427 (1);
  n3431_o <= gen1_n6_cnot0_n3427 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3432_o <= ctrl_prop (7);
  n3433_o <= n3431_o & n3423_o & n3415_o & n3407_o & n3399_o & n3391_o & n3383_o;
  n3434_o <= n3430_o & n3422_o & n3414_o & n3406_o & n3398_o & n3390_o & n3382_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic_vector (14 downto 0);
begin
  o <= n3373_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3355_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3356_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3357_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3358_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3359_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3360_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3361_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3362_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3363_o <= not n3362_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3364_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3365_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3366_o <= not n3365_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3367_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3368_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3369_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3370_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3371_o <= not n3370_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3372_o <= i (0);
  n3373_o <= n3355_o & n3356_o & n3357_o & n3358_o & n3359_o & n3360_o & n3361_o & n3363_o & n3364_o & n3366_o & n3367_o & n3368_o & n3369_o & n3371_o & n3372_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3306 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3314 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3322 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3330 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3338 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3346 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic_vector (5 downto 0);
  signal n3353_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3351_o;
  o <= n3352_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3353_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3303_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3304_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3305_o <= n3303_o & n3304_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3306 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3305_o,
    o => gen1_n0_cnot0_o);
  n3309_o <= gen1_n0_cnot0_n3306 (1);
  n3310_o <= gen1_n0_cnot0_n3306 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3311_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3312_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3313_o <= n3311_o & n3312_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3314 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3313_o,
    o => gen1_n1_cnot0_o);
  n3317_o <= gen1_n1_cnot0_n3314 (1);
  n3318_o <= gen1_n1_cnot0_n3314 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3319_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3320_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3321_o <= n3319_o & n3320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3322 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3321_o,
    o => gen1_n2_cnot0_o);
  n3325_o <= gen1_n2_cnot0_n3322 (1);
  n3326_o <= gen1_n2_cnot0_n3322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3327_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3328_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3330 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3329_o,
    o => gen1_n3_cnot0_o);
  n3333_o <= gen1_n3_cnot0_n3330 (1);
  n3334_o <= gen1_n3_cnot0_n3330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3335_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3336_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3337_o <= n3335_o & n3336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3338 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3337_o,
    o => gen1_n4_cnot0_o);
  n3341_o <= gen1_n4_cnot0_n3338 (1);
  n3342_o <= gen1_n4_cnot0_n3338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3343_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3344_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3345_o <= n3343_o & n3344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3346 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3345_o,
    o => gen1_n5_cnot0_o);
  n3349_o <= gen1_n5_cnot0_n3346 (1);
  n3350_o <= gen1_n5_cnot0_n3346 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3351_o <= ctrl_prop (6);
  n3352_o <= n3350_o & n3342_o & n3334_o & n3326_o & n3318_o & n3310_o;
  n3353_o <= n3349_o & n3341_o & n3333_o & n3325_o & n3317_o & n3309_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic_vector (14 downto 0);
begin
  o <= n3300_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3281_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3282_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3283_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3284_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3285_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3286_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3287_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3288_o <= not n3287_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3289_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3290_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3291_o <= not n3290_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3292_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3293_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3294_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3295_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3296_o <= not n3295_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3297_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3298_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3299_o <= not n3298_o;
  n3300_o <= n3281_o & n3282_o & n3283_o & n3284_o & n3285_o & n3286_o & n3288_o & n3289_o & n3291_o & n3292_o & n3293_o & n3294_o & n3296_o & n3297_o & n3299_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3240 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3248 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3256 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3264 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3272 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic;
  signal n3278_o : std_logic_vector (4 downto 0);
  signal n3279_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3277_o;
  o <= n3278_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3279_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3237_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3238_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3239_o <= n3237_o & n3238_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3240 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3239_o,
    o => gen1_n0_cnot0_o);
  n3243_o <= gen1_n0_cnot0_n3240 (1);
  n3244_o <= gen1_n0_cnot0_n3240 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3245_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3246_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3247_o <= n3245_o & n3246_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3248 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3247_o,
    o => gen1_n1_cnot0_o);
  n3251_o <= gen1_n1_cnot0_n3248 (1);
  n3252_o <= gen1_n1_cnot0_n3248 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3253_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3254_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3255_o <= n3253_o & n3254_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3256 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3255_o,
    o => gen1_n2_cnot0_o);
  n3259_o <= gen1_n2_cnot0_n3256 (1);
  n3260_o <= gen1_n2_cnot0_n3256 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3261_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3262_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3263_o <= n3261_o & n3262_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3264 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3263_o,
    o => gen1_n3_cnot0_o);
  n3267_o <= gen1_n3_cnot0_n3264 (1);
  n3268_o <= gen1_n3_cnot0_n3264 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3269_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3270_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3271_o <= n3269_o & n3270_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3272 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3271_o,
    o => gen1_n4_cnot0_o);
  n3275_o <= gen1_n4_cnot0_n3272 (1);
  n3276_o <= gen1_n4_cnot0_n3272 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3277_o <= ctrl_prop (5);
  n3278_o <= n3276_o & n3268_o & n3260_o & n3252_o & n3244_o;
  n3279_o <= n3275_o & n3267_o & n3259_o & n3251_o & n3243_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic_vector (14 downto 0);
begin
  o <= n3234_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3214_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3215_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3216_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3217_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3218_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3219_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3220_o <= not n3219_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3221_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3222_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3223_o <= not n3222_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3224_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3225_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3226_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3227_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3228_o <= not n3227_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3229_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3230_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3231_o <= not n3230_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3232_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3233_o <= not n3232_o;
  n3234_o <= n3214_o & n3215_o & n3216_o & n3217_o & n3218_o & n3220_o & n3221_o & n3223_o & n3224_o & n3225_o & n3226_o & n3228_o & n3229_o & n3231_o & n3233_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3181 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3189 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3197 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3205 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic_vector (3 downto 0);
  signal n3212_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3210_o;
  o <= n3211_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3212_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3178_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3179_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3180_o <= n3178_o & n3179_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3181 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3180_o,
    o => gen1_n0_cnot0_o);
  n3184_o <= gen1_n0_cnot0_n3181 (1);
  n3185_o <= gen1_n0_cnot0_n3181 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3186_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3187_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3189 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3188_o,
    o => gen1_n1_cnot0_o);
  n3192_o <= gen1_n1_cnot0_n3189 (1);
  n3193_o <= gen1_n1_cnot0_n3189 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3194_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3195_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3196_o <= n3194_o & n3195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3197 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3196_o,
    o => gen1_n2_cnot0_o);
  n3200_o <= gen1_n2_cnot0_n3197 (1);
  n3201_o <= gen1_n2_cnot0_n3197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3202_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3203_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3204_o <= n3202_o & n3203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3205 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3204_o,
    o => gen1_n3_cnot0_o);
  n3208_o <= gen1_n3_cnot0_n3205 (1);
  n3209_o <= gen1_n3_cnot0_n3205 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3210_o <= ctrl_prop (4);
  n3211_o <= n3209_o & n3201_o & n3193_o & n3185_o;
  n3212_o <= n3208_o & n3200_o & n3192_o & n3184_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (14 downto 0);
begin
  o <= n3175_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3156_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3157_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3158_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3159_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3160_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3161_o <= not n3160_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3162_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3163_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3164_o <= not n3163_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3165_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3166_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3167_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3168_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3169_o <= not n3168_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3170_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3171_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3172_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3173_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3174_o <= not n3173_o;
  n3175_o <= n3156_o & n3157_o & n3158_o & n3159_o & n3161_o & n3162_o & n3164_o & n3165_o & n3166_o & n3167_o & n3169_o & n3170_o & n3171_o & n3172_o & n3174_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3131 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3139 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3147 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic_vector (2 downto 0);
  signal n3154_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3152_o;
  o <= n3153_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3154_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3128_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3129_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3130_o <= n3128_o & n3129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3131 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3130_o,
    o => gen1_n0_cnot0_o);
  n3134_o <= gen1_n0_cnot0_n3131 (1);
  n3135_o <= gen1_n0_cnot0_n3131 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3136_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3137_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3138_o <= n3136_o & n3137_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3139 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3138_o,
    o => gen1_n1_cnot0_o);
  n3142_o <= gen1_n1_cnot0_n3139 (1);
  n3143_o <= gen1_n1_cnot0_n3139 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3144_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3145_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3146_o <= n3144_o & n3145_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3147 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3146_o,
    o => gen1_n2_cnot0_o);
  n3150_o <= gen1_n2_cnot0_n3147 (1);
  n3151_o <= gen1_n2_cnot0_n3147 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3152_o <= ctrl_prop (3);
  n3153_o <= n3151_o & n3143_o & n3135_o;
  n3154_o <= n3150_o & n3142_o & n3134_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (14 downto 0);
begin
  o <= n3125_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3101_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3102_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3103_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3104_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3105_o <= not n3104_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3106_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3107_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3108_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3109_o <= not n3108_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3110_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3111_o <= not n3110_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3112_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3113_o <= not n3112_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3114_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3115_o <= not n3114_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3116_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3117_o <= not n3116_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3118_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3119_o <= not n3118_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3120_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3121_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3122_o <= not n3121_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3123_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3124_o <= not n3123_o;
  n3125_o <= n3101_o & n3102_o & n3103_o & n3105_o & n3106_o & n3107_o & n3109_o & n3111_o & n3113_o & n3115_o & n3117_o & n3119_o & n3120_o & n3122_o & n3124_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3084 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3092 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic_vector (1 downto 0);
  signal n3099_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3097_o;
  o <= n3098_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3099_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3081_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3082_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3083_o <= n3081_o & n3082_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3084 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3083_o,
    o => gen1_n0_cnot0_o);
  n3087_o <= gen1_n0_cnot0_n3084 (1);
  n3088_o <= gen1_n0_cnot0_n3084 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3089_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3090_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3092 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3091_o,
    o => gen1_n1_cnot0_o);
  n3095_o <= gen1_n1_cnot0_n3092 (1);
  n3096_o <= gen1_n1_cnot0_n3092 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3097_o <= ctrl_prop (2);
  n3098_o <= n3096_o & n3088_o;
  n3099_o <= n3095_o & n3087_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic_vector (14 downto 0);
begin
  o <= n3078_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3057_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3058_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3059_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3060_o <= not n3059_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3061_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3062_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3063_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3064_o <= not n3063_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3065_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3066_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3067_o <= not n3066_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3068_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3069_o <= not n3068_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3070_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3071_o <= not n3070_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3072_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3073_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3074_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3075_o <= not n3074_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3076_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3077_o <= i (0);
  n3078_o <= n3057_o & n3058_o & n3060_o & n3061_o & n3062_o & n3064_o & n3065_o & n3067_o & n3069_o & n3071_o & n3072_o & n3073_o & n3075_o & n3076_o & n3077_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3049 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n3054_o;
  o <= n3053_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3055_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3047_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3048_o <= n3047_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3049 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3048_o,
    o => gen1_n0_cnot0_o);
  n3052_o <= gen1_n0_cnot0_n3049 (1);
  n3053_o <= gen1_n0_cnot0_n3049 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3054_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3055_o <= n3052_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic_vector (14 downto 0);
begin
  o <= n3044_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3028_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3029_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3030_o <= not n3029_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3031_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3032_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3033_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3034_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3035_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3036_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3037_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3038_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3039_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3040_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3041_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3042_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3043_o <= i (0);
  n3044_o <= n3028_o & n3030_o & n3031_o & n3032_o & n3033_o & n3034_o & n3035_o & n3036_o & n3037_o & n3038_o & n3039_o & n3040_o & n3041_o & n3042_o & n3043_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2907 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2915 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2923 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2931 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2939 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2947 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2955 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2963 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2971 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2979 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2987 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2995 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3003 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3011 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3019 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic_vector (14 downto 0);
  signal n3026_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n3024_o;
  o <= n3025_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3026_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2904_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2905_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2906_o <= n2904_o & n2905_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2907 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2906_o,
    o => gen1_n0_cnot0_o);
  n2910_o <= gen1_n0_cnot0_n2907 (1);
  n2911_o <= gen1_n0_cnot0_n2907 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2912_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2913_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2914_o <= n2912_o & n2913_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2915 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2914_o,
    o => gen1_n1_cnot0_o);
  n2918_o <= gen1_n1_cnot0_n2915 (1);
  n2919_o <= gen1_n1_cnot0_n2915 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2920_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2921_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2922_o <= n2920_o & n2921_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2923 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2922_o,
    o => gen1_n2_cnot0_o);
  n2926_o <= gen1_n2_cnot0_n2923 (1);
  n2927_o <= gen1_n2_cnot0_n2923 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2928_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2929_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2930_o <= n2928_o & n2929_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2931 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2930_o,
    o => gen1_n3_cnot0_o);
  n2934_o <= gen1_n3_cnot0_n2931 (1);
  n2935_o <= gen1_n3_cnot0_n2931 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2936_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2937_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2938_o <= n2936_o & n2937_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2939 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2938_o,
    o => gen1_n4_cnot0_o);
  n2942_o <= gen1_n4_cnot0_n2939 (1);
  n2943_o <= gen1_n4_cnot0_n2939 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2944_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2945_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2946_o <= n2944_o & n2945_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2947 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2946_o,
    o => gen1_n5_cnot0_o);
  n2950_o <= gen1_n5_cnot0_n2947 (1);
  n2951_o <= gen1_n5_cnot0_n2947 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2952_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2953_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2954_o <= n2952_o & n2953_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2955 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2954_o,
    o => gen1_n6_cnot0_o);
  n2958_o <= gen1_n6_cnot0_n2955 (1);
  n2959_o <= gen1_n6_cnot0_n2955 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2960_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2961_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2962_o <= n2960_o & n2961_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2963 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2962_o,
    o => gen1_n7_cnot0_o);
  n2966_o <= gen1_n7_cnot0_n2963 (1);
  n2967_o <= gen1_n7_cnot0_n2963 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2968_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2969_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2970_o <= n2968_o & n2969_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2971 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2970_o,
    o => gen1_n8_cnot0_o);
  n2974_o <= gen1_n8_cnot0_n2971 (1);
  n2975_o <= gen1_n8_cnot0_n2971 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2976_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2977_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2978_o <= n2976_o & n2977_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2979 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2978_o,
    o => gen1_n9_cnot0_o);
  n2982_o <= gen1_n9_cnot0_n2979 (1);
  n2983_o <= gen1_n9_cnot0_n2979 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2984_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2985_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2986_o <= n2984_o & n2985_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2987 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2986_o,
    o => gen1_n10_cnot0_o);
  n2990_o <= gen1_n10_cnot0_n2987 (1);
  n2991_o <= gen1_n10_cnot0_n2987 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2992_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2993_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2994_o <= n2992_o & n2993_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2995 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2994_o,
    o => gen1_n11_cnot0_o);
  n2998_o <= gen1_n11_cnot0_n2995 (1);
  n2999_o <= gen1_n11_cnot0_n2995 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3000_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3001_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3002_o <= n3000_o & n3001_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3003 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3002_o,
    o => gen1_n12_cnot0_o);
  n3006_o <= gen1_n12_cnot0_n3003 (1);
  n3007_o <= gen1_n12_cnot0_n3003 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3008_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3009_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3010_o <= n3008_o & n3009_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3011 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3010_o,
    o => gen1_n13_cnot0_o);
  n3014_o <= gen1_n13_cnot0_n3011 (1);
  n3015_o <= gen1_n13_cnot0_n3011 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3016_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3017_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3018_o <= n3016_o & n3017_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3019 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3018_o,
    o => gen1_n14_cnot0_o);
  n3022_o <= gen1_n14_cnot0_n3019 (1);
  n3023_o <= gen1_n14_cnot0_n3019 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3024_o <= ctrl_prop (15);
  n3025_o <= n3023_o & n3015_o & n3007_o & n2999_o & n2991_o & n2983_o & n2975_o & n2967_o & n2959_o & n2951_o & n2943_o & n2935_o & n2927_o & n2919_o & n2911_o;
  n3026_o <= n3022_o & n3014_o & n3006_o & n2998_o & n2990_o & n2982_o & n2974_o & n2966_o & n2958_o & n2950_o & n2942_o & n2934_o & n2926_o & n2918_o & n2910_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2129 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2137 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2145 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2153 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2161 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2169 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2177 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2185 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2193 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2201 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2209 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2217 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2225 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2233 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2245 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2253 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2261 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2269 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2277 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2285 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2293 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2301 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2309 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2317 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2325 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2333 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2341 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic_vector (1 downto 0);
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic_vector (1 downto 0);
  signal n2351_o : std_logic;
  signal n2352_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2353 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2364 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic_vector (1 downto 0);
  signal n2373_o : std_logic;
  signal n2374_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2375 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic_vector (1 downto 0);
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2386 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (1 downto 0);
  signal n2395_o : std_logic;
  signal n2396_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2397 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2408 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic_vector (1 downto 0);
  signal n2417_o : std_logic;
  signal n2418_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2419 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic_vector (1 downto 0);
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2430 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic_vector (1 downto 0);
  signal n2439_o : std_logic;
  signal n2440_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2441 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (1 downto 0);
  signal n2450_o : std_logic;
  signal n2451_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2452 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic_vector (1 downto 0);
  signal n2461_o : std_logic;
  signal n2462_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2463 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2474 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic_vector (1 downto 0);
  signal n2483_o : std_logic;
  signal n2484_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2485 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2496 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2507 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic_vector (1 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2517 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2528 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2539 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic_vector (1 downto 0);
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2550 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic_vector (1 downto 0);
  signal n2559_o : std_logic;
  signal n2560_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2561 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (1 downto 0);
  signal n2570_o : std_logic;
  signal n2571_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2572 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic_vector (1 downto 0);
  signal n2581_o : std_logic;
  signal n2582_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2583 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (1 downto 0);
  signal n2592_o : std_logic;
  signal n2593_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2594 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic_vector (1 downto 0);
  signal n2603_o : std_logic;
  signal n2604_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2605 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal n2614_o : std_logic;
  signal n2615_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2616 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic_vector (1 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2627 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic_vector (1 downto 0);
  signal n2636_o : std_logic;
  signal n2637_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2638 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic_vector (1 downto 0);
  signal n2647_o : std_logic;
  signal n2648_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2649 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic_vector (1 downto 0);
  signal n2658_o : std_logic;
  signal n2659_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2660 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic_vector (1 downto 0);
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2671 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2679 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2687 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2695 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2703 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2711 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2719 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2727 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2735 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2743 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2751 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2759 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2767 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2779 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2787 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2795 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2803 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2811 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2819 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2827 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2835 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2843 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2851 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2859 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2867 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2875 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2883 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic_vector (14 downto 0);
  signal n2889_o : std_logic_vector (14 downto 0);
  signal n2890_o : std_logic_vector (14 downto 0);
  signal n2891_o : std_logic_vector (14 downto 0);
  signal n2892_o : std_logic_vector (14 downto 0);
  signal n2893_o : std_logic_vector (14 downto 0);
  signal n2894_o : std_logic_vector (14 downto 0);
  signal n2895_o : std_logic_vector (14 downto 0);
  signal n2896_o : std_logic_vector (14 downto 0);
  signal n2897_o : std_logic_vector (14 downto 0);
  signal n2898_o : std_logic_vector (14 downto 0);
  signal n2899_o : std_logic_vector (14 downto 0);
  signal n2900_o : std_logic_vector (14 downto 0);
  signal n2901_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2888_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2889_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2890_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2891_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2892_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2893_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2894_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2895_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2896_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2897_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2898_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2899_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2900_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2901_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2126_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2127_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2128_o <= n2126_o & n2127_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2129 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2128_o,
    o => gen1_n1_cnot1_j_o);
  n2132_o <= gen1_n1_cnot1_j_n2129 (1);
  n2133_o <= gen1_n1_cnot1_j_n2129 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2134_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2135_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2136_o <= n2134_o & n2135_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2137 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2136_o,
    o => gen1_n2_cnot1_j_o);
  n2140_o <= gen1_n2_cnot1_j_n2137 (1);
  n2141_o <= gen1_n2_cnot1_j_n2137 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2142_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2143_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2144_o <= n2142_o & n2143_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2145 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2144_o,
    o => gen1_n3_cnot1_j_o);
  n2148_o <= gen1_n3_cnot1_j_n2145 (1);
  n2149_o <= gen1_n3_cnot1_j_n2145 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2150_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2151_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2152_o <= n2150_o & n2151_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2153 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2152_o,
    o => gen1_n4_cnot1_j_o);
  n2156_o <= gen1_n4_cnot1_j_n2153 (1);
  n2157_o <= gen1_n4_cnot1_j_n2153 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2158_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2159_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2160_o <= n2158_o & n2159_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2161 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2160_o,
    o => gen1_n5_cnot1_j_o);
  n2164_o <= gen1_n5_cnot1_j_n2161 (1);
  n2165_o <= gen1_n5_cnot1_j_n2161 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2166_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2167_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2168_o <= n2166_o & n2167_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2169 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2168_o,
    o => gen1_n6_cnot1_j_o);
  n2172_o <= gen1_n6_cnot1_j_n2169 (1);
  n2173_o <= gen1_n6_cnot1_j_n2169 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2174_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2175_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2177 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2176_o,
    o => gen1_n7_cnot1_j_o);
  n2180_o <= gen1_n7_cnot1_j_n2177 (1);
  n2181_o <= gen1_n7_cnot1_j_n2177 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2182_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2183_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2184_o <= n2182_o & n2183_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2185 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2184_o,
    o => gen1_n8_cnot1_j_o);
  n2188_o <= gen1_n8_cnot1_j_n2185 (1);
  n2189_o <= gen1_n8_cnot1_j_n2185 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2190_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2191_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2192_o <= n2190_o & n2191_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2193 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2192_o,
    o => gen1_n9_cnot1_j_o);
  n2196_o <= gen1_n9_cnot1_j_n2193 (1);
  n2197_o <= gen1_n9_cnot1_j_n2193 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2198_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2199_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2200_o <= n2198_o & n2199_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2201 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2200_o,
    o => gen1_n10_cnot1_j_o);
  n2204_o <= gen1_n10_cnot1_j_n2201 (1);
  n2205_o <= gen1_n10_cnot1_j_n2201 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2206_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2207_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2208_o <= n2206_o & n2207_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2209 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2208_o,
    o => gen1_n11_cnot1_j_o);
  n2212_o <= gen1_n11_cnot1_j_n2209 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2213_o <= gen1_n11_cnot1_j_n2209 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2214_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2215_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2216_o <= n2214_o & n2215_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2217 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2216_o,
    o => gen1_n12_cnot1_j_o);
  n2220_o <= gen1_n12_cnot1_j_n2217 (1);
  n2221_o <= gen1_n12_cnot1_j_n2217 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2222_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2223_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2225 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2224_o,
    o => gen1_n13_cnot1_j_o);
  n2228_o <= gen1_n13_cnot1_j_n2225 (1);
  n2229_o <= gen1_n13_cnot1_j_n2225 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2230_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2231_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2232_o <= n2230_o & n2231_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2233 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2232_o,
    o => gen1_n14_cnot1_j_o);
  n2236_o <= gen1_n14_cnot1_j_n2233 (1);
  n2237_o <= gen1_n14_cnot1_j_n2233 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2238_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2239_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2240_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2241_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2242_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2243_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2245 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2244_o,
    o => gen2_n14_cnot2_j_o);
  n2248_o <= gen2_n14_cnot2_j_n2245 (1);
  n2249_o <= gen2_n14_cnot2_j_n2245 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2250_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2251_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2253 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2252_o,
    o => gen2_n13_cnot2_j_o);
  n2256_o <= gen2_n13_cnot2_j_n2253 (1);
  n2257_o <= gen2_n13_cnot2_j_n2253 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2258_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2259_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2261 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2260_o,
    o => gen2_n12_cnot2_j_o);
  n2264_o <= gen2_n12_cnot2_j_n2261 (1);
  n2265_o <= gen2_n12_cnot2_j_n2261 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2266_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2267_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2269 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2268_o,
    o => gen2_n11_cnot2_j_o);
  n2272_o <= gen2_n11_cnot2_j_n2269 (1);
  n2273_o <= gen2_n11_cnot2_j_n2269 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2274_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2275_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2277 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2276_o,
    o => gen2_n10_cnot2_j_o);
  n2280_o <= gen2_n10_cnot2_j_n2277 (1);
  n2281_o <= gen2_n10_cnot2_j_n2277 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2282_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2283_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2284_o <= n2282_o & n2283_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2285 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2284_o,
    o => gen2_n9_cnot2_j_o);
  n2288_o <= gen2_n9_cnot2_j_n2285 (1);
  n2289_o <= gen2_n9_cnot2_j_n2285 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2290_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2291_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2293 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2292_o,
    o => gen2_n8_cnot2_j_o);
  n2296_o <= gen2_n8_cnot2_j_n2293 (1);
  n2297_o <= gen2_n8_cnot2_j_n2293 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2298_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2299_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2301 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2300_o,
    o => gen2_n7_cnot2_j_o);
  n2304_o <= gen2_n7_cnot2_j_n2301 (1);
  n2305_o <= gen2_n7_cnot2_j_n2301 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2306_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2307_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2308_o <= n2306_o & n2307_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2309 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2308_o,
    o => gen2_n6_cnot2_j_o);
  n2312_o <= gen2_n6_cnot2_j_n2309 (1);
  n2313_o <= gen2_n6_cnot2_j_n2309 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2314_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2315_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2316_o <= n2314_o & n2315_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2317 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2316_o,
    o => gen2_n5_cnot2_j_o);
  n2320_o <= gen2_n5_cnot2_j_n2317 (1);
  n2321_o <= gen2_n5_cnot2_j_n2317 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2322_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2323_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2324_o <= n2322_o & n2323_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2325 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2324_o,
    o => gen2_n4_cnot2_j_o);
  n2328_o <= gen2_n4_cnot2_j_n2325 (1);
  n2329_o <= gen2_n4_cnot2_j_n2325 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2330_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2331_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2332_o <= n2330_o & n2331_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2333 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2332_o,
    o => gen2_n3_cnot2_j_o);
  n2336_o <= gen2_n3_cnot2_j_n2333 (1);
  n2337_o <= gen2_n3_cnot2_j_n2333 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2338_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2339_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2340_o <= n2338_o & n2339_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2341 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2340_o,
    o => gen2_n2_cnot2_j_o);
  n2344_o <= gen2_n2_cnot2_j_n2341 (1);
  n2345_o <= gen2_n2_cnot2_j_n2341 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2346_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2347_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2348_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2349_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2350_o <= n2348_o & n2349_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2351_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2352_o <= n2350_o & n2351_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2353 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2352_o,
    o => gen3_n1_ccnot3_j_o);
  n2356_o <= gen3_n1_ccnot3_j_n2353 (2);
  n2357_o <= gen3_n1_ccnot3_j_n2353 (1);
  n2358_o <= gen3_n1_ccnot3_j_n2353 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2359_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2360_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2362_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2364 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2363_o,
    o => gen3_n2_ccnot3_j_o);
  n2367_o <= gen3_n2_ccnot3_j_n2364 (2);
  n2368_o <= gen3_n2_ccnot3_j_n2364 (1);
  n2369_o <= gen3_n2_ccnot3_j_n2364 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2370_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2371_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2372_o <= n2370_o & n2371_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2373_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2374_o <= n2372_o & n2373_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2375 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2374_o,
    o => gen3_n3_ccnot3_j_o);
  n2378_o <= gen3_n3_ccnot3_j_n2375 (2);
  n2379_o <= gen3_n3_ccnot3_j_n2375 (1);
  n2380_o <= gen3_n3_ccnot3_j_n2375 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2381_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2382_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2383_o <= n2381_o & n2382_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2384_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2386 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2385_o,
    o => gen3_n4_ccnot3_j_o);
  n2389_o <= gen3_n4_ccnot3_j_n2386 (2);
  n2390_o <= gen3_n4_ccnot3_j_n2386 (1);
  n2391_o <= gen3_n4_ccnot3_j_n2386 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2392_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2393_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2394_o <= n2392_o & n2393_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2395_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2396_o <= n2394_o & n2395_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2397 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2396_o,
    o => gen3_n5_ccnot3_j_o);
  n2400_o <= gen3_n5_ccnot3_j_n2397 (2);
  n2401_o <= gen3_n5_ccnot3_j_n2397 (1);
  n2402_o <= gen3_n5_ccnot3_j_n2397 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2403_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2404_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2406_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2407_o <= n2405_o & n2406_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2408 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2407_o,
    o => gen3_n6_ccnot3_j_o);
  n2411_o <= gen3_n6_ccnot3_j_n2408 (2);
  n2412_o <= gen3_n6_ccnot3_j_n2408 (1);
  n2413_o <= gen3_n6_ccnot3_j_n2408 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2414_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2415_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2416_o <= n2414_o & n2415_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2417_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2418_o <= n2416_o & n2417_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2419 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2418_o,
    o => gen3_n7_ccnot3_j_o);
  n2422_o <= gen3_n7_ccnot3_j_n2419 (2);
  n2423_o <= gen3_n7_ccnot3_j_n2419 (1);
  n2424_o <= gen3_n7_ccnot3_j_n2419 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2425_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2426_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2427_o <= n2425_o & n2426_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2428_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2430 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2429_o,
    o => gen3_n8_ccnot3_j_o);
  n2433_o <= gen3_n8_ccnot3_j_n2430 (2);
  n2434_o <= gen3_n8_ccnot3_j_n2430 (1);
  n2435_o <= gen3_n8_ccnot3_j_n2430 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2436_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2437_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2438_o <= n2436_o & n2437_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2439_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2440_o <= n2438_o & n2439_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2441 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2440_o,
    o => gen3_n9_ccnot3_j_o);
  n2444_o <= gen3_n9_ccnot3_j_n2441 (2);
  n2445_o <= gen3_n9_ccnot3_j_n2441 (1);
  n2446_o <= gen3_n9_ccnot3_j_n2441 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2447_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2448_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2450_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2451_o <= n2449_o & n2450_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2452 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2451_o,
    o => gen3_n10_ccnot3_j_o);
  n2455_o <= gen3_n10_ccnot3_j_n2452 (2);
  n2456_o <= gen3_n10_ccnot3_j_n2452 (1);
  n2457_o <= gen3_n10_ccnot3_j_n2452 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2458_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2459_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2460_o <= n2458_o & n2459_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2461_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2462_o <= n2460_o & n2461_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2463 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2462_o,
    o => gen3_n11_ccnot3_j_o);
  n2466_o <= gen3_n11_ccnot3_j_n2463 (2);
  n2467_o <= gen3_n11_ccnot3_j_n2463 (1);
  n2468_o <= gen3_n11_ccnot3_j_n2463 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2469_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2470_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2472_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2474 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2473_o,
    o => gen3_n12_ccnot3_j_o);
  n2477_o <= gen3_n12_ccnot3_j_n2474 (2);
  n2478_o <= gen3_n12_ccnot3_j_n2474 (1);
  n2479_o <= gen3_n12_ccnot3_j_n2474 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2480_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2481_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2482_o <= n2480_o & n2481_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2483_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2484_o <= n2482_o & n2483_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2485 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2484_o,
    o => gen3_n13_ccnot3_j_o);
  n2488_o <= gen3_n13_ccnot3_j_n2485 (2);
  n2489_o <= gen3_n13_ccnot3_j_n2485 (1);
  n2490_o <= gen3_n13_ccnot3_j_n2485 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2491_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2492_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2494_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2496 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2495_o,
    o => gen3_n14_ccnot3_j_o);
  n2499_o <= gen3_n14_ccnot3_j_n2496 (2);
  n2500_o <= gen3_n14_ccnot3_j_n2496 (1);
  n2501_o <= gen3_n14_ccnot3_j_n2496 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2502_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2503_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2504_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2505_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2506_o <= n2504_o & n2505_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2507 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2506_o,
    o => cnot_4_o);
  n2510_o <= cnot_4_n2507 (1);
  n2511_o <= cnot_4_n2507 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2512_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2513_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2514_o <= n2512_o & n2513_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2515_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2516_o <= n2514_o & n2515_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2517 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2516_o,
    o => gen4_n13_peres4_j_o);
  n2520_o <= gen4_n13_peres4_j_n2517 (2);
  n2521_o <= gen4_n13_peres4_j_n2517 (1);
  n2522_o <= gen4_n13_peres4_j_n2517 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2523_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2524_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2526_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2528 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2527_o,
    o => gen4_n12_peres4_j_o);
  n2531_o <= gen4_n12_peres4_j_n2528 (2);
  n2532_o <= gen4_n12_peres4_j_n2528 (1);
  n2533_o <= gen4_n12_peres4_j_n2528 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2534_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2535_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2536_o <= n2534_o & n2535_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2537_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2538_o <= n2536_o & n2537_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2539 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2538_o,
    o => gen4_n11_peres4_j_o);
  n2542_o <= gen4_n11_peres4_j_n2539 (2);
  n2543_o <= gen4_n11_peres4_j_n2539 (1);
  n2544_o <= gen4_n11_peres4_j_n2539 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2545_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2546_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2547_o <= n2545_o & n2546_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2548_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2550 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2549_o,
    o => gen4_n10_peres4_j_o);
  n2553_o <= gen4_n10_peres4_j_n2550 (2);
  n2554_o <= gen4_n10_peres4_j_n2550 (1);
  n2555_o <= gen4_n10_peres4_j_n2550 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2556_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2557_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2558_o <= n2556_o & n2557_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2559_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2560_o <= n2558_o & n2559_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2561 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2560_o,
    o => gen4_n9_peres4_j_o);
  n2564_o <= gen4_n9_peres4_j_n2561 (2);
  n2565_o <= gen4_n9_peres4_j_n2561 (1);
  n2566_o <= gen4_n9_peres4_j_n2561 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2567_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2568_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2569_o <= n2567_o & n2568_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2570_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2571_o <= n2569_o & n2570_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2572 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2571_o,
    o => gen4_n8_peres4_j_o);
  n2575_o <= gen4_n8_peres4_j_n2572 (2);
  n2576_o <= gen4_n8_peres4_j_n2572 (1);
  n2577_o <= gen4_n8_peres4_j_n2572 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2578_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2579_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2580_o <= n2578_o & n2579_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2581_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2582_o <= n2580_o & n2581_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2583 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2582_o,
    o => gen4_n7_peres4_j_o);
  n2586_o <= gen4_n7_peres4_j_n2583 (2);
  n2587_o <= gen4_n7_peres4_j_n2583 (1);
  n2588_o <= gen4_n7_peres4_j_n2583 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2589_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2590_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2592_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2593_o <= n2591_o & n2592_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2594 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2593_o,
    o => gen4_n6_peres4_j_o);
  n2597_o <= gen4_n6_peres4_j_n2594 (2);
  n2598_o <= gen4_n6_peres4_j_n2594 (1);
  n2599_o <= gen4_n6_peres4_j_n2594 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2600_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2601_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2602_o <= n2600_o & n2601_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2603_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2604_o <= n2602_o & n2603_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2605 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2604_o,
    o => gen4_n5_peres4_j_o);
  n2608_o <= gen4_n5_peres4_j_n2605 (2);
  n2609_o <= gen4_n5_peres4_j_n2605 (1);
  n2610_o <= gen4_n5_peres4_j_n2605 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2611_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2612_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2614_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2615_o <= n2613_o & n2614_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2616 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2615_o,
    o => gen4_n4_peres4_j_o);
  n2619_o <= gen4_n4_peres4_j_n2616 (2);
  n2620_o <= gen4_n4_peres4_j_n2616 (1);
  n2621_o <= gen4_n4_peres4_j_n2616 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2622_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2623_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2624_o <= n2622_o & n2623_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2625_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2626_o <= n2624_o & n2625_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2627 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2626_o,
    o => gen4_n3_peres4_j_o);
  n2630_o <= gen4_n3_peres4_j_n2627 (2);
  n2631_o <= gen4_n3_peres4_j_n2627 (1);
  n2632_o <= gen4_n3_peres4_j_n2627 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2633_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2634_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2635_o <= n2633_o & n2634_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2636_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2637_o <= n2635_o & n2636_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2638 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2637_o,
    o => gen4_n2_peres4_j_o);
  n2641_o <= gen4_n2_peres4_j_n2638 (2);
  n2642_o <= gen4_n2_peres4_j_n2638 (1);
  n2643_o <= gen4_n2_peres4_j_n2638 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2644_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2645_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2646_o <= n2644_o & n2645_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2647_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2648_o <= n2646_o & n2647_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2649 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2648_o,
    o => gen4_n1_peres4_j_o);
  n2652_o <= gen4_n1_peres4_j_n2649 (2);
  n2653_o <= gen4_n1_peres4_j_n2649 (1);
  n2654_o <= gen4_n1_peres4_j_n2649 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2655_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2656_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2657_o <= n2655_o & n2656_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2658_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2659_o <= n2657_o & n2658_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2660 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2659_o,
    o => gen4_n0_peres4_j_o);
  n2663_o <= gen4_n0_peres4_j_n2660 (2);
  n2664_o <= gen4_n0_peres4_j_n2660 (1);
  n2665_o <= gen4_n0_peres4_j_n2660 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2666_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2667_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2668_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2669_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2670_o <= n2668_o & n2669_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2671 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2670_o,
    o => gen5_n1_cnot5_j_o);
  n2674_o <= gen5_n1_cnot5_j_n2671 (1);
  n2675_o <= gen5_n1_cnot5_j_n2671 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2676_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2677_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2678_o <= n2676_o & n2677_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2679 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2678_o,
    o => gen5_n2_cnot5_j_o);
  n2682_o <= gen5_n2_cnot5_j_n2679 (1);
  n2683_o <= gen5_n2_cnot5_j_n2679 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2684_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2685_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2687 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2686_o,
    o => gen5_n3_cnot5_j_o);
  n2690_o <= gen5_n3_cnot5_j_n2687 (1);
  n2691_o <= gen5_n3_cnot5_j_n2687 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2692_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2693_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2694_o <= n2692_o & n2693_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2695 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2694_o,
    o => gen5_n4_cnot5_j_o);
  n2698_o <= gen5_n4_cnot5_j_n2695 (1);
  n2699_o <= gen5_n4_cnot5_j_n2695 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2700_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2701_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2702_o <= n2700_o & n2701_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2703 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2702_o,
    o => gen5_n5_cnot5_j_o);
  n2706_o <= gen5_n5_cnot5_j_n2703 (1);
  n2707_o <= gen5_n5_cnot5_j_n2703 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2708_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2709_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2710_o <= n2708_o & n2709_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2711 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2710_o,
    o => gen5_n6_cnot5_j_o);
  n2714_o <= gen5_n6_cnot5_j_n2711 (1);
  n2715_o <= gen5_n6_cnot5_j_n2711 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2716_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2717_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2718_o <= n2716_o & n2717_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2719 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2718_o,
    o => gen5_n7_cnot5_j_o);
  n2722_o <= gen5_n7_cnot5_j_n2719 (1);
  n2723_o <= gen5_n7_cnot5_j_n2719 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2724_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2725_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2726_o <= n2724_o & n2725_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2727 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2726_o,
    o => gen5_n8_cnot5_j_o);
  n2730_o <= gen5_n8_cnot5_j_n2727 (1);
  n2731_o <= gen5_n8_cnot5_j_n2727 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2732_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2733_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2734_o <= n2732_o & n2733_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2735 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2734_o,
    o => gen5_n9_cnot5_j_o);
  n2738_o <= gen5_n9_cnot5_j_n2735 (1);
  n2739_o <= gen5_n9_cnot5_j_n2735 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2740_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2741_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2742_o <= n2740_o & n2741_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2743 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2742_o,
    o => gen5_n10_cnot5_j_o);
  n2746_o <= gen5_n10_cnot5_j_n2743 (1);
  n2747_o <= gen5_n10_cnot5_j_n2743 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2748_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2749_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2751 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2750_o,
    o => gen5_n11_cnot5_j_o);
  n2754_o <= gen5_n11_cnot5_j_n2751 (1);
  n2755_o <= gen5_n11_cnot5_j_n2751 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2756_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2757_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2758_o <= n2756_o & n2757_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2759 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2758_o,
    o => gen5_n12_cnot5_j_o);
  n2762_o <= gen5_n12_cnot5_j_n2759 (1);
  n2763_o <= gen5_n12_cnot5_j_n2759 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2764_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2765_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2766_o <= n2764_o & n2765_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2767 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2766_o,
    o => gen5_n13_cnot5_j_o);
  n2770_o <= gen5_n13_cnot5_j_n2767 (1);
  n2771_o <= gen5_n13_cnot5_j_n2767 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2772_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2773_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2774_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2775_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2776_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2777_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2778_o <= n2776_o & n2777_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2779 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2778_o,
    o => gen6_n1_cnot1_j_o);
  n2782_o <= gen6_n1_cnot1_j_n2779 (1);
  n2783_o <= gen6_n1_cnot1_j_n2779 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2784_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2785_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2787 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2786_o,
    o => gen6_n2_cnot1_j_o);
  n2790_o <= gen6_n2_cnot1_j_n2787 (1);
  n2791_o <= gen6_n2_cnot1_j_n2787 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2792_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2793_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2795 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2794_o,
    o => gen6_n3_cnot1_j_o);
  n2798_o <= gen6_n3_cnot1_j_n2795 (1);
  n2799_o <= gen6_n3_cnot1_j_n2795 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2800_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2801_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2802_o <= n2800_o & n2801_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2803 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2802_o,
    o => gen6_n4_cnot1_j_o);
  n2806_o <= gen6_n4_cnot1_j_n2803 (1);
  n2807_o <= gen6_n4_cnot1_j_n2803 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2808_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2809_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2810_o <= n2808_o & n2809_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2811 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2810_o,
    o => gen6_n5_cnot1_j_o);
  n2814_o <= gen6_n5_cnot1_j_n2811 (1);
  n2815_o <= gen6_n5_cnot1_j_n2811 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2816_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2817_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2818_o <= n2816_o & n2817_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2819 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2818_o,
    o => gen6_n6_cnot1_j_o);
  n2822_o <= gen6_n6_cnot1_j_n2819 (1);
  n2823_o <= gen6_n6_cnot1_j_n2819 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2824_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2825_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2826_o <= n2824_o & n2825_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2827 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2826_o,
    o => gen6_n7_cnot1_j_o);
  n2830_o <= gen6_n7_cnot1_j_n2827 (1);
  n2831_o <= gen6_n7_cnot1_j_n2827 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2832_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2833_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2834_o <= n2832_o & n2833_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2835 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2834_o,
    o => gen6_n8_cnot1_j_o);
  n2838_o <= gen6_n8_cnot1_j_n2835 (1);
  n2839_o <= gen6_n8_cnot1_j_n2835 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2840_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2841_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2842_o <= n2840_o & n2841_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2843 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2842_o,
    o => gen6_n9_cnot1_j_o);
  n2846_o <= gen6_n9_cnot1_j_n2843 (1);
  n2847_o <= gen6_n9_cnot1_j_n2843 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2848_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2849_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2850_o <= n2848_o & n2849_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2851 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2850_o,
    o => gen6_n10_cnot1_j_o);
  n2854_o <= gen6_n10_cnot1_j_n2851 (1);
  n2855_o <= gen6_n10_cnot1_j_n2851 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2856_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2857_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2858_o <= n2856_o & n2857_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2859 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2858_o,
    o => gen6_n11_cnot1_j_o);
  n2862_o <= gen6_n11_cnot1_j_n2859 (1);
  n2863_o <= gen6_n11_cnot1_j_n2859 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2864_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2865_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2866_o <= n2864_o & n2865_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2867 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2866_o,
    o => gen6_n12_cnot1_j_o);
  n2870_o <= gen6_n12_cnot1_j_n2867 (1);
  n2871_o <= gen6_n12_cnot1_j_n2867 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2872_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2873_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2875 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2874_o,
    o => gen6_n13_cnot1_j_o);
  n2878_o <= gen6_n13_cnot1_j_n2875 (1);
  n2879_o <= gen6_n13_cnot1_j_n2875 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2880_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2881_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2882_o <= n2880_o & n2881_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2883 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2882_o,
    o => gen6_n14_cnot1_j_o);
  n2886_o <= gen6_n14_cnot1_j_n2883 (1);
  n2887_o <= gen6_n14_cnot1_j_n2883 (0);
  n2888_o <= n2236_o & n2228_o & n2220_o & n2212_o & n2204_o & n2196_o & n2188_o & n2180_o & n2172_o & n2164_o & n2156_o & n2148_o & n2140_o & n2132_o & n2238_o;
  n2889_o <= n2237_o & n2229_o & n2221_o & n2213_o & n2205_o & n2197_o & n2189_o & n2181_o & n2173_o & n2165_o & n2157_o & n2149_o & n2141_o & n2133_o & n2239_o;
  n2890_o <= n2241_o & n2248_o & n2256_o & n2264_o & n2272_o & n2280_o & n2288_o & n2296_o & n2304_o & n2312_o & n2320_o & n2328_o & n2336_o & n2344_o & n2240_o;
  n2891_o <= n2249_o & n2257_o & n2265_o & n2273_o & n2281_o & n2289_o & n2297_o & n2305_o & n2313_o & n2321_o & n2329_o & n2337_o & n2345_o & n2346_o;
  n2892_o <= n2501_o & n2490_o & n2479_o & n2468_o & n2457_o & n2446_o & n2435_o & n2424_o & n2413_o & n2402_o & n2391_o & n2380_o & n2369_o & n2358_o & n2347_o;
  n2893_o <= n2502_o & n2500_o & n2489_o & n2478_o & n2467_o & n2456_o & n2445_o & n2434_o & n2423_o & n2412_o & n2401_o & n2390_o & n2379_o & n2368_o & n2357_o;
  n2894_o <= n2503_o & n2499_o & n2488_o & n2477_o & n2466_o & n2455_o & n2444_o & n2433_o & n2422_o & n2411_o & n2400_o & n2389_o & n2378_o & n2367_o & n2356_o;
  n2895_o <= n2510_o & n2520_o & n2531_o & n2542_o & n2553_o & n2564_o & n2575_o & n2586_o & n2597_o & n2608_o & n2619_o & n2630_o & n2641_o & n2652_o & n2663_o;
  n2896_o <= n2522_o & n2533_o & n2544_o & n2555_o & n2566_o & n2577_o & n2588_o & n2599_o & n2610_o & n2621_o & n2632_o & n2643_o & n2654_o & n2665_o & n2666_o;
  n2897_o <= n2511_o & n2521_o & n2532_o & n2543_o & n2554_o & n2565_o & n2576_o & n2587_o & n2598_o & n2609_o & n2620_o & n2631_o & n2642_o & n2653_o & n2664_o;
  n2898_o <= n2771_o & n2763_o & n2755_o & n2747_o & n2739_o & n2731_o & n2723_o & n2715_o & n2707_o & n2699_o & n2691_o & n2683_o & n2675_o & n2667_o;
  n2899_o <= n2773_o & n2770_o & n2762_o & n2754_o & n2746_o & n2738_o & n2730_o & n2722_o & n2714_o & n2706_o & n2698_o & n2690_o & n2682_o & n2674_o & n2772_o;
  n2900_o <= n2886_o & n2878_o & n2870_o & n2862_o & n2854_o & n2846_o & n2838_o & n2830_o & n2822_o & n2814_o & n2806_o & n2798_o & n2790_o & n2782_o & n2774_o;
  n2901_o <= n2887_o & n2879_o & n2871_o & n2863_o & n2855_o & n2847_o & n2839_o & n2831_o & n2823_o & n2815_o & n2807_o & n2799_o & n2791_o & n2783_o & n2775_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n2112 : std_logic;
  signal cnotr_n2113 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n2118 : std_logic_vector (16 downto 0);
  signal add_n2119 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n2112;
  a_out <= add_n2118;
  s <= add_n2119;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2113; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2112 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2113 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2118 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2119 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic_vector (1 downto 0);
  signal cnota_n1361 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (1 downto 0);
  signal cnotb_n1368 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (1 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1376 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (1 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1387 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1397 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1409 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1419 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic_vector (1 downto 0);
  signal n1429_o : std_logic;
  signal n1430_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1431 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1441 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (1 downto 0);
  signal n1451_o : std_logic;
  signal n1452_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1453 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1463 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (1 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1475 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1485 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (1 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1497 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1507 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (1 downto 0);
  signal n1517_o : std_logic;
  signal n1518_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1519 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1529 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal n1539_o : std_logic;
  signal n1540_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1541 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1551 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (1 downto 0);
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1563 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1573 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (1 downto 0);
  signal n1583_o : std_logic;
  signal n1584_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1585 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1595 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic_vector (1 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1607 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1617 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic_vector (1 downto 0);
  signal n1627_o : std_logic;
  signal n1628_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1629 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1639 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic_vector (1 downto 0);
  signal n1649_o : std_logic;
  signal n1650_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1651 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1661 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic_vector (1 downto 0);
  signal n1671_o : std_logic;
  signal n1672_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1673 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1683 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic_vector (1 downto 0);
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1695 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1705 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic_vector (1 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1717 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1727 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic_vector (1 downto 0);
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1739 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1749 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic_vector (1 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1761 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1771 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic_vector (1 downto 0);
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1783 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1793 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic_vector (1 downto 0);
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1805 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1815 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic_vector (1 downto 0);
  signal n1825_o : std_logic;
  signal n1826_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1827 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1837 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1849 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1859 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (1 downto 0);
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1871 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1881 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic_vector (1 downto 0);
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1893 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1903 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (1 downto 0);
  signal n1913_o : std_logic;
  signal n1914_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1915 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1925 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic_vector (1 downto 0);
  signal n1935_o : std_logic;
  signal n1936_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1937 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1947 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (1 downto 0);
  signal n1957_o : std_logic;
  signal n1958_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1959 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1969 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic_vector (1 downto 0);
  signal n1979_o : std_logic;
  signal n1980_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1981 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1991 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (1 downto 0);
  signal n2001_o : std_logic;
  signal n2002_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2003 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2013 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (1 downto 0);
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2025 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2035 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2045 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic_vector (1 downto 0);
  signal cnotea_n2052 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic_vector (16 downto 0);
  signal n2058_o : std_logic_vector (16 downto 0);
  signal n2059_o : std_logic_vector (16 downto 0);
  signal n2060_o : std_logic_vector (15 downto 0);
  signal n2061_o : std_logic_vector (15 downto 0);
  signal n2062_o : std_logic_vector (15 downto 0);
  signal n2063_o : std_logic_vector (15 downto 0);
  signal n2064_o : std_logic_vector (3 downto 0);
  signal n2065_o : std_logic_vector (3 downto 0);
  signal n2066_o : std_logic_vector (3 downto 0);
  signal n2067_o : std_logic_vector (3 downto 0);
  signal n2068_o : std_logic_vector (3 downto 0);
  signal n2069_o : std_logic_vector (3 downto 0);
  signal n2070_o : std_logic_vector (3 downto 0);
  signal n2071_o : std_logic_vector (3 downto 0);
  signal n2072_o : std_logic_vector (3 downto 0);
  signal n2073_o : std_logic_vector (3 downto 0);
  signal n2074_o : std_logic_vector (3 downto 0);
  signal n2075_o : std_logic_vector (3 downto 0);
  signal n2076_o : std_logic_vector (3 downto 0);
  signal n2077_o : std_logic_vector (3 downto 0);
  signal n2078_o : std_logic_vector (3 downto 0);
  signal n2079_o : std_logic_vector (3 downto 0);
  signal n2080_o : std_logic_vector (3 downto 0);
  signal n2081_o : std_logic_vector (3 downto 0);
  signal n2082_o : std_logic_vector (3 downto 0);
  signal n2083_o : std_logic_vector (3 downto 0);
  signal n2084_o : std_logic_vector (3 downto 0);
  signal n2085_o : std_logic_vector (3 downto 0);
  signal n2086_o : std_logic_vector (3 downto 0);
  signal n2087_o : std_logic_vector (3 downto 0);
  signal n2088_o : std_logic_vector (3 downto 0);
  signal n2089_o : std_logic_vector (3 downto 0);
  signal n2090_o : std_logic_vector (3 downto 0);
  signal n2091_o : std_logic_vector (3 downto 0);
  signal n2092_o : std_logic_vector (3 downto 0);
  signal n2093_o : std_logic_vector (3 downto 0);
  signal n2094_o : std_logic_vector (3 downto 0);
  signal n2095_o : std_logic_vector (3 downto 0);
  signal n2096_o : std_logic_vector (3 downto 0);
  signal n2097_o : std_logic_vector (3 downto 0);
  signal n2098_o : std_logic_vector (3 downto 0);
  signal n2099_o : std_logic_vector (3 downto 0);
  signal n2100_o : std_logic_vector (3 downto 0);
  signal n2101_o : std_logic_vector (3 downto 0);
  signal n2102_o : std_logic_vector (3 downto 0);
  signal n2103_o : std_logic_vector (3 downto 0);
  signal n2104_o : std_logic_vector (3 downto 0);
  signal n2105_o : std_logic_vector (3 downto 0);
  signal n2106_o : std_logic_vector (3 downto 0);
  signal n2107_o : std_logic_vector (3 downto 0);
  signal n2108_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2057_o;
  b_out <= n2058_o;
  s <= n2059_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2060_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2061_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2062_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2063_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1364_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1371_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1365_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2049_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1358_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1359_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1360_o <= n1358_o & n1359_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1361 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1360_o,
    o => cnota_o);
  n1364_o <= cnota_n1361 (1);
  n1365_o <= cnota_n1361 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1366_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1367_o <= n1366_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1368 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1367_o,
    o => cnotb_o);
  n1371_o <= cnotb_n1368 (1);
  n1372_o <= cnotb_n1368 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1373_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1374_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1376 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1375_o,
    o => ccnotc_o);
  n1379_o <= ccnotc_n1376 (2);
  n1380_o <= ccnotc_n1376 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1381_o <= ccnotc_n1376 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2064_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2065_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2066_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1382_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1383_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1384_o <= n1382_o & n1383_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1385_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1386_o <= n1384_o & n1385_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1387 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1386_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1390_o <= gen1_n1_ccnot1_n1387 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1391_o <= gen1_n1_ccnot1_n1387 (1);
  n1392_o <= gen1_n1_ccnot1_n1387 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1393_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1394_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1395_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1396_o <= n1394_o & n1395_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1397 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1396_o,
    o => gen1_n1_cnot1_o);
  n1400_o <= gen1_n1_cnot1_n1397 (1);
  n1401_o <= gen1_n1_cnot1_n1397 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1402_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1403_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1404_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1405_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1406_o <= n1404_o & n1405_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1407_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1408_o <= n1406_o & n1407_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1409 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1408_o,
    o => gen1_n1_ccnot2_o);
  n1412_o <= gen1_n1_ccnot2_n1409 (2);
  n1413_o <= gen1_n1_ccnot2_n1409 (1);
  n1414_o <= gen1_n1_ccnot2_n1409 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1415_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1416_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1417_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1418_o <= n1416_o & n1417_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1419 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1418_o,
    o => gen1_n1_cnot2_o);
  n1422_o <= gen1_n1_cnot2_n1419 (1);
  n1423_o <= gen1_n1_cnot2_n1419 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1424_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1425_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2067_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2068_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2069_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1426_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1427_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1428_o <= n1426_o & n1427_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1429_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1430_o <= n1428_o & n1429_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1431 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1430_o,
    o => gen1_n2_ccnot1_o);
  n1434_o <= gen1_n2_ccnot1_n1431 (2);
  n1435_o <= gen1_n2_ccnot1_n1431 (1);
  n1436_o <= gen1_n2_ccnot1_n1431 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1437_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1438_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1439_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1440_o <= n1438_o & n1439_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1441 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1440_o,
    o => gen1_n2_cnot1_o);
  n1444_o <= gen1_n2_cnot1_n1441 (1);
  n1445_o <= gen1_n2_cnot1_n1441 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1446_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1447_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1448_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1449_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1451_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1452_o <= n1450_o & n1451_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1453 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1452_o,
    o => gen1_n2_ccnot2_o);
  n1456_o <= gen1_n2_ccnot2_n1453 (2);
  n1457_o <= gen1_n2_ccnot2_n1453 (1);
  n1458_o <= gen1_n2_ccnot2_n1453 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1459_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1460_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1461_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1462_o <= n1460_o & n1461_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1463 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1462_o,
    o => gen1_n2_cnot2_o);
  n1466_o <= gen1_n2_cnot2_n1463 (1);
  n1467_o <= gen1_n2_cnot2_n1463 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1468_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1469_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2070_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2071_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2072_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1470_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1471_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1473_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1474_o <= n1472_o & n1473_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1475 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1474_o,
    o => gen1_n3_ccnot1_o);
  n1478_o <= gen1_n3_ccnot1_n1475 (2);
  n1479_o <= gen1_n3_ccnot1_n1475 (1);
  n1480_o <= gen1_n3_ccnot1_n1475 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1481_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1482_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1483_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1484_o <= n1482_o & n1483_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1485 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1484_o,
    o => gen1_n3_cnot1_o);
  n1488_o <= gen1_n3_cnot1_n1485 (1);
  n1489_o <= gen1_n3_cnot1_n1485 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1490_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1491_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1492_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1493_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1495_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1496_o <= n1494_o & n1495_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1497 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1496_o,
    o => gen1_n3_ccnot2_o);
  n1500_o <= gen1_n3_ccnot2_n1497 (2);
  n1501_o <= gen1_n3_ccnot2_n1497 (1);
  n1502_o <= gen1_n3_ccnot2_n1497 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1503_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1504_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1505_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1507 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1506_o,
    o => gen1_n3_cnot2_o);
  n1510_o <= gen1_n3_cnot2_n1507 (1);
  n1511_o <= gen1_n3_cnot2_n1507 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1512_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1513_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2073_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2074_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2075_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1514_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1515_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1516_o <= n1514_o & n1515_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1517_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1518_o <= n1516_o & n1517_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1519 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1518_o,
    o => gen1_n4_ccnot1_o);
  n1522_o <= gen1_n4_ccnot1_n1519 (2);
  n1523_o <= gen1_n4_ccnot1_n1519 (1);
  n1524_o <= gen1_n4_ccnot1_n1519 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1525_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1526_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1527_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1528_o <= n1526_o & n1527_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1529 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1528_o,
    o => gen1_n4_cnot1_o);
  n1532_o <= gen1_n4_cnot1_n1529 (1);
  n1533_o <= gen1_n4_cnot1_n1529 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1534_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1535_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1536_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1537_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1539_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1540_o <= n1538_o & n1539_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1541 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1540_o,
    o => gen1_n4_ccnot2_o);
  n1544_o <= gen1_n4_ccnot2_n1541 (2);
  n1545_o <= gen1_n4_ccnot2_n1541 (1);
  n1546_o <= gen1_n4_ccnot2_n1541 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1547_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1548_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1549_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1550_o <= n1548_o & n1549_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1551 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1550_o,
    o => gen1_n4_cnot2_o);
  n1554_o <= gen1_n4_cnot2_n1551 (1);
  n1555_o <= gen1_n4_cnot2_n1551 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1556_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1557_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2076_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2077_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2078_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1558_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1559_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1560_o <= n1558_o & n1559_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1561_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1563 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1562_o,
    o => gen1_n5_ccnot1_o);
  n1566_o <= gen1_n5_ccnot1_n1563 (2);
  n1567_o <= gen1_n5_ccnot1_n1563 (1);
  n1568_o <= gen1_n5_ccnot1_n1563 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1569_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1570_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1571_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1572_o <= n1570_o & n1571_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1573 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1572_o,
    o => gen1_n5_cnot1_o);
  n1576_o <= gen1_n5_cnot1_n1573 (1);
  n1577_o <= gen1_n5_cnot1_n1573 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1578_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1579_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1580_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1581_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1583_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1584_o <= n1582_o & n1583_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1585 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1584_o,
    o => gen1_n5_ccnot2_o);
  n1588_o <= gen1_n5_ccnot2_n1585 (2);
  n1589_o <= gen1_n5_ccnot2_n1585 (1);
  n1590_o <= gen1_n5_ccnot2_n1585 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1591_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1592_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1593_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1594_o <= n1592_o & n1593_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1595 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1594_o,
    o => gen1_n5_cnot2_o);
  n1598_o <= gen1_n5_cnot2_n1595 (1);
  n1599_o <= gen1_n5_cnot2_n1595 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1600_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1601_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2079_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2080_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2081_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1602_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1603_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1604_o <= n1602_o & n1603_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1605_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1606_o <= n1604_o & n1605_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1607 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1606_o,
    o => gen1_n6_ccnot1_o);
  n1610_o <= gen1_n6_ccnot1_n1607 (2);
  n1611_o <= gen1_n6_ccnot1_n1607 (1);
  n1612_o <= gen1_n6_ccnot1_n1607 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1613_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1614_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1615_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1616_o <= n1614_o & n1615_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1617 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1616_o,
    o => gen1_n6_cnot1_o);
  n1620_o <= gen1_n6_cnot1_n1617 (1);
  n1621_o <= gen1_n6_cnot1_n1617 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1622_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1623_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1624_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1625_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1626_o <= n1624_o & n1625_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1627_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1628_o <= n1626_o & n1627_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1629 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1628_o,
    o => gen1_n6_ccnot2_o);
  n1632_o <= gen1_n6_ccnot2_n1629 (2);
  n1633_o <= gen1_n6_ccnot2_n1629 (1);
  n1634_o <= gen1_n6_ccnot2_n1629 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1635_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1636_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1637_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1638_o <= n1636_o & n1637_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1639 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1638_o,
    o => gen1_n6_cnot2_o);
  n1642_o <= gen1_n6_cnot2_n1639 (1);
  n1643_o <= gen1_n6_cnot2_n1639 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1644_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1645_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2082_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2083_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2084_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1646_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1647_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1648_o <= n1646_o & n1647_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1649_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1650_o <= n1648_o & n1649_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1651 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1650_o,
    o => gen1_n7_ccnot1_o);
  n1654_o <= gen1_n7_ccnot1_n1651 (2);
  n1655_o <= gen1_n7_ccnot1_n1651 (1);
  n1656_o <= gen1_n7_ccnot1_n1651 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1657_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1658_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1659_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1661 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1660_o,
    o => gen1_n7_cnot1_o);
  n1664_o <= gen1_n7_cnot1_n1661 (1);
  n1665_o <= gen1_n7_cnot1_n1661 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1666_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1667_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1668_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1669_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1670_o <= n1668_o & n1669_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1671_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1672_o <= n1670_o & n1671_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1673 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1672_o,
    o => gen1_n7_ccnot2_o);
  n1676_o <= gen1_n7_ccnot2_n1673 (2);
  n1677_o <= gen1_n7_ccnot2_n1673 (1);
  n1678_o <= gen1_n7_ccnot2_n1673 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1679_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1680_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1681_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1682_o <= n1680_o & n1681_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1683 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1682_o,
    o => gen1_n7_cnot2_o);
  n1686_o <= gen1_n7_cnot2_n1683 (1);
  n1687_o <= gen1_n7_cnot2_n1683 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1688_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1689_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2085_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2086_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2087_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1690_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1691_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1692_o <= n1690_o & n1691_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1693_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1694_o <= n1692_o & n1693_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1695 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1694_o,
    o => gen1_n8_ccnot1_o);
  n1698_o <= gen1_n8_ccnot1_n1695 (2);
  n1699_o <= gen1_n8_ccnot1_n1695 (1);
  n1700_o <= gen1_n8_ccnot1_n1695 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1701_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1702_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1703_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1704_o <= n1702_o & n1703_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1705 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1704_o,
    o => gen1_n8_cnot1_o);
  n1708_o <= gen1_n8_cnot1_n1705 (1);
  n1709_o <= gen1_n8_cnot1_n1705 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1710_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1711_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1712_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1713_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1714_o <= n1712_o & n1713_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1715_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1716_o <= n1714_o & n1715_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1717 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1716_o,
    o => gen1_n8_ccnot2_o);
  n1720_o <= gen1_n8_ccnot2_n1717 (2);
  n1721_o <= gen1_n8_ccnot2_n1717 (1);
  n1722_o <= gen1_n8_ccnot2_n1717 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1723_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1724_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1725_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1726_o <= n1724_o & n1725_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1727 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1726_o,
    o => gen1_n8_cnot2_o);
  n1730_o <= gen1_n8_cnot2_n1727 (1);
  n1731_o <= gen1_n8_cnot2_n1727 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1732_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1733_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2088_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2089_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2090_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1734_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1735_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1736_o <= n1734_o & n1735_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1737_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1739 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1738_o,
    o => gen1_n9_ccnot1_o);
  n1742_o <= gen1_n9_ccnot1_n1739 (2);
  n1743_o <= gen1_n9_ccnot1_n1739 (1);
  n1744_o <= gen1_n9_ccnot1_n1739 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1745_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1746_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1747_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1748_o <= n1746_o & n1747_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1749 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1748_o,
    o => gen1_n9_cnot1_o);
  n1752_o <= gen1_n9_cnot1_n1749 (1);
  n1753_o <= gen1_n9_cnot1_n1749 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1754_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1755_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1756_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1757_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1758_o <= n1756_o & n1757_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1759_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1761 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1760_o,
    o => gen1_n9_ccnot2_o);
  n1764_o <= gen1_n9_ccnot2_n1761 (2);
  n1765_o <= gen1_n9_ccnot2_n1761 (1);
  n1766_o <= gen1_n9_ccnot2_n1761 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1767_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1768_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1769_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1770_o <= n1768_o & n1769_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1771 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1770_o,
    o => gen1_n9_cnot2_o);
  n1774_o <= gen1_n9_cnot2_n1771 (1);
  n1775_o <= gen1_n9_cnot2_n1771 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1776_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1777_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2091_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2092_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2093_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1778_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1779_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1780_o <= n1778_o & n1779_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1781_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1783 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1782_o,
    o => gen1_n10_ccnot1_o);
  n1786_o <= gen1_n10_ccnot1_n1783 (2);
  n1787_o <= gen1_n10_ccnot1_n1783 (1);
  n1788_o <= gen1_n10_ccnot1_n1783 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1789_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1790_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1791_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1792_o <= n1790_o & n1791_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1793 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1792_o,
    o => gen1_n10_cnot1_o);
  n1796_o <= gen1_n10_cnot1_n1793 (1);
  n1797_o <= gen1_n10_cnot1_n1793 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1798_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1799_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1800_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1801_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1802_o <= n1800_o & n1801_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1803_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1804_o <= n1802_o & n1803_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1805 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1804_o,
    o => gen1_n10_ccnot2_o);
  n1808_o <= gen1_n10_ccnot2_n1805 (2);
  n1809_o <= gen1_n10_ccnot2_n1805 (1);
  n1810_o <= gen1_n10_ccnot2_n1805 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1811_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1812_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1813_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1814_o <= n1812_o & n1813_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1815 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1814_o,
    o => gen1_n10_cnot2_o);
  n1818_o <= gen1_n10_cnot2_n1815 (1);
  n1819_o <= gen1_n10_cnot2_n1815 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1820_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1821_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2094_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2095_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2096_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1822_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1823_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1824_o <= n1822_o & n1823_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1825_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1826_o <= n1824_o & n1825_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1827 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1826_o,
    o => gen1_n11_ccnot1_o);
  n1830_o <= gen1_n11_ccnot1_n1827 (2);
  n1831_o <= gen1_n11_ccnot1_n1827 (1);
  n1832_o <= gen1_n11_ccnot1_n1827 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1833_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1834_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1835_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1837 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1836_o,
    o => gen1_n11_cnot1_o);
  n1840_o <= gen1_n11_cnot1_n1837 (1);
  n1841_o <= gen1_n11_cnot1_n1837 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1842_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1843_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1844_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1845_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1846_o <= n1844_o & n1845_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1847_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1849 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1848_o,
    o => gen1_n11_ccnot2_o);
  n1852_o <= gen1_n11_ccnot2_n1849 (2);
  n1853_o <= gen1_n11_ccnot2_n1849 (1);
  n1854_o <= gen1_n11_ccnot2_n1849 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1855_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1856_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1857_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1859 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1858_o,
    o => gen1_n11_cnot2_o);
  n1862_o <= gen1_n11_cnot2_n1859 (1);
  n1863_o <= gen1_n11_cnot2_n1859 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1864_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1865_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2097_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2098_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2099_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1866_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1867_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1869_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1871 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1870_o,
    o => gen1_n12_ccnot1_o);
  n1874_o <= gen1_n12_ccnot1_n1871 (2);
  n1875_o <= gen1_n12_ccnot1_n1871 (1);
  n1876_o <= gen1_n12_ccnot1_n1871 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1877_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1878_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1879_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1881 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1880_o,
    o => gen1_n12_cnot1_o);
  n1884_o <= gen1_n12_cnot1_n1881 (1);
  n1885_o <= gen1_n12_cnot1_n1881 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1886_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1887_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1888_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1889_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1890_o <= n1888_o & n1889_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1891_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1893 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1892_o,
    o => gen1_n12_ccnot2_o);
  n1896_o <= gen1_n12_ccnot2_n1893 (2);
  n1897_o <= gen1_n12_ccnot2_n1893 (1);
  n1898_o <= gen1_n12_ccnot2_n1893 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1899_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1900_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1901_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1902_o <= n1900_o & n1901_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1903 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1902_o,
    o => gen1_n12_cnot2_o);
  n1906_o <= gen1_n12_cnot2_n1903 (1);
  n1907_o <= gen1_n12_cnot2_n1903 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1908_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1909_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2100_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2101_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2102_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1910_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1911_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1913_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1914_o <= n1912_o & n1913_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1915 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1914_o,
    o => gen1_n13_ccnot1_o);
  n1918_o <= gen1_n13_ccnot1_n1915 (2);
  n1919_o <= gen1_n13_ccnot1_n1915 (1);
  n1920_o <= gen1_n13_ccnot1_n1915 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1921_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1922_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1923_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1925 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1924_o,
    o => gen1_n13_cnot1_o);
  n1928_o <= gen1_n13_cnot1_n1925 (1);
  n1929_o <= gen1_n13_cnot1_n1925 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1930_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1931_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1932_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1933_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1934_o <= n1932_o & n1933_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1935_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1936_o <= n1934_o & n1935_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1937 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1936_o,
    o => gen1_n13_ccnot2_o);
  n1940_o <= gen1_n13_ccnot2_n1937 (2);
  n1941_o <= gen1_n13_ccnot2_n1937 (1);
  n1942_o <= gen1_n13_ccnot2_n1937 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1943_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1944_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1945_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1946_o <= n1944_o & n1945_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1947 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1946_o,
    o => gen1_n13_cnot2_o);
  n1950_o <= gen1_n13_cnot2_n1947 (1);
  n1951_o <= gen1_n13_cnot2_n1947 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1952_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1953_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2103_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2104_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2105_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1954_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1955_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1957_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1958_o <= n1956_o & n1957_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1959 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1958_o,
    o => gen1_n14_ccnot1_o);
  n1962_o <= gen1_n14_ccnot1_n1959 (2);
  n1963_o <= gen1_n14_ccnot1_n1959 (1);
  n1964_o <= gen1_n14_ccnot1_n1959 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1965_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1966_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1967_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1969 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1968_o,
    o => gen1_n14_cnot1_o);
  n1972_o <= gen1_n14_cnot1_n1969 (1);
  n1973_o <= gen1_n14_cnot1_n1969 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1974_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1975_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1976_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1977_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1978_o <= n1976_o & n1977_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1979_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1980_o <= n1978_o & n1979_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1981 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1980_o,
    o => gen1_n14_ccnot2_o);
  n1984_o <= gen1_n14_ccnot2_n1981 (2);
  n1985_o <= gen1_n14_ccnot2_n1981 (1);
  n1986_o <= gen1_n14_ccnot2_n1981 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1987_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1988_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1989_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1991 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1990_o,
    o => gen1_n14_cnot2_o);
  n1994_o <= gen1_n14_cnot2_n1991 (1);
  n1995_o <= gen1_n14_cnot2_n1991 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1996_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1997_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2106_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2107_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2108_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1998_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1999_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2001_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2002_o <= n2000_o & n2001_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2003 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2002_o,
    o => gen1_n15_ccnot1_o);
  n2006_o <= gen1_n15_ccnot1_n2003 (2);
  n2007_o <= gen1_n15_ccnot1_n2003 (1);
  n2008_o <= gen1_n15_ccnot1_n2003 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2009_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2010_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2011_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2013 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2012_o,
    o => gen1_n15_cnot1_o);
  n2016_o <= gen1_n15_cnot1_n2013 (1);
  n2017_o <= gen1_n15_cnot1_n2013 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2018_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2019_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2020_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2021_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2023_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2025 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2024_o,
    o => gen1_n15_ccnot2_o);
  n2028_o <= gen1_n15_ccnot2_n2025 (2);
  n2029_o <= gen1_n15_ccnot2_n2025 (1);
  n2030_o <= gen1_n15_ccnot2_n2025 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2031_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2032_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2033_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2034_o <= n2032_o & n2033_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2035 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2034_o,
    o => gen1_n15_cnot2_o);
  n2038_o <= gen1_n15_cnot2_n2035 (1);
  n2039_o <= gen1_n15_cnot2_n2035 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2040_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2041_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2042_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2043_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2045 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2044_o,
    o => cnoteb_o);
  n2048_o <= cnoteb_n2045 (1);
  n2049_o <= cnoteb_n2045 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2050_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2051_o <= n2050_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2052 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2051_o,
    o => cnotea_o);
  n2055_o <= cnotea_n2052 (1);
  n2056_o <= cnotea_n2052 (0);
  n2057_o <= n2055_o & a_s;
  n2058_o <= n2048_o & b_s;
  n2059_o <= n2056_o & s_s;
  n2060_o <= n2038_o & n1994_o & n1950_o & n1906_o & n1862_o & n1818_o & n1774_o & n1730_o & n1686_o & n1642_o & n1598_o & n1554_o & n1510_o & n1466_o & n1422_o & n1379_o;
  n2061_o <= n2040_o & n1996_o & n1952_o & n1908_o & n1864_o & n1820_o & n1776_o & n1732_o & n1688_o & n1644_o & n1600_o & n1556_o & n1512_o & n1468_o & n1424_o & n1380_o;
  n2062_o <= n2039_o & n1995_o & n1951_o & n1907_o & n1863_o & n1819_o & n1775_o & n1731_o & n1687_o & n1643_o & n1599_o & n1555_o & n1511_o & n1467_o & n1423_o & n1372_o;
  n2063_o <= n2041_o & n1997_o & n1953_o & n1909_o & n1865_o & n1821_o & n1777_o & n1733_o & n1689_o & n1645_o & n1601_o & n1557_o & n1513_o & n1469_o & n1425_o & n1381_o;
  n2064_o <= n1392_o & n1391_o & n1390_o & n1393_o;
  n2065_o <= n1403_o & n1401_o & n1400_o & n1402_o;
  n2066_o <= n1414_o & n1413_o & n1415_o & n1412_o;
  n2067_o <= n1436_o & n1435_o & n1434_o & n1437_o;
  n2068_o <= n1447_o & n1445_o & n1444_o & n1446_o;
  n2069_o <= n1458_o & n1457_o & n1459_o & n1456_o;
  n2070_o <= n1480_o & n1479_o & n1478_o & n1481_o;
  n2071_o <= n1491_o & n1489_o & n1488_o & n1490_o;
  n2072_o <= n1502_o & n1501_o & n1503_o & n1500_o;
  n2073_o <= n1524_o & n1523_o & n1522_o & n1525_o;
  n2074_o <= n1535_o & n1533_o & n1532_o & n1534_o;
  n2075_o <= n1546_o & n1545_o & n1547_o & n1544_o;
  n2076_o <= n1568_o & n1567_o & n1566_o & n1569_o;
  n2077_o <= n1579_o & n1577_o & n1576_o & n1578_o;
  n2078_o <= n1590_o & n1589_o & n1591_o & n1588_o;
  n2079_o <= n1612_o & n1611_o & n1610_o & n1613_o;
  n2080_o <= n1623_o & n1621_o & n1620_o & n1622_o;
  n2081_o <= n1634_o & n1633_o & n1635_o & n1632_o;
  n2082_o <= n1656_o & n1655_o & n1654_o & n1657_o;
  n2083_o <= n1667_o & n1665_o & n1664_o & n1666_o;
  n2084_o <= n1678_o & n1677_o & n1679_o & n1676_o;
  n2085_o <= n1700_o & n1699_o & n1698_o & n1701_o;
  n2086_o <= n1711_o & n1709_o & n1708_o & n1710_o;
  n2087_o <= n1722_o & n1721_o & n1723_o & n1720_o;
  n2088_o <= n1744_o & n1743_o & n1742_o & n1745_o;
  n2089_o <= n1755_o & n1753_o & n1752_o & n1754_o;
  n2090_o <= n1766_o & n1765_o & n1767_o & n1764_o;
  n2091_o <= n1788_o & n1787_o & n1786_o & n1789_o;
  n2092_o <= n1799_o & n1797_o & n1796_o & n1798_o;
  n2093_o <= n1810_o & n1809_o & n1811_o & n1808_o;
  n2094_o <= n1832_o & n1831_o & n1830_o & n1833_o;
  n2095_o <= n1843_o & n1841_o & n1840_o & n1842_o;
  n2096_o <= n1854_o & n1853_o & n1855_o & n1852_o;
  n2097_o <= n1876_o & n1875_o & n1874_o & n1877_o;
  n2098_o <= n1887_o & n1885_o & n1884_o & n1886_o;
  n2099_o <= n1898_o & n1897_o & n1899_o & n1896_o;
  n2100_o <= n1920_o & n1919_o & n1918_o & n1921_o;
  n2101_o <= n1931_o & n1929_o & n1928_o & n1930_o;
  n2102_o <= n1942_o & n1941_o & n1943_o & n1940_o;
  n2103_o <= n1964_o & n1963_o & n1962_o & n1965_o;
  n2104_o <= n1975_o & n1973_o & n1972_o & n1974_o;
  n2105_o <= n1986_o & n1985_o & n1987_o & n1984_o;
  n2106_o <= n2008_o & n2007_o & n2006_o & n2009_o;
  n2107_o <= n2019_o & n2017_o & n2016_o & n2018_o;
  n2108_o <= n2030_o & n2029_o & n2031_o & n2028_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_7 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_7;

architecture rtl of cordic_stage_16_7 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1250_o : std_logic_vector (16 downto 0);
  signal add1_n1251 : std_logic_vector (16 downto 0);
  signal add1_n1252 : std_logic_vector (16 downto 0);
  signal add1_n1253 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1260_o : std_logic;
  signal addsub_n1261 : std_logic;
  signal addsub_n1262 : std_logic_vector (16 downto 0);
  signal addsub_n1263 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1270_o : std_logic;
  signal cnotr1_n1271 : std_logic;
  signal cnotr1_n1272 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1277_o : std_logic;
  signal cnotr2_n1278 : std_logic;
  signal cnotr2_n1279 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1286 : std_logic;
  signal gen0_cnotr3_n1287 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1292_o : std_logic_vector (8 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1295 : std_logic;
  signal gen0_cnotr4_n1296 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1301_o : std_logic_vector (8 downto 0);
  signal n1302_o : std_logic_vector (6 downto 0);
  signal n1303_o : std_logic_vector (15 downto 0);
  signal n1304_o : std_logic;
  signal gen0_cnotr5_n1305 : std_logic;
  signal gen0_cnotr5_n1306 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1311_o : std_logic_vector (8 downto 0);
  signal n1312_o : std_logic_vector (6 downto 0);
  signal n1313_o : std_logic;
  signal n1314_o : std_logic_vector (13 downto 0);
  signal n1315_o : std_logic_vector (14 downto 0);
  signal add2_n1316 : std_logic_vector (14 downto 0);
  signal add2_n1317 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal cnotr6_n1327 : std_logic;
  signal cnotr6_n1328 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1333_o : std_logic;
  signal n1334_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1335 : std_logic;
  signal cnotr7_n1336 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1341_o : std_logic;
  signal alut1_n1342 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1345 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1348_o : std_logic_vector (24 downto 0);
  signal n1349_o : std_logic_vector (14 downto 0);
  signal n1350_o : std_logic_vector (16 downto 0);
  signal n1351_o : std_logic_vector (16 downto 0);
  signal n1352_o : std_logic_vector (16 downto 0);
  signal n1353_o : std_logic_vector (5 downto 0);
begin
  g <= n1348_o;
  a_out <= add2_n1317;
  c_out <= n1349_o;
  x_out <= add1_n1253;
  y_out <= addsub_n1263;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1251; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1350_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1351_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1272; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1252; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1279; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1352_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1353_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1342; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1328; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1316; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1345; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1296; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1315_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1250_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1251 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1252 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1253 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1250_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1260_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1261 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1262 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1263 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1260_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1270_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1271 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1272 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1270_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1277_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1278 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1279 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1277_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1284_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1285_o <= w (24 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1286 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1287 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1284_o,
    i => n1285_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1292_o <= y (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1293_o <= y_4 (9);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1294_o <= y_4 (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1295 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1296 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1293_o,
    i => n1294_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1301_o <= y_4 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1302_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1303_o <= n1301_o & n1302_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1304_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1305 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1306 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1304_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1311_o <= x_1 (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1312_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1313_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1314_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1316 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1317 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1322_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1323_o <= not n1322_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1324_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1325_o <= not n1324_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1326_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1327 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1328 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1326_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1333_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1334_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1335 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1336 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1333_o,
    i => n1334_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1341_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1342 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1345 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_7 port map (
    i => c_3,
    o => alut2_o);
  n1348_o <= n1312_o & addsub_n1262 & cnotr7_n1335;
  n1349_o <= cnotr7_n1336 & n1341_o;
  n1350_o <= gen0_cnotr5_n1306 & gen0_cnotr5_n1305 & n1311_o;
  n1351_o <= gen0_cnotr3_n1287 & gen0_cnotr3_n1286 & n1292_o;
  n1352_o <= gen0_cnotr4_n1295 & n1303_o;
  n1353_o <= n1325_o & addsub_n1261 & cnotr6_n1327 & n1323_o & cnotr2_n1278 & cnotr1_n1271;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1140_o : std_logic_vector (16 downto 0);
  signal add1_n1141 : std_logic_vector (16 downto 0);
  signal add1_n1142 : std_logic_vector (16 downto 0);
  signal add1_n1143 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1150_o : std_logic;
  signal addsub_n1151 : std_logic;
  signal addsub_n1152 : std_logic_vector (16 downto 0);
  signal addsub_n1153 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1160_o : std_logic;
  signal cnotr1_n1161 : std_logic;
  signal cnotr1_n1162 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1167_o : std_logic;
  signal cnotr2_n1168 : std_logic;
  signal cnotr2_n1169 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1174_o : std_logic;
  signal n1175_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1176 : std_logic;
  signal gen0_cnotr3_n1177 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1182_o : std_logic_vector (9 downto 0);
  signal n1183_o : std_logic;
  signal n1184_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1185 : std_logic;
  signal gen0_cnotr4_n1186 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1191_o : std_logic_vector (9 downto 0);
  signal n1192_o : std_logic_vector (5 downto 0);
  signal n1193_o : std_logic_vector (15 downto 0);
  signal n1194_o : std_logic;
  signal gen0_cnotr5_n1195 : std_logic;
  signal gen0_cnotr5_n1196 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1201_o : std_logic_vector (9 downto 0);
  signal n1202_o : std_logic_vector (5 downto 0);
  signal n1203_o : std_logic;
  signal n1204_o : std_logic_vector (13 downto 0);
  signal n1205_o : std_logic_vector (14 downto 0);
  signal add2_n1206 : std_logic_vector (14 downto 0);
  signal add2_n1207 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal cnotr6_n1217 : std_logic;
  signal cnotr6_n1218 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1225 : std_logic;
  signal cnotr7_n1226 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1231_o : std_logic;
  signal alut1_n1232 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1235 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1238_o : std_logic_vector (23 downto 0);
  signal n1239_o : std_logic_vector (14 downto 0);
  signal n1240_o : std_logic_vector (16 downto 0);
  signal n1241_o : std_logic_vector (16 downto 0);
  signal n1242_o : std_logic_vector (16 downto 0);
  signal n1243_o : std_logic_vector (5 downto 0);
begin
  g <= n1238_o;
  a_out <= add2_n1207;
  c_out <= n1239_o;
  x_out <= add1_n1143;
  y_out <= addsub_n1153;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1141; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1240_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1241_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1162; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1142; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1169; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1242_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1243_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1232; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1218; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1206; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1235; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1186; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1205_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1140_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1141 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1142 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1143 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1140_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1150_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1151 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1152 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1153 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1150_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1160_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1161 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1162 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1160_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1167_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1168 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1169 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1167_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1174_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1175_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1176 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1177 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1174_o,
    i => n1175_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1182_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1183_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1184_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1185 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1186 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1183_o,
    i => n1184_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1191_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1192_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1194_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1195 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1196 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1194_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1201_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1202_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1203_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1204_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1205_o <= n1203_o & n1204_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1206 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1207 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1212_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1213_o <= not n1212_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1214_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1215_o <= not n1214_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1216_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1217 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1218 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1216_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1223_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1224_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1225 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1226 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1223_o,
    i => n1224_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1231_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1232 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1235 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1238_o <= n1202_o & addsub_n1152 & cnotr7_n1225;
  n1239_o <= cnotr7_n1226 & n1231_o;
  n1240_o <= gen0_cnotr5_n1196 & gen0_cnotr5_n1195 & n1201_o;
  n1241_o <= gen0_cnotr3_n1177 & gen0_cnotr3_n1176 & n1182_o;
  n1242_o <= gen0_cnotr4_n1185 & n1193_o;
  n1243_o <= n1215_o & addsub_n1151 & cnotr6_n1217 & n1213_o & cnotr2_n1168 & cnotr1_n1161;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1030_o : std_logic_vector (16 downto 0);
  signal add1_n1031 : std_logic_vector (16 downto 0);
  signal add1_n1032 : std_logic_vector (16 downto 0);
  signal add1_n1033 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1040_o : std_logic;
  signal addsub_n1041 : std_logic;
  signal addsub_n1042 : std_logic_vector (16 downto 0);
  signal addsub_n1043 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1050_o : std_logic;
  signal cnotr1_n1051 : std_logic;
  signal cnotr1_n1052 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1057_o : std_logic;
  signal cnotr2_n1058 : std_logic;
  signal cnotr2_n1059 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1064_o : std_logic;
  signal n1065_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1066 : std_logic;
  signal gen0_cnotr3_n1067 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1072_o : std_logic_vector (10 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1075 : std_logic;
  signal gen0_cnotr4_n1076 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1081_o : std_logic_vector (10 downto 0);
  signal n1082_o : std_logic_vector (4 downto 0);
  signal n1083_o : std_logic_vector (15 downto 0);
  signal n1084_o : std_logic;
  signal gen0_cnotr5_n1085 : std_logic;
  signal gen0_cnotr5_n1086 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1091_o : std_logic_vector (10 downto 0);
  signal n1092_o : std_logic_vector (4 downto 0);
  signal n1093_o : std_logic;
  signal n1094_o : std_logic_vector (13 downto 0);
  signal n1095_o : std_logic_vector (14 downto 0);
  signal add2_n1096 : std_logic_vector (14 downto 0);
  signal add2_n1097 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal cnotr6_n1107 : std_logic;
  signal cnotr6_n1108 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1113_o : std_logic;
  signal n1114_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1115 : std_logic;
  signal cnotr7_n1116 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1121_o : std_logic;
  signal alut1_n1122 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1125 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1128_o : std_logic_vector (22 downto 0);
  signal n1129_o : std_logic_vector (14 downto 0);
  signal n1130_o : std_logic_vector (16 downto 0);
  signal n1131_o : std_logic_vector (16 downto 0);
  signal n1132_o : std_logic_vector (16 downto 0);
  signal n1133_o : std_logic_vector (5 downto 0);
begin
  g <= n1128_o;
  a_out <= add2_n1097;
  c_out <= n1129_o;
  x_out <= add1_n1033;
  y_out <= addsub_n1043;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1031; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1130_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1131_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1052; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1032; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1059; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1132_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1133_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1122; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1108; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1096; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1125; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1076; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1095_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1030_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1031 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1032 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1033 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1030_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1040_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1041 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1042 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1043 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1040_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1050_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1051 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1052 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1050_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1057_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1058 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1059 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1057_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1064_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1065_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1066 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1067 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1064_o,
    i => n1065_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1072_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1073_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1074_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1075 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1076 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1073_o,
    i => n1074_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1081_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1082_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1083_o <= n1081_o & n1082_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1084_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1085 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1086 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1084_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1091_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1092_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1093_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1094_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1096 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1097 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1102_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1103_o <= not n1102_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1104_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1105_o <= not n1104_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1106_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1107 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1108 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1106_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1113_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1114_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1115 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1116 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1113_o,
    i => n1114_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1121_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1122 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1125 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1128_o <= n1092_o & addsub_n1042 & cnotr7_n1115;
  n1129_o <= cnotr7_n1116 & n1121_o;
  n1130_o <= gen0_cnotr5_n1086 & gen0_cnotr5_n1085 & n1091_o;
  n1131_o <= gen0_cnotr3_n1067 & gen0_cnotr3_n1066 & n1072_o;
  n1132_o <= gen0_cnotr4_n1075 & n1083_o;
  n1133_o <= n1105_o & addsub_n1041 & cnotr6_n1107 & n1103_o & cnotr2_n1058 & cnotr1_n1051;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n920_o : std_logic_vector (16 downto 0);
  signal add1_n921 : std_logic_vector (16 downto 0);
  signal add1_n922 : std_logic_vector (16 downto 0);
  signal add1_n923 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n930_o : std_logic;
  signal addsub_n931 : std_logic;
  signal addsub_n932 : std_logic_vector (16 downto 0);
  signal addsub_n933 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n940_o : std_logic;
  signal cnotr1_n941 : std_logic;
  signal cnotr1_n942 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n947_o : std_logic;
  signal cnotr2_n948 : std_logic;
  signal cnotr2_n949 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n956 : std_logic;
  signal gen0_cnotr3_n957 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n962_o : std_logic_vector (11 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n965 : std_logic;
  signal gen0_cnotr4_n966 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n971_o : std_logic_vector (11 downto 0);
  signal n972_o : std_logic_vector (3 downto 0);
  signal n973_o : std_logic_vector (15 downto 0);
  signal n974_o : std_logic;
  signal gen0_cnotr5_n975 : std_logic;
  signal gen0_cnotr5_n976 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n981_o : std_logic_vector (11 downto 0);
  signal n982_o : std_logic_vector (3 downto 0);
  signal n983_o : std_logic;
  signal n984_o : std_logic_vector (13 downto 0);
  signal n985_o : std_logic_vector (14 downto 0);
  signal add2_n986 : std_logic_vector (14 downto 0);
  signal add2_n987 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal cnotr6_n997 : std_logic;
  signal cnotr6_n998 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1003_o : std_logic;
  signal n1004_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1005 : std_logic;
  signal cnotr7_n1006 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1011_o : std_logic;
  signal alut1_n1012 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1015 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1018_o : std_logic_vector (21 downto 0);
  signal n1019_o : std_logic_vector (14 downto 0);
  signal n1020_o : std_logic_vector (16 downto 0);
  signal n1021_o : std_logic_vector (16 downto 0);
  signal n1022_o : std_logic_vector (16 downto 0);
  signal n1023_o : std_logic_vector (5 downto 0);
begin
  g <= n1018_o;
  a_out <= add2_n987;
  c_out <= n1019_o;
  x_out <= add1_n923;
  y_out <= addsub_n933;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n921; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1020_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1021_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n942; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n922; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n949; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1022_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1023_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1012; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n998; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n986; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1015; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n966; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n985_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n920_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n921 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n922 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n923 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n920_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n930_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n931 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n932 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n933 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n930_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n940_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n941 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n942 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n940_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n947_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n948 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n949 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n947_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n954_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n955_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n956 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n957 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n954_o,
    i => n955_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n962_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n963_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n964_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n965 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n966 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n963_o,
    i => n964_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n971_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n972_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n973_o <= n971_o & n972_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n974_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n975 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n976 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n974_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n981_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n982_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n983_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n984_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n985_o <= n983_o & n984_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n986 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n987 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n992_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n993_o <= not n992_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n994_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n995_o <= not n994_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n996_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n997 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n998 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n996_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1003_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1004_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1005 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1006 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1003_o,
    i => n1004_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1011_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1012 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1015 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n1018_o <= n982_o & addsub_n932 & cnotr7_n1005;
  n1019_o <= cnotr7_n1006 & n1011_o;
  n1020_o <= gen0_cnotr5_n976 & gen0_cnotr5_n975 & n981_o;
  n1021_o <= gen0_cnotr3_n957 & gen0_cnotr3_n956 & n962_o;
  n1022_o <= gen0_cnotr4_n965 & n973_o;
  n1023_o <= n995_o & addsub_n931 & cnotr6_n997 & n993_o & cnotr2_n948 & cnotr1_n941;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n810_o : std_logic_vector (16 downto 0);
  signal add1_n811 : std_logic_vector (16 downto 0);
  signal add1_n812 : std_logic_vector (16 downto 0);
  signal add1_n813 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n820_o : std_logic;
  signal addsub_n821 : std_logic;
  signal addsub_n822 : std_logic_vector (16 downto 0);
  signal addsub_n823 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n830_o : std_logic;
  signal cnotr1_n831 : std_logic;
  signal cnotr1_n832 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n837_o : std_logic;
  signal cnotr2_n838 : std_logic;
  signal cnotr2_n839 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n844_o : std_logic;
  signal n845_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n846 : std_logic;
  signal gen0_cnotr3_n847 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n852_o : std_logic_vector (12 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n855 : std_logic;
  signal gen0_cnotr4_n856 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n861_o : std_logic_vector (12 downto 0);
  signal n862_o : std_logic_vector (2 downto 0);
  signal n863_o : std_logic_vector (15 downto 0);
  signal n864_o : std_logic;
  signal gen0_cnotr5_n865 : std_logic;
  signal gen0_cnotr5_n866 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n871_o : std_logic_vector (12 downto 0);
  signal n872_o : std_logic_vector (2 downto 0);
  signal n873_o : std_logic;
  signal n874_o : std_logic_vector (13 downto 0);
  signal n875_o : std_logic_vector (14 downto 0);
  signal add2_n876 : std_logic_vector (14 downto 0);
  signal add2_n877 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal cnotr6_n887 : std_logic;
  signal cnotr6_n888 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n893_o : std_logic;
  signal n894_o : std_logic_vector (13 downto 0);
  signal cnotr7_n895 : std_logic;
  signal cnotr7_n896 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n901_o : std_logic;
  signal alut1_n902 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n905 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n908_o : std_logic_vector (20 downto 0);
  signal n909_o : std_logic_vector (14 downto 0);
  signal n910_o : std_logic_vector (16 downto 0);
  signal n911_o : std_logic_vector (16 downto 0);
  signal n912_o : std_logic_vector (16 downto 0);
  signal n913_o : std_logic_vector (5 downto 0);
begin
  g <= n908_o;
  a_out <= add2_n877;
  c_out <= n909_o;
  x_out <= add1_n813;
  y_out <= addsub_n823;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n811; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n910_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n911_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n832; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n812; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n839; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n912_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n913_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n902; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n888; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n876; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n905; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n856; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n875_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n810_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n811 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n812 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n813 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n810_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n820_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n821 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n822 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n823 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n820_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n830_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n831 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n832 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n830_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n837_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n838 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n839 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n837_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n844_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n845_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n846 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n847 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n844_o,
    i => n845_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n852_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n853_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n854_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n855 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n856 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n853_o,
    i => n854_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n861_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n862_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n863_o <= n861_o & n862_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n864_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n865 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n866 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n864_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n871_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n872_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n873_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n874_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n875_o <= n873_o & n874_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n876 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n877 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n882_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n883_o <= not n882_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n884_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n885_o <= not n884_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n886_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n887 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n888 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n886_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n893_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n894_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n895 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n896 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n893_o,
    i => n894_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n901_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n902 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n905 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n908_o <= n872_o & addsub_n822 & cnotr7_n895;
  n909_o <= cnotr7_n896 & n901_o;
  n910_o <= gen0_cnotr5_n866 & gen0_cnotr5_n865 & n871_o;
  n911_o <= gen0_cnotr3_n847 & gen0_cnotr3_n846 & n852_o;
  n912_o <= gen0_cnotr4_n855 & n863_o;
  n913_o <= n885_o & addsub_n821 & cnotr6_n887 & n883_o & cnotr2_n838 & cnotr1_n831;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n700_o : std_logic_vector (16 downto 0);
  signal add1_n701 : std_logic_vector (16 downto 0);
  signal add1_n702 : std_logic_vector (16 downto 0);
  signal add1_n703 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n710_o : std_logic;
  signal addsub_n711 : std_logic;
  signal addsub_n712 : std_logic_vector (16 downto 0);
  signal addsub_n713 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n720_o : std_logic;
  signal cnotr1_n721 : std_logic;
  signal cnotr1_n722 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n727_o : std_logic;
  signal cnotr2_n728 : std_logic;
  signal cnotr2_n729 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n734_o : std_logic;
  signal n735_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n736 : std_logic;
  signal gen0_cnotr3_n737 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n742_o : std_logic_vector (13 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n745 : std_logic;
  signal gen0_cnotr4_n746 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n751_o : std_logic_vector (13 downto 0);
  signal n752_o : std_logic_vector (1 downto 0);
  signal n753_o : std_logic_vector (15 downto 0);
  signal n754_o : std_logic;
  signal gen0_cnotr5_n755 : std_logic;
  signal gen0_cnotr5_n756 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n761_o : std_logic_vector (13 downto 0);
  signal n762_o : std_logic_vector (1 downto 0);
  signal n763_o : std_logic;
  signal n764_o : std_logic_vector (13 downto 0);
  signal n765_o : std_logic_vector (14 downto 0);
  signal add2_n766 : std_logic_vector (14 downto 0);
  signal add2_n767 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal cnotr6_n777 : std_logic;
  signal cnotr6_n778 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n783_o : std_logic;
  signal n784_o : std_logic_vector (13 downto 0);
  signal cnotr7_n785 : std_logic;
  signal cnotr7_n786 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n791_o : std_logic;
  signal alut1_n792 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n795 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n798_o : std_logic_vector (19 downto 0);
  signal n799_o : std_logic_vector (14 downto 0);
  signal n800_o : std_logic_vector (16 downto 0);
  signal n801_o : std_logic_vector (16 downto 0);
  signal n802_o : std_logic_vector (16 downto 0);
  signal n803_o : std_logic_vector (5 downto 0);
begin
  g <= n798_o;
  a_out <= add2_n767;
  c_out <= n799_o;
  x_out <= add1_n703;
  y_out <= addsub_n713;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n701; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n800_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n801_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n722; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n702; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n729; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n802_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n803_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n792; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n778; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n766; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n795; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n746; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n765_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n700_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n701 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n702 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n703 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n700_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n710_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n711 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n712 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n713 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n710_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n720_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n721 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n722 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n720_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n727_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n728 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n729 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n727_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n734_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n735_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n736 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n737 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n734_o,
    i => n735_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n742_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n743_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n744_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n745 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n746 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n743_o,
    i => n744_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n751_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n752_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n753_o <= n751_o & n752_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n754_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n755 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n756 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n754_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n761_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n762_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n763_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n764_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n765_o <= n763_o & n764_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n766 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n767 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n772_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n773_o <= not n772_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n774_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n775_o <= not n774_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n776_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n777 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n778 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n776_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n783_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n784_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n785 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n786 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n783_o,
    i => n784_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n791_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n792 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n795 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n798_o <= n762_o & addsub_n712 & cnotr7_n785;
  n799_o <= cnotr7_n786 & n791_o;
  n800_o <= gen0_cnotr5_n756 & gen0_cnotr5_n755 & n761_o;
  n801_o <= gen0_cnotr3_n737 & gen0_cnotr3_n736 & n742_o;
  n802_o <= gen0_cnotr4_n745 & n753_o;
  n803_o <= n775_o & addsub_n711 & cnotr6_n777 & n773_o & cnotr2_n728 & cnotr1_n721;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n590_o : std_logic_vector (16 downto 0);
  signal add1_n591 : std_logic_vector (16 downto 0);
  signal add1_n592 : std_logic_vector (16 downto 0);
  signal add1_n593 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n600_o : std_logic;
  signal addsub_n601 : std_logic;
  signal addsub_n602 : std_logic_vector (16 downto 0);
  signal addsub_n603 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n610_o : std_logic;
  signal cnotr1_n611 : std_logic;
  signal cnotr1_n612 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n617_o : std_logic;
  signal cnotr2_n618 : std_logic;
  signal cnotr2_n619 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal gen0_cnotr3_n626 : std_logic;
  signal gen0_cnotr3_n627 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n632_o : std_logic_vector (14 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal gen0_cnotr4_n635 : std_logic;
  signal gen0_cnotr4_n636 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n641_o : std_logic_vector (14 downto 0);
  signal n642_o : std_logic;
  signal n643_o : std_logic_vector (15 downto 0);
  signal n644_o : std_logic;
  signal gen0_cnotr5_n645 : std_logic;
  signal gen0_cnotr5_n646 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n651_o : std_logic_vector (14 downto 0);
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal n654_o : std_logic_vector (13 downto 0);
  signal n655_o : std_logic_vector (14 downto 0);
  signal add2_n656 : std_logic_vector (14 downto 0);
  signal add2_n657 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal cnotr6_n667 : std_logic;
  signal cnotr6_n668 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n673_o : std_logic;
  signal n674_o : std_logic_vector (13 downto 0);
  signal cnotr7_n675 : std_logic;
  signal cnotr7_n676 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n681_o : std_logic;
  signal alut1_n682 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n685 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n688_o : std_logic_vector (18 downto 0);
  signal n689_o : std_logic_vector (14 downto 0);
  signal n690_o : std_logic_vector (16 downto 0);
  signal n691_o : std_logic_vector (16 downto 0);
  signal n692_o : std_logic_vector (16 downto 0);
  signal n693_o : std_logic_vector (5 downto 0);
begin
  g <= n688_o;
  a_out <= add2_n657;
  c_out <= n689_o;
  x_out <= add1_n593;
  y_out <= addsub_n603;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n591; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n690_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n691_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n612; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n592; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n619; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n692_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n693_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n682; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n668; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n656; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n685; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n636; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n655_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n590_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n591 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n592 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n593 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n590_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n600_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n601 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n602 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n603 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n600_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n610_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n611 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n612 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n610_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n617_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n618 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n619 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n617_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n624_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n625_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n626 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n627 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n624_o,
    i => n625_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n632_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n633_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n634_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n635 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n636 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n633_o,
    i => n634_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n641_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n642_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n643_o <= n641_o & n642_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n644_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n645 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n646 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n644_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n651_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n652_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n653_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n654_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n655_o <= n653_o & n654_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n656 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n657 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n662_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n663_o <= not n662_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n664_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n665_o <= not n664_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n666_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n667 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n668 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n666_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n673_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n674_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n675 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n676 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n673_o,
    i => n674_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n681_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n682 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n685 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n688_o <= n652_o & addsub_n602 & cnotr7_n675;
  n689_o <= cnotr7_n676 & n681_o;
  n690_o <= gen0_cnotr5_n646 & gen0_cnotr5_n645 & n651_o;
  n691_o <= gen0_cnotr3_n627 & gen0_cnotr3_n626 & n632_o;
  n692_o <= gen0_cnotr4_n635 & n643_o;
  n693_o <= n665_o & addsub_n601 & cnotr6_n667 & n663_o & cnotr2_n618 & cnotr1_n611;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n511_o : std_logic_vector (16 downto 0);
  signal add1_n512 : std_logic_vector (16 downto 0);
  signal add1_n513 : std_logic_vector (16 downto 0);
  signal add1_n514 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n521_o : std_logic;
  signal addsub_n522 : std_logic;
  signal addsub_n523 : std_logic_vector (16 downto 0);
  signal addsub_n524 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n531_o : std_logic;
  signal cnotr1_n532 : std_logic;
  signal cnotr1_n533 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n538_o : std_logic;
  signal cnotr2_n539 : std_logic;
  signal cnotr2_n540 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (13 downto 0);
  signal n547_o : std_logic_vector (14 downto 0);
  signal add2_n548 : std_logic_vector (14 downto 0);
  signal add2_n549 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal n557_o : std_logic;
  signal n558_o : std_logic;
  signal cnotr6_n559 : std_logic;
  signal cnotr6_n560 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n565_o : std_logic;
  signal n566_o : std_logic_vector (13 downto 0);
  signal cnotr7_n567 : std_logic;
  signal cnotr7_n568 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n573_o : std_logic;
  signal alut1_n574 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n577 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n580_o : std_logic_vector (17 downto 0);
  signal n581_o : std_logic_vector (14 downto 0);
  signal n582_o : std_logic_vector (5 downto 0);
begin
  g <= n580_o;
  a_out <= add2_n549;
  c_out <= n581_o;
  x_out <= add1_n514;
  y_out <= addsub_n524;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n512; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n533; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n513; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n540; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n582_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n574; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n560; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n548; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n577; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n547_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n511_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n512 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n513 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n514 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n511_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n521_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n522 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n523 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n524 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n521_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n531_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n532 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n533 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n531_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n538_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n539 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n540 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n538_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n545_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n546_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n547_o <= n545_o & n546_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n548 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n549 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n554_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n555_o <= not n554_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n556_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n557_o <= not n556_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n558_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n559 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n560 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n558_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n565_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n566_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n567 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n568 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n565_o,
    i => n566_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n573_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n574 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n577 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n580_o <= addsub_n523 & cnotr7_n567;
  n581_o <= cnotr7_n568 & n573_o;
  n582_o <= n557_o & addsub_n522 & cnotr6_n559 & n555_o & cnotr2_n539 & cnotr1_n532;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic_vector (1 downto 0);
begin
  o <= n505_o;
  -- vhdl_source/cnot.vhdl:24:17
  n501_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n502_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n503_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n504_o <= n502_o xor n503_o;
  n505_o <= n501_o & n504_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n364 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n372 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic;
  signal n378_o : std_logic;
  signal n379_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n380 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n388 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n396 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n399_o : std_logic;
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n404 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic;
  signal n410_o : std_logic;
  signal n411_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n412 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal n419_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n420 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n428 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n431_o : std_logic;
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n436 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic;
  signal n442_o : std_logic;
  signal n443_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n444 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n452 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic;
  signal n459_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n460 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal n466_o : std_logic;
  signal n467_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n468 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n471_o : std_logic;
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n476 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n484 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n492 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic_vector (16 downto 0);
  signal n499_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n497_o;
  o <= n498_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n499_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n361_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n362_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n363_o <= n361_o & n362_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n364 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n363_o,
    o => gen1_n0_cnot0_o);
  n367_o <= gen1_n0_cnot0_n364 (1);
  n368_o <= gen1_n0_cnot0_n364 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n369_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n370_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n371_o <= n369_o & n370_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n372 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n371_o,
    o => gen1_n1_cnot0_o);
  n375_o <= gen1_n1_cnot0_n372 (1);
  n376_o <= gen1_n1_cnot0_n372 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n377_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n378_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n379_o <= n377_o & n378_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n380 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n379_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n383_o <= gen1_n2_cnot0_n380 (1);
  n384_o <= gen1_n2_cnot0_n380 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n385_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n386_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n387_o <= n385_o & n386_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n388 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n387_o,
    o => gen1_n3_cnot0_o);
  n391_o <= gen1_n3_cnot0_n388 (1);
  n392_o <= gen1_n3_cnot0_n388 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n393_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n394_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n395_o <= n393_o & n394_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n396 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n395_o,
    o => gen1_n4_cnot0_o);
  n399_o <= gen1_n4_cnot0_n396 (1);
  n400_o <= gen1_n4_cnot0_n396 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n401_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n402_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n403_o <= n401_o & n402_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n404 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n403_o,
    o => gen1_n5_cnot0_o);
  n407_o <= gen1_n5_cnot0_n404 (1);
  n408_o <= gen1_n5_cnot0_n404 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n409_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n410_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n411_o <= n409_o & n410_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n412 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n411_o,
    o => gen1_n6_cnot0_o);
  n415_o <= gen1_n6_cnot0_n412 (1);
  n416_o <= gen1_n6_cnot0_n412 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n417_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n418_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n419_o <= n417_o & n418_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n420 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n419_o,
    o => gen1_n7_cnot0_o);
  n423_o <= gen1_n7_cnot0_n420 (1);
  n424_o <= gen1_n7_cnot0_n420 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n425_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n426_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n427_o <= n425_o & n426_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n428 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n427_o,
    o => gen1_n8_cnot0_o);
  n431_o <= gen1_n8_cnot0_n428 (1);
  n432_o <= gen1_n8_cnot0_n428 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n433_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n434_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n435_o <= n433_o & n434_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n436 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n435_o,
    o => gen1_n9_cnot0_o);
  n439_o <= gen1_n9_cnot0_n436 (1);
  n440_o <= gen1_n9_cnot0_n436 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n441_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n442_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n443_o <= n441_o & n442_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n444 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n443_o,
    o => gen1_n10_cnot0_o);
  n447_o <= gen1_n10_cnot0_n444 (1);
  n448_o <= gen1_n10_cnot0_n444 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n449_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n450_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n451_o <= n449_o & n450_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n452 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n451_o,
    o => gen1_n11_cnot0_o);
  n455_o <= gen1_n11_cnot0_n452 (1);
  n456_o <= gen1_n11_cnot0_n452 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n457_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n458_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n459_o <= n457_o & n458_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n460 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n459_o,
    o => gen1_n12_cnot0_o);
  n463_o <= gen1_n12_cnot0_n460 (1);
  n464_o <= gen1_n12_cnot0_n460 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n465_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n466_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n467_o <= n465_o & n466_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n468 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n467_o,
    o => gen1_n13_cnot0_o);
  n471_o <= gen1_n13_cnot0_n468 (1);
  n472_o <= gen1_n13_cnot0_n468 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n473_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n474_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n475_o <= n473_o & n474_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n476 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n475_o,
    o => gen1_n14_cnot0_o);
  n479_o <= gen1_n14_cnot0_n476 (1);
  n480_o <= gen1_n14_cnot0_n476 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n481_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n482_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n483_o <= n481_o & n482_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n484 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n483_o,
    o => gen1_n15_cnot0_o);
  n487_o <= gen1_n15_cnot0_n484 (1);
  n488_o <= gen1_n15_cnot0_n484 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n489_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n490_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n491_o <= n489_o & n490_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n492 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n491_o,
    o => gen1_n16_cnot0_o);
  n495_o <= gen1_n16_cnot0_n492 (1);
  n496_o <= gen1_n16_cnot0_n492 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n497_o <= ctrl_prop (17);
  n498_o <= n496_o & n488_o & n480_o & n472_o & n464_o & n456_o & n448_o & n440_o & n432_o & n424_o & n416_o & n408_o & n400_o & n392_o & n384_o & n376_o & n368_o;
  n499_o <= n495_o & n487_o & n479_o & n471_o & n463_o & n455_o & n447_o & n439_o & n431_o & n423_o & n415_o & n407_o & n399_o & n391_o & n383_o & n375_o & n367_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n247 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n255 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n263 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic;
  signal n270_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n271 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n279 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n287 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n295 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n303 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n311 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n319 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n327 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n335 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n343 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n351 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic_vector (13 downto 0);
  signal n358_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n356_o;
  o <= n357_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n358_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n244_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n245_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n246_o <= n244_o & n245_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n247 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n246_o,
    o => gen1_n0_cnot0_o);
  n250_o <= gen1_n0_cnot0_n247 (1);
  n251_o <= gen1_n0_cnot0_n247 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n252_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n253_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n254_o <= n252_o & n253_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n255 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n254_o,
    o => gen1_n1_cnot0_o);
  n258_o <= gen1_n1_cnot0_n255 (1);
  n259_o <= gen1_n1_cnot0_n255 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n260_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n261_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n262_o <= n260_o & n261_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n263 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n262_o,
    o => gen1_n2_cnot0_o);
  n266_o <= gen1_n2_cnot0_n263 (1);
  n267_o <= gen1_n2_cnot0_n263 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n268_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n269_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n270_o <= n268_o & n269_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n271 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n270_o,
    o => gen1_n3_cnot0_o);
  n274_o <= gen1_n3_cnot0_n271 (1);
  n275_o <= gen1_n3_cnot0_n271 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n276_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n277_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n278_o <= n276_o & n277_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n279 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n278_o,
    o => gen1_n4_cnot0_o);
  n282_o <= gen1_n4_cnot0_n279 (1);
  n283_o <= gen1_n4_cnot0_n279 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n284_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n285_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n286_o <= n284_o & n285_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n287 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n286_o,
    o => gen1_n5_cnot0_o);
  n290_o <= gen1_n5_cnot0_n287 (1);
  n291_o <= gen1_n5_cnot0_n287 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n292_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n293_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n294_o <= n292_o & n293_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n295 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n294_o,
    o => gen1_n6_cnot0_o);
  n298_o <= gen1_n6_cnot0_n295 (1);
  n299_o <= gen1_n6_cnot0_n295 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n300_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n301_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n302_o <= n300_o & n301_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n303 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n302_o,
    o => gen1_n7_cnot0_o);
  n306_o <= gen1_n7_cnot0_n303 (1);
  n307_o <= gen1_n7_cnot0_n303 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n308_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n309_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n310_o <= n308_o & n309_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n311 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n310_o,
    o => gen1_n8_cnot0_o);
  n314_o <= gen1_n8_cnot0_n311 (1);
  n315_o <= gen1_n8_cnot0_n311 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n316_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n317_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n318_o <= n316_o & n317_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n319 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n318_o,
    o => gen1_n9_cnot0_o);
  n322_o <= gen1_n9_cnot0_n319 (1);
  n323_o <= gen1_n9_cnot0_n319 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n324_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n325_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n326_o <= n324_o & n325_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n327 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n326_o,
    o => gen1_n10_cnot0_o);
  n330_o <= gen1_n10_cnot0_n327 (1);
  n331_o <= gen1_n10_cnot0_n327 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n332_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n333_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n334_o <= n332_o & n333_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n335 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n334_o,
    o => gen1_n11_cnot0_o);
  n338_o <= gen1_n11_cnot0_n335 (1);
  n339_o <= gen1_n11_cnot0_n335 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n340_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n341_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n342_o <= n340_o & n341_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n343 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n342_o,
    o => gen1_n12_cnot0_o);
  n346_o <= gen1_n12_cnot0_n343 (1);
  n347_o <= gen1_n12_cnot0_n343 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n348_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n349_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n350_o <= n348_o & n349_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n351 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n350_o,
    o => gen1_n13_cnot0_o);
  n354_o <= gen1_n13_cnot0_n351 (1);
  n355_o <= gen1_n13_cnot0_n351 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n356_o <= ctrl_prop (14);
  n357_o <= n355_o & n347_o & n339_o & n331_o & n323_o & n315_o & n307_o & n299_o & n291_o & n283_o & n275_o & n267_o & n259_o & n251_o;
  n358_o <= n354_o & n346_o & n338_o & n330_o & n322_o & n314_o & n306_o & n298_o & n290_o & n282_o & n274_o & n266_o & n258_o & n250_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_8 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_8;

architecture rtl of init_lookup_16_8 is
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic_vector (15 downto 0);
begin
  o <= n241_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n215_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n216_o <= not n215_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n217_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n218_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n219_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n220_o <= not n219_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n221_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n222_o <= not n221_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n223_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:49
  n224_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:44
  n225_o <= not n224_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n226_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n227_o <= not n226_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n228_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:49
  n229_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:44
  n230_o <= not n229_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n231_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:44
  n232_o <= not n231_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n233_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n234_o <= not n233_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n235_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:49
  n236_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:44
  n237_o <= not n236_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n238_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:49
  n239_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n240_o <= not n239_o;
  n241_o <= n216_o & n217_o & n218_o & n220_o & n222_o & n223_o & n225_o & n227_o & n228_o & n230_o & n232_o & n234_o & n235_o & n237_o & n238_o & n240_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (172 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (172 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (134 downto 0);
  signal as : std_logic_vector (134 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (152 downto 0);
  signal ys : std_logic_vector (152 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (24 downto 0);
  signal n183_o : std_logic_vector (14 downto 0);
  signal n184_o : std_logic_vector (14 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  signal n186_o : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (16 downto 0);
  signal n203_o : std_logic_vector (172 downto 0);
  signal n205_o : std_logic_vector (16 downto 0);
  constant n206_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n208_o : std_logic_vector (3 downto 0);
  signal n209_o : std_logic_vector (134 downto 0);
  signal n210_o : std_logic_vector (134 downto 0);
  signal n211_o : std_logic_vector (14 downto 0);
  signal n212_o : std_logic_vector (152 downto 0);
  signal n213_o : std_logic_vector (152 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n203_o;
  wrap_A_OUT <= n205_o;
  wrap_C_OUT <= n206_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n208_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n209_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n210_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n211_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n212_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n213_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_8 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (152 downto 136);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (152 downto 136);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (172 downto 148);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (119 downto 105);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (119 downto 105);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_16_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  n203_o <= gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n205_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n208_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n209_o <= gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n210_o <= gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n211_o <= n18_o & cnotr1_n13;
  n212_o <= gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n213_o <= gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
