# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 19:07:28  May 15, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5T144C8
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:28  MAY 15, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE EPCS1
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT OFF
set_location_assignment PIN_71 -to led
set_location_assignment PIN_65 -to dig[3]
set_location_assignment PIN_67 -to dig[2]
set_location_assignment PIN_69 -to dig[1]
set_location_assignment PIN_70 -to dig[0]
set_location_assignment PIN_53 -to seg[0]
set_location_assignment PIN_55 -to seg[1]
set_location_assignment PIN_57 -to seg[2]
set_location_assignment PIN_58 -to seg[3]
set_location_assignment PIN_59 -to seg[4]
set_location_assignment PIN_60 -to seg[5]
set_location_assignment PIN_63 -to seg[6]
set_location_assignment PIN_64 -to seg[7]
set_location_assignment PIN_112 -to sd_data[0]
set_location_assignment PIN_104 -to sd_data[1]
set_location_assignment PIN_103 -to sd_data[2]
set_location_assignment PIN_101 -to sd_data[3]
set_location_assignment PIN_100 -to sd_data[4]
set_location_assignment PIN_99 -to sd_data[5]
set_location_assignment PIN_97 -to sd_data[6]
set_location_assignment PIN_96 -to sd_data[7]
set_location_assignment PIN_129 -to sd_data[8]
set_location_assignment PIN_132 -to sd_data[9]
set_location_assignment PIN_133 -to sd_data[10]
set_location_assignment PIN_134 -to sd_data[11]
set_location_assignment PIN_135 -to sd_data[12]
set_location_assignment PIN_136 -to sd_data[13]
set_location_assignment PIN_139 -to sd_data[14]
set_location_assignment PIN_137 -to sd_data[15]
set_location_assignment PIN_76 -to sd_addr[0]
set_location_assignment PIN_75 -to sd_addr[1]
set_location_assignment PIN_74 -to sd_addr[2]
set_location_assignment PIN_73 -to sd_addr[3]
set_location_assignment PIN_113 -to sd_addr[4]
set_location_assignment PIN_114 -to sd_addr[5]
set_location_assignment PIN_115 -to sd_addr[6]
set_location_assignment PIN_118 -to sd_addr[7]
set_location_assignment PIN_119 -to sd_addr[8]
set_location_assignment PIN_120 -to sd_addr[9]
set_location_assignment PIN_79 -to sd_addr[10]
set_location_assignment PIN_121 -to sd_addr[11]
set_location_assignment PIN_81 -to sd_ba[0]
set_location_assignment PIN_80 -to sd_ba[1]
set_location_assignment PIN_94 -to sd_ldqm
set_location_assignment PIN_126 -to sd_udqm
set_location_assignment PIN_86 -to sd_cs
set_location_assignment PIN_87 -to sd_ras
set_location_assignment PIN_92 -to sd_cas
set_location_assignment PIN_93 -to sd_we
set_location_assignment PIN_122 -to sd_cke
set_location_assignment PIN_125 -to sd_clk
set_location_assignment PIN_88 -to key1
set_location_assignment PIN_89 -to key2
set_location_assignment PIN_91 -to key4
set_location_assignment PIN_72 -to key5
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TCL_SCRIPT_FILE scnu_pins.tcl
set_global_assignment -name VHDL_FILE test.vhd
set_global_assignment -name VHDL_FILE Encoder8_3.vhd
set_global_assignment -name VHDL_FILE seg7led.vhd
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_65 -to seg7com[0]
set_location_assignment PIN_67 -to seg7com[1]
set_location_assignment PIN_69 -to seg7com[2]
set_location_assignment PIN_70 -to seg7com[3]
set_location_assignment PIN_53 -to seg7data[0]
set_location_assignment PIN_55 -to seg7data[1]
set_location_assignment PIN_57 -to seg7data[2]
set_location_assignment PIN_58 -to seg7data[3]
set_location_assignment PIN_59 -to seg7data[4]
set_location_assignment PIN_60 -to seg7data[5]
set_location_assignment PIN_63 -to seg7data[6]
set_location_assignment PIN_64 -to seg7data[7]
set_location_assignment PIN_90 -to key3
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name VHDL_FILE clkdiv.vhd
set_location_assignment PIN_17 -to sysclk
set_location_assignment PIN_40 -to clkout
set_global_assignment -name CDF_FILE output_files/Chain13.cdf
set_global_assignment -name CDF_FILE output_files/Chain14.cdf
set_location_assignment PIN_26 -to key6
set_location_assignment PIN_28 -to led_c_g
set_location_assignment PIN_25 -to led_c_r
set_location_assignment PIN_24 -to led_c_y
set_location_assignment PIN_27 -to led_p_g
set_location_assignment PIN_30 -to led_p_r
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top