

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Feb 14 10:50:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      583|      583|  5.830 us|  5.830 us|  584|  584|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        |- Col_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:53->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 14 'alloca' 'row_outbuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%col_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 15 'alloca' 'col_outbuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%col_inbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 16 'alloca' 'col_inbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_inbuf_1 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 17 'alloca' 'col_inbuf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%col_inbuf_2 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 18 'alloca' 'col_inbuf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_inbuf_3 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 19 'alloca' 'col_inbuf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%col_inbuf_4 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 20 'alloca' 'col_inbuf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_inbuf_5 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 21 'alloca' 'col_inbuf_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_inbuf_6 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 22 'alloca' 'col_inbuf_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_inbuf_7 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 23 'alloca' 'col_inbuf_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_in = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 24 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2d_in_8 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 25 'alloca' 'buf_2d_in_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_2d_in_9 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 26 'alloca' 'buf_2d_in_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_in_10 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 27 'alloca' 'buf_2d_in_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2d_in_11 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 28 'alloca' 'buf_2d_in_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2d_in_12 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 29 'alloca' 'buf_2d_in_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2d_in_13 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 30 'alloca' 'buf_2d_in_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_2d_in_14 = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119]   --->   Operation 31 'alloca' 'buf_2d_in_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_2d_out = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121]   --->   Operation 32 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %input_r"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 34 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln116 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:116]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %input_r"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 41 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 42 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%icmp_ln60 = icmp_eq  i4 %i_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 43 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %i_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 44 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc.i1.split, void %for.inc18.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 45 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %i_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 46 'zext' 'zext_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i4 %i_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 47 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 48 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i16 %buf_2d_in_8, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 49 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i16 %buf_2d_in_9, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 50 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i16 %buf_2d_in_10, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 51 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i16 %buf_2d_in_11, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 52 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i16 %buf_2d_in_12, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 53 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i16 %buf_2d_in_13, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 54 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i16 %buf_2d_in_14, i64 0, i64 %zext_ln60" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 55 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.32ns)   --->   "%buf_load = load i3 %buf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 56 'load' 'buf_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 57 [2/2] (2.32ns)   --->   "%buf_1_load = load i3 %buf_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 57 'load' 'buf_1_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%buf_2_load = load i3 %buf_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 58 'load' 'buf_2_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%buf_3_load = load i3 %buf_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 59 'load' 'buf_3_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%buf_4_load = load i3 %buf_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 60 'load' 'buf_4_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%buf_5_load = load i3 %buf_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 61 'load' 'buf_5_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%buf_6_load = load i3 %buf_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 62 'load' 'buf_6_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%buf_7_load = load i3 %buf_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 63 'load' 'buf_7_load' <Predicate = (!icmp_ln60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln60, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 64 'store' 'store_ln56' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 65 'alloca' 'i_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %row_outbuf"   --->   Operation 66 'call' 'call_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 67 'store' 'store_ln56' <Predicate = (icmp_ln60)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 68 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_load = load i3 %buf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 68 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 69 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_1_load = load i3 %buf_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 69 'load' 'buf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 70 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_2_load = load i3 %buf_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 70 'load' 'buf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 71 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_3_load = load i3 %buf_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 71 'load' 'buf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 72 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_4_load = load i3 %buf_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 72 'load' 'buf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 73 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_5_load = load i3 %buf_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 73 'load' 'buf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_6_load = load i3 %buf_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 74 'load' 'buf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 75 [1/2] ( I:2.32ns O:2.32ns )   --->   "%buf_7_load = load i3 %buf_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 75 'load' 'buf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln61 = call void @dct_1d, i16 %buf_load, i16 %buf_1_load, i16 %buf_2_load, i16 %buf_3_load, i16 %buf_4_load, i16 %buf_5_load, i16 %buf_6_load, i16 %buf_7_load, i16 %row_outbuf, i3 %trunc_ln60, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 76 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 78 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln61 = call void @dct_1d, i16 %buf_load, i16 %buf_1_load, i16 %buf_2_load, i16 %buf_3_load, i16 %buf_4_load, i16 %buf_5_load, i16 %buf_6_load, i16 %buf_7_load, i16 %row_outbuf, i3 %trunc_ln60, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 79 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 80 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %row_outbuf"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 82 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.32>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 83 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.73ns)   --->   "%icmp_ln74 = icmp_eq  i4 %i_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 84 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln74 = add i4 %i_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 85 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc33.i.split, void %for.inc50.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 86 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %i_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 87 'zext' 'zext_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i4 %i_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 88 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 89 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 90 'getelementptr' 'col_inbuf_1_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 91 'getelementptr' 'col_inbuf_2_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 92 'getelementptr' 'col_inbuf_3_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 93 'getelementptr' 'col_inbuf_4_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 94 'getelementptr' 'col_inbuf_5_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 95 'getelementptr' 'col_inbuf_6_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln74" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 96 'getelementptr' 'col_inbuf_7_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.32ns)   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 97 'load' 'col_inbuf_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 98 [2/2] (2.32ns)   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 98 'load' 'col_inbuf_1_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 99 [2/2] (2.32ns)   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 99 'load' 'col_inbuf_2_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 100 [2/2] (2.32ns)   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 100 'load' 'col_inbuf_3_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 101 [2/2] (2.32ns)   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 101 'load' 'col_inbuf_4_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 102 [2/2] (2.32ns)   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 102 'load' 'col_inbuf_5_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 103 [2/2] (2.32ns)   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 103 'load' 'col_inbuf_6_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 104 [2/2] (2.32ns)   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 104 'load' 'col_inbuf_7_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln74, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 105 'store' 'store_ln56' <Predicate = (!icmp_ln74)> <Delay = 1.58>
ST_7 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 106 'call' 'call_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 5> <Delay = 2.32>
ST_8 : Operation 107 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_load = load i3 %col_inbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 107 'load' 'col_inbuf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 108 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_1_load = load i3 %col_inbuf_1_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 108 'load' 'col_inbuf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 109 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_2_load = load i3 %col_inbuf_2_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 109 'load' 'col_inbuf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 110 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_3_load = load i3 %col_inbuf_3_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 110 'load' 'col_inbuf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 111 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_4_load = load i3 %col_inbuf_4_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 111 'load' 'col_inbuf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 112 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_5_load = load i3 %col_inbuf_5_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 112 'load' 'col_inbuf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 113 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_6_load = load i3 %col_inbuf_6_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 113 'load' 'col_inbuf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 114 [1/2] ( I:2.32ns O:2.32ns )   --->   "%col_inbuf_7_load = load i3 %col_inbuf_7_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 114 'load' 'col_inbuf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln75 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf, i3 %trunc_ln74, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 115 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 117 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln75 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf, i3 %trunc_ln74, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 118 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 119 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:130]   --->   Operation 123 'ret' 'ret_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln56', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) of constant 0 on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [37]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln60', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) [41]  (1.735 ns)
	'store' operation 0 bit ('store_ln56', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) of constant 0 on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [71]  (1.588 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('buf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) on array 'in_block', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:119 [57]  (2.322 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [74]  (0.000 ns)
	'add' operation 4 bit ('add_ln74', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) [76]  (1.735 ns)
	'store' operation 0 bit ('store_ln56', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) of variable 'add_ln74', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:74->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 on local variable 'i', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [100]  (1.588 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('col_inbuf_load', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126) on array 'col_inbuf', E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126 [91]  (2.322 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
