|DE0_CV_golden_top
CLOCK_50 => CLOCK_50.IN1
HEX0[0] <= hexdecoder:hex1.port1
HEX0[1] <= hexdecoder:hex1.port1
HEX0[2] <= hexdecoder:hex1.port1
HEX0[3] <= hexdecoder:hex1.port1
HEX0[4] <= hexdecoder:hex1.port1
HEX0[5] <= hexdecoder:hex1.port1
HEX0[6] <= hexdecoder:hex1.port1
HEX1[0] <= hexdecoder:hex2.port1
HEX1[1] <= hexdecoder:hex2.port1
HEX1[2] <= hexdecoder:hex2.port1
HEX1[3] <= hexdecoder:hex2.port1
HEX1[4] <= hexdecoder:hex2.port1
HEX1[5] <= hexdecoder:hex2.port1
HEX1[6] <= hexdecoder:hex2.port1
HEX2[0] <= hexdecoder:hex3.port1
HEX2[1] <= hexdecoder:hex3.port1
HEX2[2] <= hexdecoder:hex3.port1
HEX2[3] <= hexdecoder:hex3.port1
HEX2[4] <= hexdecoder:hex3.port1
HEX2[5] <= hexdecoder:hex3.port1
HEX2[6] <= hexdecoder:hex3.port1
HEX3[0] <= hexdecoder:hex4.port1
HEX3[1] <= hexdecoder:hex4.port1
HEX3[2] <= hexdecoder:hex4.port1
HEX3[3] <= hexdecoder:hex4.port1
HEX3[4] <= hexdecoder:hex4.port1
HEX3[5] <= hexdecoder:hex4.port1
HEX3[6] <= hexdecoder:hex4.port1
HEX4[0] <= hexdecoder:hex5.port1
HEX4[1] <= hexdecoder:hex5.port1
HEX4[2] <= hexdecoder:hex5.port1
HEX4[3] <= hexdecoder:hex5.port1
HEX4[4] <= hexdecoder:hex5.port1
HEX4[5] <= hexdecoder:hex5.port1
HEX4[6] <= hexdecoder:hex5.port1
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
RESET_N => _.IN1
RESET_N => _.IN1
RESET_N => _.IN1
RESET_N => _.IN1
SW[0] => Equal0.IN31
SW[0] => Equal1.IN0
SW[0] => Equal2.IN31
SW[0] => Equal3.IN31
SW[0] => Equal4.IN0
SW[0] => Equal5.IN31
SW[0] => Equal6.IN31
SW[0] => Equal7.IN0
SW[0] => Equal8.IN31
SW[0] => Equal9.IN31
SW[0] => Equal10.IN0
SW[0] => Equal11.IN31
SW[0] => Equal12.IN31
SW[0] => Equal13.IN0
SW[0] => Equal14.IN31
SW[1] => Equal0.IN30
SW[1] => Equal1.IN31
SW[1] => Equal2.IN0
SW[1] => Equal3.IN30
SW[1] => Equal4.IN31
SW[1] => Equal5.IN0
SW[1] => Equal6.IN30
SW[1] => Equal7.IN31
SW[1] => Equal8.IN0
SW[1] => Equal9.IN30
SW[1] => Equal10.IN31
SW[1] => Equal11.IN0
SW[1] => Equal12.IN30
SW[1] => Equal13.IN31
SW[1] => Equal14.IN0
SW[2] => Equal0.IN29
SW[2] => Equal1.IN30
SW[2] => Equal2.IN30
SW[2] => Equal3.IN29
SW[2] => Equal4.IN30
SW[2] => Equal5.IN30
SW[2] => Equal6.IN29
SW[2] => Equal7.IN30
SW[2] => Equal8.IN30
SW[2] => Equal9.IN29
SW[2] => Equal10.IN30
SW[2] => Equal11.IN30
SW[2] => Equal12.IN29
SW[2] => Equal13.IN30
SW[2] => Equal14.IN30
SW[3] => Equal0.IN28
SW[3] => Equal1.IN29
SW[3] => Equal2.IN29
SW[3] => Equal3.IN28
SW[3] => Equal4.IN29
SW[3] => Equal5.IN29
SW[3] => Equal6.IN28
SW[3] => Equal7.IN29
SW[3] => Equal8.IN29
SW[3] => Equal9.IN28
SW[3] => Equal10.IN29
SW[3] => Equal11.IN29
SW[3] => Equal12.IN28
SW[3] => Equal13.IN29
SW[3] => Equal14.IN29
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~


|DE0_CV_golden_top|wb_mux_2:wb_mux_inst
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
wbm_adr_i[0] => comb.IN0
wbm_adr_i[0] => comb.IN0
wbm_adr_i[0] => wbs0_adr_o[0].DATAIN
wbm_adr_i[0] => wbs1_adr_o[0].DATAIN
wbm_adr_i[1] => comb.IN0
wbm_adr_i[1] => comb.IN0
wbm_adr_i[1] => wbs0_adr_o[1].DATAIN
wbm_adr_i[1] => wbs1_adr_o[1].DATAIN
wbm_adr_i[2] => comb.IN0
wbm_adr_i[2] => comb.IN0
wbm_adr_i[2] => wbs0_adr_o[2].DATAIN
wbm_adr_i[2] => wbs1_adr_o[2].DATAIN
wbm_adr_i[3] => comb.IN0
wbm_adr_i[3] => comb.IN0
wbm_adr_i[3] => wbs0_adr_o[3].DATAIN
wbm_adr_i[3] => wbs1_adr_o[3].DATAIN
wbm_adr_i[4] => comb.IN0
wbm_adr_i[4] => comb.IN0
wbm_adr_i[4] => wbs0_adr_o[4].DATAIN
wbm_adr_i[4] => wbs1_adr_o[4].DATAIN
wbm_adr_i[5] => comb.IN0
wbm_adr_i[5] => comb.IN0
wbm_adr_i[5] => wbs0_adr_o[5].DATAIN
wbm_adr_i[5] => wbs1_adr_o[5].DATAIN
wbm_adr_i[6] => comb.IN0
wbm_adr_i[6] => comb.IN0
wbm_adr_i[6] => wbs0_adr_o[6].DATAIN
wbm_adr_i[6] => wbs1_adr_o[6].DATAIN
wbm_adr_i[7] => comb.IN0
wbm_adr_i[7] => comb.IN0
wbm_adr_i[7] => wbs0_adr_o[7].DATAIN
wbm_adr_i[7] => wbs1_adr_o[7].DATAIN
wbm_adr_i[8] => comb.IN0
wbm_adr_i[8] => comb.IN0
wbm_adr_i[8] => wbs0_adr_o[8].DATAIN
wbm_adr_i[8] => wbs1_adr_o[8].DATAIN
wbm_adr_i[9] => comb.IN0
wbm_adr_i[9] => comb.IN0
wbm_adr_i[9] => wbs0_adr_o[9].DATAIN
wbm_adr_i[9] => wbs1_adr_o[9].DATAIN
wbm_adr_i[10] => comb.IN0
wbm_adr_i[10] => comb.IN0
wbm_adr_i[10] => wbs0_adr_o[10].DATAIN
wbm_adr_i[10] => wbs1_adr_o[10].DATAIN
wbm_adr_i[11] => comb.IN0
wbm_adr_i[11] => comb.IN0
wbm_adr_i[11] => wbs0_adr_o[11].DATAIN
wbm_adr_i[11] => wbs1_adr_o[11].DATAIN
wbm_adr_i[12] => comb.IN0
wbm_adr_i[12] => comb.IN0
wbm_adr_i[12] => wbs0_adr_o[12].DATAIN
wbm_adr_i[12] => wbs1_adr_o[12].DATAIN
wbm_adr_i[13] => comb.IN0
wbm_adr_i[13] => comb.IN0
wbm_adr_i[13] => wbs0_adr_o[13].DATAIN
wbm_adr_i[13] => wbs1_adr_o[13].DATAIN
wbm_adr_i[14] => comb.IN0
wbm_adr_i[14] => comb.IN0
wbm_adr_i[14] => wbs0_adr_o[14].DATAIN
wbm_adr_i[14] => wbs1_adr_o[14].DATAIN
wbm_adr_i[15] => comb.IN0
wbm_adr_i[15] => comb.IN0
wbm_adr_i[15] => wbs0_adr_o[15].DATAIN
wbm_adr_i[15] => wbs1_adr_o[15].DATAIN
wbm_adr_i[16] => comb.IN0
wbm_adr_i[16] => comb.IN0
wbm_adr_i[16] => wbs0_adr_o[16].DATAIN
wbm_adr_i[16] => wbs1_adr_o[16].DATAIN
wbm_adr_i[17] => comb.IN0
wbm_adr_i[17] => comb.IN0
wbm_adr_i[17] => wbs0_adr_o[17].DATAIN
wbm_adr_i[17] => wbs1_adr_o[17].DATAIN
wbm_adr_i[18] => comb.IN0
wbm_adr_i[18] => comb.IN0
wbm_adr_i[18] => wbs0_adr_o[18].DATAIN
wbm_adr_i[18] => wbs1_adr_o[18].DATAIN
wbm_adr_i[19] => comb.IN0
wbm_adr_i[19] => comb.IN0
wbm_adr_i[19] => wbs0_adr_o[19].DATAIN
wbm_adr_i[19] => wbs1_adr_o[19].DATAIN
wbm_adr_i[20] => comb.IN0
wbm_adr_i[20] => comb.IN0
wbm_adr_i[20] => wbs0_adr_o[20].DATAIN
wbm_adr_i[20] => wbs1_adr_o[20].DATAIN
wbm_adr_i[21] => comb.IN0
wbm_adr_i[21] => comb.IN0
wbm_adr_i[21] => wbs0_adr_o[21].DATAIN
wbm_adr_i[21] => wbs1_adr_o[21].DATAIN
wbm_adr_i[22] => comb.IN0
wbm_adr_i[22] => comb.IN0
wbm_adr_i[22] => wbs0_adr_o[22].DATAIN
wbm_adr_i[22] => wbs1_adr_o[22].DATAIN
wbm_adr_i[23] => comb.IN0
wbm_adr_i[23] => comb.IN0
wbm_adr_i[23] => wbs0_adr_o[23].DATAIN
wbm_adr_i[23] => wbs1_adr_o[23].DATAIN
wbm_adr_i[24] => comb.IN0
wbm_adr_i[24] => comb.IN0
wbm_adr_i[24] => wbs0_adr_o[24].DATAIN
wbm_adr_i[24] => wbs1_adr_o[24].DATAIN
wbm_adr_i[25] => comb.IN0
wbm_adr_i[25] => comb.IN0
wbm_adr_i[25] => wbs0_adr_o[25].DATAIN
wbm_adr_i[25] => wbs1_adr_o[25].DATAIN
wbm_adr_i[26] => comb.IN0
wbm_adr_i[26] => comb.IN0
wbm_adr_i[26] => wbs0_adr_o[26].DATAIN
wbm_adr_i[26] => wbs1_adr_o[26].DATAIN
wbm_adr_i[27] => comb.IN0
wbm_adr_i[27] => comb.IN0
wbm_adr_i[27] => wbs0_adr_o[27].DATAIN
wbm_adr_i[27] => wbs1_adr_o[27].DATAIN
wbm_adr_i[28] => comb.IN0
wbm_adr_i[28] => comb.IN0
wbm_adr_i[28] => wbs0_adr_o[28].DATAIN
wbm_adr_i[28] => wbs1_adr_o[28].DATAIN
wbm_adr_i[29] => comb.IN0
wbm_adr_i[29] => comb.IN0
wbm_adr_i[29] => wbs0_adr_o[29].DATAIN
wbm_adr_i[29] => wbs1_adr_o[29].DATAIN
wbm_adr_i[30] => comb.IN0
wbm_adr_i[30] => comb.IN0
wbm_adr_i[30] => wbs0_adr_o[30].DATAIN
wbm_adr_i[30] => wbs1_adr_o[30].DATAIN
wbm_adr_i[31] => comb.IN0
wbm_adr_i[31] => comb.IN0
wbm_adr_i[31] => wbs0_adr_o[31].DATAIN
wbm_adr_i[31] => wbs1_adr_o[31].DATAIN
wbm_dat_i[0] => wbs1_dat_o[0].DATAIN
wbm_dat_i[0] => wbs0_dat_o[0].DATAIN
wbm_dat_i[1] => wbs1_dat_o[1].DATAIN
wbm_dat_i[1] => wbs0_dat_o[1].DATAIN
wbm_dat_i[2] => wbs1_dat_o[2].DATAIN
wbm_dat_i[2] => wbs0_dat_o[2].DATAIN
wbm_dat_i[3] => wbs1_dat_o[3].DATAIN
wbm_dat_i[3] => wbs0_dat_o[3].DATAIN
wbm_dat_i[4] => wbs1_dat_o[4].DATAIN
wbm_dat_i[4] => wbs0_dat_o[4].DATAIN
wbm_dat_i[5] => wbs1_dat_o[5].DATAIN
wbm_dat_i[5] => wbs0_dat_o[5].DATAIN
wbm_dat_i[6] => wbs1_dat_o[6].DATAIN
wbm_dat_i[6] => wbs0_dat_o[6].DATAIN
wbm_dat_i[7] => wbs1_dat_o[7].DATAIN
wbm_dat_i[7] => wbs0_dat_o[7].DATAIN
wbm_dat_i[8] => wbs1_dat_o[8].DATAIN
wbm_dat_i[8] => wbs0_dat_o[8].DATAIN
wbm_dat_i[9] => wbs1_dat_o[9].DATAIN
wbm_dat_i[9] => wbs0_dat_o[9].DATAIN
wbm_dat_i[10] => wbs1_dat_o[10].DATAIN
wbm_dat_i[10] => wbs0_dat_o[10].DATAIN
wbm_dat_i[11] => wbs1_dat_o[11].DATAIN
wbm_dat_i[11] => wbs0_dat_o[11].DATAIN
wbm_dat_i[12] => wbs1_dat_o[12].DATAIN
wbm_dat_i[12] => wbs0_dat_o[12].DATAIN
wbm_dat_i[13] => wbs1_dat_o[13].DATAIN
wbm_dat_i[13] => wbs0_dat_o[13].DATAIN
wbm_dat_i[14] => wbs1_dat_o[14].DATAIN
wbm_dat_i[14] => wbs0_dat_o[14].DATAIN
wbm_dat_i[15] => wbs1_dat_o[15].DATAIN
wbm_dat_i[15] => wbs0_dat_o[15].DATAIN
wbm_dat_i[16] => wbs1_dat_o[16].DATAIN
wbm_dat_i[16] => wbs0_dat_o[16].DATAIN
wbm_dat_i[17] => wbs1_dat_o[17].DATAIN
wbm_dat_i[17] => wbs0_dat_o[17].DATAIN
wbm_dat_i[18] => wbs1_dat_o[18].DATAIN
wbm_dat_i[18] => wbs0_dat_o[18].DATAIN
wbm_dat_i[19] => wbs1_dat_o[19].DATAIN
wbm_dat_i[19] => wbs0_dat_o[19].DATAIN
wbm_dat_i[20] => wbs1_dat_o[20].DATAIN
wbm_dat_i[20] => wbs0_dat_o[20].DATAIN
wbm_dat_i[21] => wbs1_dat_o[21].DATAIN
wbm_dat_i[21] => wbs0_dat_o[21].DATAIN
wbm_dat_i[22] => wbs1_dat_o[22].DATAIN
wbm_dat_i[22] => wbs0_dat_o[22].DATAIN
wbm_dat_i[23] => wbs1_dat_o[23].DATAIN
wbm_dat_i[23] => wbs0_dat_o[23].DATAIN
wbm_dat_i[24] => wbs1_dat_o[24].DATAIN
wbm_dat_i[24] => wbs0_dat_o[24].DATAIN
wbm_dat_i[25] => wbs1_dat_o[25].DATAIN
wbm_dat_i[25] => wbs0_dat_o[25].DATAIN
wbm_dat_i[26] => wbs1_dat_o[26].DATAIN
wbm_dat_i[26] => wbs0_dat_o[26].DATAIN
wbm_dat_i[27] => wbs1_dat_o[27].DATAIN
wbm_dat_i[27] => wbs0_dat_o[27].DATAIN
wbm_dat_i[28] => wbs1_dat_o[28].DATAIN
wbm_dat_i[28] => wbs0_dat_o[28].DATAIN
wbm_dat_i[29] => wbs1_dat_o[29].DATAIN
wbm_dat_i[29] => wbs0_dat_o[29].DATAIN
wbm_dat_i[30] => wbs1_dat_o[30].DATAIN
wbm_dat_i[30] => wbs0_dat_o[30].DATAIN
wbm_dat_i[31] => wbs1_dat_o[31].DATAIN
wbm_dat_i[31] => wbs0_dat_o[31].DATAIN
wbm_dat_o[0] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[16] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[17] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[18] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[19] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[20] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[21] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[22] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[23] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[24] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[25] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[26] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[27] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[28] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[29] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[30] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[31] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_i => wbs0_we_o.IN1
wbm_we_i => wbs1_we_o.IN1
wbm_sel_i[0] => wbs1_sel_o[0].DATAIN
wbm_sel_i[0] => wbs0_sel_o[0].DATAIN
wbm_sel_i[1] => wbs1_sel_o[1].DATAIN
wbm_sel_i[1] => wbs0_sel_o[1].DATAIN
wbm_sel_i[2] => wbs1_sel_o[2].DATAIN
wbm_sel_i[2] => wbs0_sel_o[2].DATAIN
wbm_sel_i[3] => wbs1_sel_o[3].DATAIN
wbm_sel_i[3] => wbs0_sel_o[3].DATAIN
wbm_stb_i => master_cycle.IN0
wbm_stb_i => wbs0_stb_o.IN1
wbm_stb_i => wbs1_stb_o.IN1
wbm_ack_o <= wbm_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_err_o <= wbm_err_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_rty_o <= wbm_rty_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_i => master_cycle.IN1
wbm_cyc_i => wbs0_cyc_o.IN1
wbm_cyc_i => wbs1_cyc_o.IN1
wbs0_adr_o[0] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[1] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[2] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[3] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[4] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[5] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[6] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[7] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[8] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[9] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[10] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[11] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[12] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[13] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[14] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[15] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[16] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[17] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[18] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[19] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[20] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[21] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[22] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[23] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[24] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[25] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[26] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[27] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[28] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[29] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[30] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs0_adr_o[31] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_i[0] => wbm_dat_o.DATAB
wbs0_dat_i[1] => wbm_dat_o.DATAB
wbs0_dat_i[2] => wbm_dat_o.DATAB
wbs0_dat_i[3] => wbm_dat_o.DATAB
wbs0_dat_i[4] => wbm_dat_o.DATAB
wbs0_dat_i[5] => wbm_dat_o.DATAB
wbs0_dat_i[6] => wbm_dat_o.DATAB
wbs0_dat_i[7] => wbm_dat_o.DATAB
wbs0_dat_i[8] => wbm_dat_o.DATAB
wbs0_dat_i[9] => wbm_dat_o.DATAB
wbs0_dat_i[10] => wbm_dat_o.DATAB
wbs0_dat_i[11] => wbm_dat_o.DATAB
wbs0_dat_i[12] => wbm_dat_o.DATAB
wbs0_dat_i[13] => wbm_dat_o.DATAB
wbs0_dat_i[14] => wbm_dat_o.DATAB
wbs0_dat_i[15] => wbm_dat_o.DATAB
wbs0_dat_i[16] => wbm_dat_o.DATAB
wbs0_dat_i[17] => wbm_dat_o.DATAB
wbs0_dat_i[18] => wbm_dat_o.DATAB
wbs0_dat_i[19] => wbm_dat_o.DATAB
wbs0_dat_i[20] => wbm_dat_o.DATAB
wbs0_dat_i[21] => wbm_dat_o.DATAB
wbs0_dat_i[22] => wbm_dat_o.DATAB
wbs0_dat_i[23] => wbm_dat_o.DATAB
wbs0_dat_i[24] => wbm_dat_o.DATAB
wbs0_dat_i[25] => wbm_dat_o.DATAB
wbs0_dat_i[26] => wbm_dat_o.DATAB
wbs0_dat_i[27] => wbm_dat_o.DATAB
wbs0_dat_i[28] => wbm_dat_o.DATAB
wbs0_dat_i[29] => wbm_dat_o.DATAB
wbs0_dat_i[30] => wbm_dat_o.DATAB
wbs0_dat_i[31] => wbm_dat_o.DATAB
wbs0_dat_o[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[16] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[17] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[18] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[19] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[20] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[21] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[22] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[23] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[24] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[25] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[26] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[27] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[28] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[29] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[30] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs0_dat_o[31] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs0_we_o <= wbs0_we_o.DB_MAX_OUTPUT_PORT_TYPE
wbs0_sel_o[0] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs0_sel_o[1] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs0_sel_o[2] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs0_sel_o[3] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs0_stb_o <= wbs0_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbs0_ack_i => wbm_ack_o.IN0
wbs0_err_i => wbm_err_o.IN0
wbs0_rty_i => wbm_rty_o.IN0
wbs0_cyc_o <= wbs0_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs0_addr[0] => comb.IN1
wbs0_addr[1] => comb.IN1
wbs0_addr[2] => comb.IN1
wbs0_addr[3] => comb.IN1
wbs0_addr[4] => comb.IN1
wbs0_addr[5] => comb.IN1
wbs0_addr[6] => comb.IN1
wbs0_addr[7] => comb.IN1
wbs0_addr[8] => comb.IN1
wbs0_addr[9] => comb.IN1
wbs0_addr[10] => comb.IN1
wbs0_addr[11] => comb.IN1
wbs0_addr[12] => comb.IN1
wbs0_addr[13] => comb.IN1
wbs0_addr[14] => comb.IN1
wbs0_addr[15] => comb.IN1
wbs0_addr[16] => comb.IN1
wbs0_addr[17] => comb.IN1
wbs0_addr[18] => comb.IN1
wbs0_addr[19] => comb.IN1
wbs0_addr[20] => comb.IN1
wbs0_addr[21] => comb.IN1
wbs0_addr[22] => comb.IN1
wbs0_addr[23] => comb.IN1
wbs0_addr[24] => comb.IN1
wbs0_addr[25] => comb.IN1
wbs0_addr[26] => comb.IN1
wbs0_addr[27] => comb.IN1
wbs0_addr[28] => comb.IN1
wbs0_addr[29] => comb.IN1
wbs0_addr[30] => comb.IN1
wbs0_addr[31] => comb.IN1
wbs0_addr_msk[0] => comb.IN1
wbs0_addr_msk[1] => comb.IN1
wbs0_addr_msk[2] => comb.IN1
wbs0_addr_msk[3] => comb.IN1
wbs0_addr_msk[4] => comb.IN1
wbs0_addr_msk[5] => comb.IN1
wbs0_addr_msk[6] => comb.IN1
wbs0_addr_msk[7] => comb.IN1
wbs0_addr_msk[8] => comb.IN1
wbs0_addr_msk[9] => comb.IN1
wbs0_addr_msk[10] => comb.IN1
wbs0_addr_msk[11] => comb.IN1
wbs0_addr_msk[12] => comb.IN1
wbs0_addr_msk[13] => comb.IN1
wbs0_addr_msk[14] => comb.IN1
wbs0_addr_msk[15] => comb.IN1
wbs0_addr_msk[16] => comb.IN1
wbs0_addr_msk[17] => comb.IN1
wbs0_addr_msk[18] => comb.IN1
wbs0_addr_msk[19] => comb.IN1
wbs0_addr_msk[20] => comb.IN1
wbs0_addr_msk[21] => comb.IN1
wbs0_addr_msk[22] => comb.IN1
wbs0_addr_msk[23] => comb.IN1
wbs0_addr_msk[24] => comb.IN1
wbs0_addr_msk[25] => comb.IN1
wbs0_addr_msk[26] => comb.IN1
wbs0_addr_msk[27] => comb.IN1
wbs0_addr_msk[28] => comb.IN1
wbs0_addr_msk[29] => comb.IN1
wbs0_addr_msk[30] => comb.IN1
wbs0_addr_msk[31] => comb.IN1
wbs1_adr_o[0] <= wbm_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[1] <= wbm_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[2] <= wbm_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[3] <= wbm_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[4] <= wbm_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[5] <= wbm_adr_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[6] <= wbm_adr_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[7] <= wbm_adr_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[8] <= wbm_adr_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[9] <= wbm_adr_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[10] <= wbm_adr_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[11] <= wbm_adr_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[12] <= wbm_adr_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[13] <= wbm_adr_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[14] <= wbm_adr_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[15] <= wbm_adr_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[16] <= wbm_adr_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[17] <= wbm_adr_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[18] <= wbm_adr_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[19] <= wbm_adr_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[20] <= wbm_adr_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[21] <= wbm_adr_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[22] <= wbm_adr_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[23] <= wbm_adr_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[24] <= wbm_adr_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[25] <= wbm_adr_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[26] <= wbm_adr_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[27] <= wbm_adr_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[28] <= wbm_adr_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[29] <= wbm_adr_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[30] <= wbm_adr_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs1_adr_o[31] <= wbm_adr_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_i[0] => wbm_dat_o.DATAB
wbs1_dat_i[1] => wbm_dat_o.DATAB
wbs1_dat_i[2] => wbm_dat_o.DATAB
wbs1_dat_i[3] => wbm_dat_o.DATAB
wbs1_dat_i[4] => wbm_dat_o.DATAB
wbs1_dat_i[5] => wbm_dat_o.DATAB
wbs1_dat_i[6] => wbm_dat_o.DATAB
wbs1_dat_i[7] => wbm_dat_o.DATAB
wbs1_dat_i[8] => wbm_dat_o.DATAB
wbs1_dat_i[9] => wbm_dat_o.DATAB
wbs1_dat_i[10] => wbm_dat_o.DATAB
wbs1_dat_i[11] => wbm_dat_o.DATAB
wbs1_dat_i[12] => wbm_dat_o.DATAB
wbs1_dat_i[13] => wbm_dat_o.DATAB
wbs1_dat_i[14] => wbm_dat_o.DATAB
wbs1_dat_i[15] => wbm_dat_o.DATAB
wbs1_dat_i[16] => wbm_dat_o.DATAB
wbs1_dat_i[17] => wbm_dat_o.DATAB
wbs1_dat_i[18] => wbm_dat_o.DATAB
wbs1_dat_i[19] => wbm_dat_o.DATAB
wbs1_dat_i[20] => wbm_dat_o.DATAB
wbs1_dat_i[21] => wbm_dat_o.DATAB
wbs1_dat_i[22] => wbm_dat_o.DATAB
wbs1_dat_i[23] => wbm_dat_o.DATAB
wbs1_dat_i[24] => wbm_dat_o.DATAB
wbs1_dat_i[25] => wbm_dat_o.DATAB
wbs1_dat_i[26] => wbm_dat_o.DATAB
wbs1_dat_i[27] => wbm_dat_o.DATAB
wbs1_dat_i[28] => wbm_dat_o.DATAB
wbs1_dat_i[29] => wbm_dat_o.DATAB
wbs1_dat_i[30] => wbm_dat_o.DATAB
wbs1_dat_i[31] => wbm_dat_o.DATAB
wbs1_dat_o[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[16] <= wbm_dat_i[16].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[17] <= wbm_dat_i[17].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[18] <= wbm_dat_i[18].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[19] <= wbm_dat_i[19].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[20] <= wbm_dat_i[20].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[21] <= wbm_dat_i[21].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[22] <= wbm_dat_i[22].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[23] <= wbm_dat_i[23].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[24] <= wbm_dat_i[24].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[25] <= wbm_dat_i[25].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[26] <= wbm_dat_i[26].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[27] <= wbm_dat_i[27].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[28] <= wbm_dat_i[28].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[29] <= wbm_dat_i[29].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[30] <= wbm_dat_i[30].DB_MAX_OUTPUT_PORT_TYPE
wbs1_dat_o[31] <= wbm_dat_i[31].DB_MAX_OUTPUT_PORT_TYPE
wbs1_we_o <= wbs1_we_o.DB_MAX_OUTPUT_PORT_TYPE
wbs1_sel_o[0] <= wbm_sel_i[0].DB_MAX_OUTPUT_PORT_TYPE
wbs1_sel_o[1] <= wbm_sel_i[1].DB_MAX_OUTPUT_PORT_TYPE
wbs1_sel_o[2] <= wbm_sel_i[2].DB_MAX_OUTPUT_PORT_TYPE
wbs1_sel_o[3] <= wbm_sel_i[3].DB_MAX_OUTPUT_PORT_TYPE
wbs1_stb_o <= wbs1_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbs1_ack_i => wbm_ack_o.IN1
wbs1_err_i => wbm_err_o.IN1
wbs1_rty_i => wbm_rty_o.IN1
wbs1_cyc_o <= wbs1_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbs1_addr[0] => comb.IN1
wbs1_addr[1] => comb.IN1
wbs1_addr[2] => comb.IN1
wbs1_addr[3] => comb.IN1
wbs1_addr[4] => comb.IN1
wbs1_addr[5] => comb.IN1
wbs1_addr[6] => comb.IN1
wbs1_addr[7] => comb.IN1
wbs1_addr[8] => comb.IN1
wbs1_addr[9] => comb.IN1
wbs1_addr[10] => comb.IN1
wbs1_addr[11] => comb.IN1
wbs1_addr[12] => comb.IN1
wbs1_addr[13] => comb.IN1
wbs1_addr[14] => comb.IN1
wbs1_addr[15] => comb.IN1
wbs1_addr[16] => comb.IN1
wbs1_addr[17] => comb.IN1
wbs1_addr[18] => comb.IN1
wbs1_addr[19] => comb.IN1
wbs1_addr[20] => comb.IN1
wbs1_addr[21] => comb.IN1
wbs1_addr[22] => comb.IN1
wbs1_addr[23] => comb.IN1
wbs1_addr[24] => comb.IN1
wbs1_addr[25] => comb.IN1
wbs1_addr[26] => comb.IN1
wbs1_addr[27] => comb.IN1
wbs1_addr[28] => comb.IN1
wbs1_addr[29] => comb.IN1
wbs1_addr[30] => comb.IN1
wbs1_addr[31] => comb.IN1
wbs1_addr_msk[0] => comb.IN1
wbs1_addr_msk[1] => comb.IN1
wbs1_addr_msk[2] => comb.IN1
wbs1_addr_msk[3] => comb.IN1
wbs1_addr_msk[4] => comb.IN1
wbs1_addr_msk[5] => comb.IN1
wbs1_addr_msk[6] => comb.IN1
wbs1_addr_msk[7] => comb.IN1
wbs1_addr_msk[8] => comb.IN1
wbs1_addr_msk[9] => comb.IN1
wbs1_addr_msk[10] => comb.IN1
wbs1_addr_msk[11] => comb.IN1
wbs1_addr_msk[12] => comb.IN1
wbs1_addr_msk[13] => comb.IN1
wbs1_addr_msk[14] => comb.IN1
wbs1_addr_msk[15] => comb.IN1
wbs1_addr_msk[16] => comb.IN1
wbs1_addr_msk[17] => comb.IN1
wbs1_addr_msk[18] => comb.IN1
wbs1_addr_msk[19] => comb.IN1
wbs1_addr_msk[20] => comb.IN1
wbs1_addr_msk[21] => comb.IN1
wbs1_addr_msk[22] => comb.IN1
wbs1_addr_msk[23] => comb.IN1
wbs1_addr_msk[24] => comb.IN1
wbs1_addr_msk[25] => comb.IN1
wbs1_addr_msk[26] => comb.IN1
wbs1_addr_msk[27] => comb.IN1
wbs1_addr_msk[28] => comb.IN1
wbs1_addr_msk[29] => comb.IN1
wbs1_addr_msk[30] => comb.IN1
wbs1_addr_msk[31] => comb.IN1


|DE0_CV_golden_top|wishboneram:u_ram
clk_i => clk_i.IN1
rst_i => ack_o~reg0.ACLR
cyc_i => always0.IN0
cyc_i => comb.IN0
stb_i => always0.IN1
stb_i => comb.IN1
we_i => comb.IN1
sel_i[0] => ~NO_FANOUT~
sel_i[1] => ~NO_FANOUT~
sel_i[2] => ~NO_FANOUT~
sel_i[3] => ~NO_FANOUT~
sel_i[4] => ~NO_FANOUT~
sel_i[5] => ~NO_FANOUT~
sel_i[6] => ~NO_FANOUT~
sel_i[7] => ~NO_FANOUT~
sel_i[8] => ~NO_FANOUT~
sel_i[9] => ~NO_FANOUT~
sel_i[10] => ~NO_FANOUT~
sel_i[11] => ~NO_FANOUT~
sel_i[12] => ~NO_FANOUT~
sel_i[13] => ~NO_FANOUT~
sel_i[14] => ~NO_FANOUT~
sel_i[15] => ~NO_FANOUT~
sel_i[16] => ~NO_FANOUT~
sel_i[17] => ~NO_FANOUT~
sel_i[18] => ~NO_FANOUT~
sel_i[19] => ~NO_FANOUT~
sel_i[20] => ~NO_FANOUT~
sel_i[21] => ~NO_FANOUT~
sel_i[22] => ~NO_FANOUT~
sel_i[23] => ~NO_FANOUT~
sel_i[24] => ~NO_FANOUT~
sel_i[25] => ~NO_FANOUT~
sel_i[26] => ~NO_FANOUT~
sel_i[27] => ~NO_FANOUT~
sel_i[28] => ~NO_FANOUT~
sel_i[29] => ~NO_FANOUT~
sel_i[30] => ~NO_FANOUT~
sel_i[31] => ~NO_FANOUT~
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_i[16] => dat_i[16].IN1
dat_i[17] => dat_i[17].IN1
dat_i[18] => dat_i[18].IN1
dat_i[19] => dat_i[19].IN1
dat_i[20] => dat_i[20].IN1
dat_i[21] => dat_i[21].IN1
dat_i[22] => dat_i[22].IN1
dat_i[23] => dat_i[23].IN1
dat_i[24] => dat_i[24].IN1
dat_i[25] => dat_i[25].IN1
dat_i[26] => dat_i[26].IN1
dat_i[27] => dat_i[27].IN1
dat_i[28] => dat_i[28].IN1
dat_i[29] => dat_i[29].IN1
dat_i[30] => dat_i[30].IN1
dat_i[31] => dat_i[31].IN1
adr_i[0] => ~NO_FANOUT~
adr_i[1] => ~NO_FANOUT~
adr_i[2] => ~NO_FANOUT~
adr_i[3] => ~NO_FANOUT~
adr_i[4] => ~NO_FANOUT~
adr_i[5] => ~NO_FANOUT~
adr_i[6] => ~NO_FANOUT~
adr_i[7] => ~NO_FANOUT~
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
adr_i[16] => ~NO_FANOUT~
adr_i[17] => ~NO_FANOUT~
adr_i[18] => ~NO_FANOUT~
adr_i[19] => ~NO_FANOUT~
adr_i[20] => ~NO_FANOUT~
adr_i[21] => ~NO_FANOUT~
adr_i[22] => ~NO_FANOUT~
adr_i[23] => ~NO_FANOUT~
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
dat_o[0] <= <GND>
dat_o[1] <= <GND>
dat_o[2] <= <GND>
dat_o[3] <= <GND>
dat_o[4] <= <GND>
dat_o[5] <= <GND>
dat_o[6] <= <GND>
dat_o[7] <= <GND>
dat_o[8] <= <GND>
dat_o[9] <= <GND>
dat_o[10] <= <GND>
dat_o[11] <= <GND>
dat_o[12] <= <GND>
dat_o[13] <= <GND>
dat_o[14] <= <GND>
dat_o[15] <= <GND>
dat_o[16] <= <GND>
dat_o[17] <= <GND>
dat_o[18] <= <GND>
dat_o[19] <= <GND>
dat_o[20] <= <GND>
dat_o[21] <= <GND>
dat_o[22] <= <GND>
dat_o[23] <= <GND>
dat_o[24] <= <GND>
dat_o[25] <= <GND>
dat_o[26] <= <GND>
dat_o[27] <= <GND>
dat_o[28] <= <GND>
dat_o[29] <= <GND>
dat_o[30] <= <GND>
dat_o[31] <= <GND>
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component
wren_a => altsyncram_ocl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ocl1:auto_generated.data_a[0]
data_a[1] => altsyncram_ocl1:auto_generated.data_a[1]
data_a[2] => altsyncram_ocl1:auto_generated.data_a[2]
data_a[3] => altsyncram_ocl1:auto_generated.data_a[3]
data_a[4] => altsyncram_ocl1:auto_generated.data_a[4]
data_a[5] => altsyncram_ocl1:auto_generated.data_a[5]
data_a[6] => altsyncram_ocl1:auto_generated.data_a[6]
data_a[7] => altsyncram_ocl1:auto_generated.data_a[7]
data_a[8] => altsyncram_ocl1:auto_generated.data_a[8]
data_a[9] => altsyncram_ocl1:auto_generated.data_a[9]
data_a[10] => altsyncram_ocl1:auto_generated.data_a[10]
data_a[11] => altsyncram_ocl1:auto_generated.data_a[11]
data_a[12] => altsyncram_ocl1:auto_generated.data_a[12]
data_a[13] => altsyncram_ocl1:auto_generated.data_a[13]
data_a[14] => altsyncram_ocl1:auto_generated.data_a[14]
data_a[15] => altsyncram_ocl1:auto_generated.data_a[15]
data_a[16] => altsyncram_ocl1:auto_generated.data_a[16]
data_a[17] => altsyncram_ocl1:auto_generated.data_a[17]
data_a[18] => altsyncram_ocl1:auto_generated.data_a[18]
data_a[19] => altsyncram_ocl1:auto_generated.data_a[19]
data_a[20] => altsyncram_ocl1:auto_generated.data_a[20]
data_a[21] => altsyncram_ocl1:auto_generated.data_a[21]
data_a[22] => altsyncram_ocl1:auto_generated.data_a[22]
data_a[23] => altsyncram_ocl1:auto_generated.data_a[23]
data_a[24] => altsyncram_ocl1:auto_generated.data_a[24]
data_a[25] => altsyncram_ocl1:auto_generated.data_a[25]
data_a[26] => altsyncram_ocl1:auto_generated.data_a[26]
data_a[27] => altsyncram_ocl1:auto_generated.data_a[27]
data_a[28] => altsyncram_ocl1:auto_generated.data_a[28]
data_a[29] => altsyncram_ocl1:auto_generated.data_a[29]
data_a[30] => altsyncram_ocl1:auto_generated.data_a[30]
data_a[31] => altsyncram_ocl1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ocl1:auto_generated.address_a[0]
address_a[1] => altsyncram_ocl1:auto_generated.address_a[1]
address_a[2] => altsyncram_ocl1:auto_generated.address_a[2]
address_a[3] => altsyncram_ocl1:auto_generated.address_a[3]
address_a[4] => altsyncram_ocl1:auto_generated.address_a[4]
address_a[5] => altsyncram_ocl1:auto_generated.address_a[5]
address_a[6] => altsyncram_ocl1:auto_generated.address_a[6]
address_a[7] => altsyncram_ocl1:auto_generated.address_a[7]
address_a[8] => altsyncram_ocl1:auto_generated.address_a[8]
address_a[9] => altsyncram_ocl1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ocl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ocl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ocl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ocl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ocl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ocl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ocl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ocl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ocl1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ocl1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ocl1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ocl1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ocl1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ocl1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ocl1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ocl1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ocl1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ocl1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ocl1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ocl1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ocl1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ocl1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ocl1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ocl1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ocl1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ocl1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ocl1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ocl1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ocl1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ocl1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ocl1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ocl1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ocl1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE0_CV_golden_top|wishbone_mrom:u_rom
clk_i => clk_i.IN1
rst_i => ack_o~reg0.ACLR
cyc_i => always0.IN0
stb_i => always0.IN1
sel_i[0] => ~NO_FANOUT~
sel_i[1] => ~NO_FANOUT~
sel_i[2] => ~NO_FANOUT~
sel_i[3] => ~NO_FANOUT~
dat_i[0] => ~NO_FANOUT~
dat_i[1] => ~NO_FANOUT~
dat_i[2] => ~NO_FANOUT~
dat_i[3] => ~NO_FANOUT~
dat_i[4] => ~NO_FANOUT~
dat_i[5] => ~NO_FANOUT~
dat_i[6] => ~NO_FANOUT~
dat_i[7] => ~NO_FANOUT~
dat_i[8] => ~NO_FANOUT~
dat_i[9] => ~NO_FANOUT~
dat_i[10] => ~NO_FANOUT~
dat_i[11] => ~NO_FANOUT~
dat_i[12] => ~NO_FANOUT~
dat_i[13] => ~NO_FANOUT~
dat_i[14] => ~NO_FANOUT~
dat_i[15] => ~NO_FANOUT~
dat_i[16] => ~NO_FANOUT~
dat_i[17] => ~NO_FANOUT~
dat_i[18] => ~NO_FANOUT~
dat_i[19] => ~NO_FANOUT~
dat_i[20] => ~NO_FANOUT~
dat_i[21] => ~NO_FANOUT~
dat_i[22] => ~NO_FANOUT~
dat_i[23] => ~NO_FANOUT~
dat_i[24] => ~NO_FANOUT~
dat_i[25] => ~NO_FANOUT~
dat_i[26] => ~NO_FANOUT~
dat_i[27] => ~NO_FANOUT~
dat_i[28] => ~NO_FANOUT~
dat_i[29] => ~NO_FANOUT~
dat_i[30] => ~NO_FANOUT~
dat_i[31] => ~NO_FANOUT~
addr_i[0] => addr_i[0].IN1
addr_i[1] => addr_i[1].IN1
addr_i[2] => addr_i[2].IN1
addr_i[3] => addr_i[3].IN1
addr_i[4] => addr_i[4].IN1
addr_i[5] => addr_i[5].IN1
addr_i[6] => addr_i[6].IN1
addr_i[7] => addr_i[7].IN1
addr_i[8] => addr_i[8].IN1
addr_i[9] => addr_i[9].IN1
dat_o[0] <= mrom:rom.q
dat_o[1] <= mrom:rom.q
dat_o[2] <= mrom:rom.q
dat_o[3] <= mrom:rom.q
dat_o[4] <= mrom:rom.q
dat_o[5] <= mrom:rom.q
dat_o[6] <= mrom:rom.q
dat_o[7] <= mrom:rom.q
dat_o[8] <= mrom:rom.q
dat_o[9] <= mrom:rom.q
dat_o[10] <= mrom:rom.q
dat_o[11] <= mrom:rom.q
dat_o[12] <= mrom:rom.q
dat_o[13] <= mrom:rom.q
dat_o[14] <= mrom:rom.q
dat_o[15] <= mrom:rom.q
dat_o[16] <= mrom:rom.q
dat_o[17] <= mrom:rom.q
dat_o[18] <= mrom:rom.q
dat_o[19] <= mrom:rom.q
dat_o[20] <= mrom:rom.q
dat_o[21] <= mrom:rom.q
dat_o[22] <= mrom:rom.q
dat_o[23] <= mrom:rom.q
dat_o[24] <= mrom:rom.q
dat_o[25] <= mrom:rom.q
dat_o[26] <= mrom:rom.q
dat_o[27] <= mrom:rom.q
dat_o[28] <= mrom:rom.q
dat_o[29] <= mrom:rom.q
dat_o[30] <= mrom:rom.q
dat_o[31] <= mrom:rom.q
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|wishbone_mrom:u_rom|mrom:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|DE0_CV_golden_top|wishbone_mrom:u_rom|mrom:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jvf1:auto_generated.address_a[0]
address_a[1] => altsyncram_jvf1:auto_generated.address_a[1]
address_a[2] => altsyncram_jvf1:auto_generated.address_a[2]
address_a[3] => altsyncram_jvf1:auto_generated.address_a[3]
address_a[4] => altsyncram_jvf1:auto_generated.address_a[4]
address_a[5] => altsyncram_jvf1:auto_generated.address_a[5]
address_a[6] => altsyncram_jvf1:auto_generated.address_a[6]
address_a[7] => altsyncram_jvf1:auto_generated.address_a[7]
address_a[8] => altsyncram_jvf1:auto_generated.address_a[8]
address_a[9] => altsyncram_jvf1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jvf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jvf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jvf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jvf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jvf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jvf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jvf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jvf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jvf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jvf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jvf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jvf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jvf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jvf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_jvf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_jvf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_jvf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_jvf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_jvf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_jvf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_jvf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_jvf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_jvf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_jvf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_jvf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_jvf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_jvf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_jvf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_jvf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_jvf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_jvf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_jvf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_jvf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_CV_golden_top|wishbone_mrom:u_rom|mrom:rom|altsyncram:altsyncram_component|altsyncram_jvf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv
clk => clk.IN1
rst => rst.IN1
pcdebug[0] <= datapath:dp.pc
pcdebug[1] <= datapath:dp.pc
pcdebug[2] <= datapath:dp.pc
pcdebug[3] <= datapath:dp.pc
pcdebug[4] <= datapath:dp.pc
pcdebug[5] <= datapath:dp.pc
pcdebug[6] <= datapath:dp.pc
pcdebug[7] <= datapath:dp.pc
pcdebug[8] <= datapath:dp.pc
pcdebug[9] <= datapath:dp.pc
pcdebug[10] <= datapath:dp.pc
pcdebug[11] <= datapath:dp.pc
pcdebug[12] <= datapath:dp.pc
pcdebug[13] <= datapath:dp.pc
pcdebug[14] <= datapath:dp.pc
pcdebug[15] <= datapath:dp.pc
pcdebug[16] <= datapath:dp.pc
pcdebug[17] <= datapath:dp.pc
pcdebug[18] <= datapath:dp.pc
pcdebug[19] <= datapath:dp.pc
pcdebug[20] <= datapath:dp.pc
pcdebug[21] <= datapath:dp.pc
pcdebug[22] <= datapath:dp.pc
pcdebug[23] <= datapath:dp.pc
pcdebug[24] <= datapath:dp.pc
pcdebug[25] <= datapath:dp.pc
pcdebug[26] <= datapath:dp.pc
pcdebug[27] <= datapath:dp.pc
pcdebug[28] <= datapath:dp.pc
pcdebug[29] <= datapath:dp.pc
pcdebug[30] <= datapath:dp.pc
pcdebug[31] <= datapath:dp.pc
nextpcdebug[0] <= datapath:dp.pc_next
nextpcdebug[1] <= datapath:dp.pc_next
nextpcdebug[2] <= datapath:dp.pc_next
nextpcdebug[3] <= datapath:dp.pc_next
nextpcdebug[4] <= datapath:dp.pc_next
nextpcdebug[5] <= datapath:dp.pc_next
nextpcdebug[6] <= datapath:dp.pc_next
nextpcdebug[7] <= datapath:dp.pc_next
nextpcdebug[8] <= datapath:dp.pc_next
nextpcdebug[9] <= datapath:dp.pc_next
nextpcdebug[10] <= datapath:dp.pc_next
nextpcdebug[11] <= datapath:dp.pc_next
nextpcdebug[12] <= datapath:dp.pc_next
nextpcdebug[13] <= datapath:dp.pc_next
nextpcdebug[14] <= datapath:dp.pc_next
nextpcdebug[15] <= datapath:dp.pc_next
nextpcdebug[16] <= datapath:dp.pc_next
nextpcdebug[17] <= datapath:dp.pc_next
nextpcdebug[18] <= datapath:dp.pc_next
nextpcdebug[19] <= datapath:dp.pc_next
nextpcdebug[20] <= datapath:dp.pc_next
nextpcdebug[21] <= datapath:dp.pc_next
nextpcdebug[22] <= datapath:dp.pc_next
nextpcdebug[23] <= datapath:dp.pc_next
nextpcdebug[24] <= datapath:dp.pc_next
nextpcdebug[25] <= datapath:dp.pc_next
nextpcdebug[26] <= datapath:dp.pc_next
nextpcdebug[27] <= datapath:dp.pc_next
nextpcdebug[28] <= datapath:dp.pc_next
nextpcdebug[29] <= datapath:dp.pc_next
nextpcdebug[30] <= datapath:dp.pc_next
nextpcdebug[31] <= datapath:dp.pc_next
aluoutdebug[0] <= datapath:dp.aluout
aluoutdebug[1] <= datapath:dp.aluout
aluoutdebug[2] <= datapath:dp.aluout
aluoutdebug[3] <= datapath:dp.aluout
aluoutdebug[4] <= datapath:dp.aluout
aluoutdebug[5] <= datapath:dp.aluout
aluoutdebug[6] <= datapath:dp.aluout
aluoutdebug[7] <= datapath:dp.aluout
aluoutdebug[8] <= datapath:dp.aluout
aluoutdebug[9] <= datapath:dp.aluout
aluoutdebug[10] <= datapath:dp.aluout
aluoutdebug[11] <= datapath:dp.aluout
aluoutdebug[12] <= datapath:dp.aluout
aluoutdebug[13] <= datapath:dp.aluout
aluoutdebug[14] <= datapath:dp.aluout
aluoutdebug[15] <= datapath:dp.aluout
aluoutdebug[16] <= datapath:dp.aluout
aluoutdebug[17] <= datapath:dp.aluout
aluoutdebug[18] <= datapath:dp.aluout
aluoutdebug[19] <= datapath:dp.aluout
aluoutdebug[20] <= datapath:dp.aluout
aluoutdebug[21] <= datapath:dp.aluout
aluoutdebug[22] <= datapath:dp.aluout
aluoutdebug[23] <= datapath:dp.aluout
aluoutdebug[24] <= datapath:dp.aluout
aluoutdebug[25] <= datapath:dp.aluout
aluoutdebug[26] <= datapath:dp.aluout
aluoutdebug[27] <= datapath:dp.aluout
aluoutdebug[28] <= datapath:dp.aluout
aluoutdebug[29] <= datapath:dp.aluout
aluoutdebug[30] <= datapath:dp.aluout
aluoutdebug[31] <= datapath:dp.aluout
ACK_I => Selector2.IN1
ACK_I => Selector4.IN1
ACK_I => next_state.OUTPUTSELECT
ACK_I => next_state.OUTPUTSELECT
ACK_I => Selector0.IN2
ACK_I => Selector1.IN2
ACK_I => Selector3.IN2
ERR_I => ~NO_FANOUT~
DAT_I[0] => Instr[0].IN2
DAT_I[1] => Instr[1].IN2
DAT_I[2] => Instr[2].IN2
DAT_I[3] => Instr[3].IN2
DAT_I[4] => Instr[4].IN2
DAT_I[5] => Instr[5].IN2
DAT_I[6] => Instr[6].IN2
DAT_I[7] => Instr[7].IN2
DAT_I[8] => Instr[8].IN2
DAT_I[9] => Instr[9].IN2
DAT_I[10] => Instr[10].IN2
DAT_I[11] => Instr[11].IN2
DAT_I[12] => funct[0].IN2
DAT_I[13] => funct[1].IN2
DAT_I[14] => funct[2].IN2
DAT_I[15] => Instr[15].IN2
DAT_I[16] => Instr[16].IN2
DAT_I[17] => Instr[17].IN2
DAT_I[18] => Instr[18].IN2
DAT_I[19] => Instr[19].IN2
DAT_I[20] => Instr[20].IN2
DAT_I[21] => Instr[21].IN2
DAT_I[22] => Instr[22].IN2
DAT_I[23] => Instr[23].IN2
DAT_I[24] => Instr[24].IN2
DAT_I[25] => Instr[25].IN2
DAT_I[26] => Instr[26].IN2
DAT_I[27] => Instr[27].IN2
DAT_I[28] => Instr[28].IN2
DAT_I[29] => Instr[29].IN2
DAT_I[30] => Instr[30].IN2
DAT_I[31] => Instr[31].IN2
DAT_O[0] <= datapath:dp.writedata
DAT_O[1] <= datapath:dp.writedata
DAT_O[2] <= datapath:dp.writedata
DAT_O[3] <= datapath:dp.writedata
DAT_O[4] <= datapath:dp.writedata
DAT_O[5] <= datapath:dp.writedata
DAT_O[6] <= datapath:dp.writedata
DAT_O[7] <= datapath:dp.writedata
DAT_O[8] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[9] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[10] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[11] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[12] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[13] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[14] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[15] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[16] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[17] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[18] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[19] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[20] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[21] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[22] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[23] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[24] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[25] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[26] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[27] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[28] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[29] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[30] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
DAT_O[31] <= DAT_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[0] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[1] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[2] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[3] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[4] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[5] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[6] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[7] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[8] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[9] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[10] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[11] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[12] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[13] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[14] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[15] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[16] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[17] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[18] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[19] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[20] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[21] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[22] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[23] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[24] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[25] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[26] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[27] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[28] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[29] <= ADR_O.DB_MAX_OUTPUT_PORT_TYPE
ADR_O[30] <= <GND>
ADR_O[31] <= <GND>
CYC_O <= CYC_O$latch.DB_MAX_OUTPUT_PORT_TYPE
STB_O <= STB_O$latch.DB_MAX_OUTPUT_PORT_TYPE
SEL_O[0] <= <GND>
SEL_O[1] <= <GND>
SEL_O[2] <= <GND>
SEL_O[3] <= <GND>
WE_O <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv|datapath:dp
clk => clk.IN1
rst => pc[0]~reg0.ACLR
rst => pc[1]~reg0.ACLR
rst => pc[2]~reg0.ACLR
rst => pc[3]~reg0.ACLR
rst => pc[4]~reg0.ACLR
rst => pc[5]~reg0.ACLR
rst => pc[6]~reg0.ACLR
rst => pc[7]~reg0.ACLR
rst => pc[8]~reg0.ACLR
rst => pc[9]~reg0.ACLR
rst => pc[10]~reg0.ACLR
rst => pc[11]~reg0.ACLR
rst => pc[12]~reg0.ACLR
rst => pc[13]~reg0.ACLR
rst => pc[14]~reg0.ACLR
rst => pc[15]~reg0.ACLR
rst => pc[16]~reg0.ACLR
rst => pc[17]~reg0.ACLR
rst => pc[18]~reg0.ACLR
rst => pc[19]~reg0.ACLR
rst => pc[20]~reg0.ACLR
rst => pc[21]~reg0.ACLR
rst => pc[22]~reg0.ACLR
rst => pc[23]~reg0.ACLR
rst => pc[24]~reg0.ACLR
rst => pc[25]~reg0.ACLR
rst => pc[26]~reg0.ACLR
rst => pc[27]~reg0.ACLR
rst => pc[28]~reg0.ACLR
rst => pc[29]~reg0.ACLR
rst => pc[30]~reg0.ACLR
rst => pc[31]~reg0.ACLR
RegWrite => RegWrite.IN1
MemWrite => ~NO_FANOUT~
Mem2Reg => reg_write_data.IN1
Mem2Reg => reg_write_data.IN1
Mem2Reg => reg_write_data.IN1
Mem2Reg => reg_write_data.IN1
Mem2Reg => reg_write_data.IN1
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
ALUSrc => comb.OUTPUTSELECT
Branch => pc_next.IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
ALUControl[2] => ALUControl[2].IN1
ALUControl[3] => ALUControl[3].IN1
ALUControl[4] => ALUControl[4].IN1
instr[0] => Equal0.IN2
instr[0] => Equal1.IN1
instr[0] => Equal2.IN4
instr[0] => Equal3.IN2
instr[0] => Equal4.IN3
instr[0] => Equal5.IN3
instr[0] => Equal6.IN4
instr[0] => Equal7.IN5
instr[0] => Equal8.IN5
instr[0] => Equal9.IN3
instr[0] => Equal10.IN5
instr[0] => Equal11.IN4
instr[0] => Equal12.IN3
instr[0] => Equal13.IN5
instr[0] => Equal14.IN4
instr[0] => Equal15.IN4
instr[0] => Equal16.IN3
instr[1] => Equal0.IN1
instr[1] => Equal1.IN0
instr[1] => Equal2.IN3
instr[1] => Equal3.IN1
instr[1] => Equal4.IN2
instr[1] => Equal5.IN2
instr[1] => Equal6.IN3
instr[1] => Equal7.IN4
instr[1] => Equal8.IN4
instr[1] => Equal9.IN2
instr[1] => Equal10.IN4
instr[1] => Equal11.IN3
instr[1] => Equal12.IN2
instr[1] => Equal13.IN4
instr[1] => Equal14.IN3
instr[1] => Equal15.IN3
instr[1] => Equal16.IN2
instr[2] => Equal0.IN6
instr[2] => Equal1.IN6
instr[2] => Equal2.IN2
instr[2] => Equal3.IN6
instr[2] => Equal4.IN6
instr[2] => Equal5.IN1
instr[2] => Equal6.IN2
instr[2] => Equal7.IN3
instr[2] => Equal8.IN3
instr[2] => Equal9.IN1
instr[2] => Equal10.IN3
instr[2] => Equal11.IN2
instr[2] => Equal12.IN1
instr[2] => Equal13.IN3
instr[2] => Equal14.IN2
instr[2] => Equal15.IN2
instr[2] => Equal16.IN1
instr[3] => Equal0.IN5
instr[3] => Equal1.IN5
instr[3] => Equal2.IN6
instr[3] => Equal3.IN5
instr[3] => Equal4.IN5
instr[3] => Equal5.IN6
instr[3] => Equal6.IN6
instr[3] => Equal7.IN2
instr[3] => Equal8.IN2
instr[3] => Equal9.IN6
instr[3] => Equal10.IN2
instr[3] => Equal11.IN6
instr[3] => Equal12.IN6
instr[3] => Equal13.IN2
instr[3] => Equal14.IN6
instr[3] => Equal15.IN6
instr[3] => Equal16.IN6
instr[4] => Equal0.IN0
instr[4] => Equal1.IN4
instr[4] => Equal2.IN5
instr[4] => Equal3.IN4
instr[4] => Equal4.IN4
instr[4] => Equal5.IN0
instr[4] => Equal6.IN1
instr[4] => Equal7.IN6
instr[4] => Equal8.IN6
instr[4] => Equal9.IN0
instr[4] => Equal10.IN6
instr[4] => Equal11.IN5
instr[4] => Equal12.IN0
instr[4] => Equal13.IN6
instr[4] => Equal14.IN5
instr[4] => Equal15.IN1
instr[4] => Equal16.IN0
instr[5] => Equal0.IN4
instr[5] => Equal1.IN3
instr[5] => Equal2.IN1
instr[5] => Equal3.IN0
instr[5] => Equal4.IN1
instr[5] => Equal5.IN5
instr[5] => Equal6.IN0
instr[5] => Equal7.IN1
instr[5] => Equal8.IN1
instr[5] => Equal9.IN5
instr[5] => Equal10.IN1
instr[5] => Equal11.IN1
instr[5] => Equal12.IN5
instr[5] => Equal13.IN1
instr[5] => Equal14.IN1
instr[5] => Equal15.IN0
instr[5] => Equal16.IN5
instr[6] => Equal0.IN3
instr[6] => Equal1.IN2
instr[6] => Equal2.IN0
instr[6] => Equal3.IN3
instr[6] => Equal4.IN0
instr[6] => Equal5.IN4
instr[6] => Equal6.IN5
instr[6] => Equal7.IN0
instr[6] => Equal8.IN0
instr[6] => Equal9.IN4
instr[6] => Equal10.IN0
instr[6] => Equal11.IN0
instr[6] => Equal12.IN4
instr[6] => Equal13.IN0
instr[6] => Equal14.IN0
instr[6] => Equal15.IN5
instr[6] => Equal16.IN4
instr[7] => rd[0].IN1
instr[8] => rd[1].IN1
instr[9] => rd[2].IN1
instr[10] => rd[3].IN1
instr[11] => rd[4].IN1
instr[12] => imm.DATAB
instr[12] => imm.DATAB
instr[12] => Equal17.IN2
instr[12] => Equal18.IN0
instr[12] => Equal19.IN2
instr[12] => Equal20.IN2
instr[12] => Equal21.IN1
instr[13] => imm.DATAB
instr[13] => imm.DATAB
instr[13] => Equal17.IN0
instr[13] => Equal18.IN2
instr[13] => Equal19.IN1
instr[13] => Equal20.IN1
instr[13] => Equal21.IN2
instr[14] => imm.DATAB
instr[14] => imm.DATAB
instr[14] => Equal17.IN1
instr[14] => Equal18.IN1
instr[14] => Equal19.IN0
instr[14] => Equal20.IN0
instr[14] => Equal21.IN0
instr[15] => rs1[0].IN1
instr[16] => rs1[1].IN1
instr[17] => rs1[2].IN1
instr[18] => rs1[3].IN1
instr[19] => rs1[4].IN1
instr[20] => rs2[0].IN1
instr[21] => rs2[1].IN1
instr[22] => rs2[2].IN1
instr[23] => rs2[3].IN1
instr[24] => rs2[4].IN1
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm.DATAB
instr[25] => imm[5].DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm.DATAB
instr[26] => imm[6].DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm.DATAB
instr[27] => imm[7].DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm.DATAB
instr[28] => imm[8].DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm.DATAB
instr[29] => imm[9].DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm.DATAB
instr[30] => imm[10].DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => imm[31].DATAB
instr[31] => imm[30].DATAB
instr[31] => imm[29].DATAB
instr[31] => imm[28].DATAB
instr[31] => imm[27].DATAB
instr[31] => imm[26].DATAB
instr[31] => imm[25].DATAB
instr[31] => imm[24].DATAB
instr[31] => imm[23].DATAB
instr[31] => imm[22].DATAB
instr[31] => imm[21].DATAB
instr[31] => imm[20].DATAB
instr[31] => imm[19].DATAB
instr[31] => imm[18].DATAB
instr[31] => imm[17].DATAB
instr[31] => imm[16].DATAB
instr[31] => imm[15].DATAB
instr[31] => imm[14].DATAB
instr[31] => imm[13].DATAB
instr[31] => imm[12].DATAB
instr[31] => imm[11].DATAB
readdata[0] => reg_write_data.DATAB
readdata[0] => reg_write_data.DATAB
readdata[0] => reg_write_data.DATAB
readdata[0] => reg_write_data.DATAB
readdata[0] => reg_write_data.DATAB
readdata[1] => reg_write_data.DATAB
readdata[1] => reg_write_data.DATAB
readdata[1] => reg_write_data.DATAB
readdata[1] => reg_write_data.DATAB
readdata[1] => reg_write_data.DATAB
readdata[2] => reg_write_data.DATAB
readdata[2] => reg_write_data.DATAB
readdata[2] => reg_write_data.DATAB
readdata[2] => reg_write_data.DATAB
readdata[2] => reg_write_data.DATAB
readdata[3] => reg_write_data.DATAB
readdata[3] => reg_write_data.DATAB
readdata[3] => reg_write_data.DATAB
readdata[3] => reg_write_data.DATAB
readdata[3] => reg_write_data.DATAB
readdata[4] => reg_write_data.DATAB
readdata[4] => reg_write_data.DATAB
readdata[4] => reg_write_data.DATAB
readdata[4] => reg_write_data.DATAB
readdata[4] => reg_write_data.DATAB
readdata[5] => reg_write_data.DATAB
readdata[5] => reg_write_data.DATAB
readdata[5] => reg_write_data.DATAB
readdata[5] => reg_write_data.DATAB
readdata[5] => reg_write_data.DATAB
readdata[6] => reg_write_data.DATAB
readdata[6] => reg_write_data.DATAB
readdata[6] => reg_write_data.DATAB
readdata[6] => reg_write_data.DATAB
readdata[6] => reg_write_data.DATAB
readdata[7] => reg_write_data.DATAB
readdata[7] => reg_write_data.DATAB
readdata[7] => reg_write_data.DATAB
readdata[7] => reg_write_data.DATAB
readdata[7] => reg_write_data.DATAB
readdata[8] => reg_write_data.DATAB
readdata[8] => reg_write_data.DATAB
readdata[8] => reg_write_data.DATAB
readdata[9] => reg_write_data.DATAB
readdata[9] => reg_write_data.DATAB
readdata[9] => reg_write_data.DATAB
readdata[10] => reg_write_data.DATAB
readdata[10] => reg_write_data.DATAB
readdata[10] => reg_write_data.DATAB
readdata[11] => reg_write_data.DATAB
readdata[11] => reg_write_data.DATAB
readdata[11] => reg_write_data.DATAB
readdata[12] => reg_write_data.DATAB
readdata[12] => reg_write_data.DATAB
readdata[12] => reg_write_data.DATAB
readdata[13] => reg_write_data.DATAB
readdata[13] => reg_write_data.DATAB
readdata[13] => reg_write_data.DATAB
readdata[14] => reg_write_data.DATAB
readdata[14] => reg_write_data.DATAB
readdata[14] => reg_write_data.DATAB
readdata[15] => reg_write_data.DATAB
readdata[15] => reg_write_data.DATAB
readdata[15] => reg_write_data.DATAB
readdata[16] => reg_write_data.DATAB
readdata[17] => reg_write_data.DATAB
readdata[18] => reg_write_data.DATAB
readdata[19] => reg_write_data.DATAB
readdata[20] => reg_write_data.DATAB
readdata[21] => reg_write_data.DATAB
readdata[22] => reg_write_data.DATAB
readdata[23] => reg_write_data.DATAB
readdata[24] => reg_write_data.DATAB
readdata[25] => reg_write_data.DATAB
readdata[26] => reg_write_data.DATAB
readdata[27] => reg_write_data.DATAB
readdata[28] => reg_write_data.DATAB
readdata[29] => reg_write_data.DATAB
readdata[30] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
readdata[31] => reg_write_data.DATAB
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
stoppc => pc_next.OUTPUTSELECT
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_next[0] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[1] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[2] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[3] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[4] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[5] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[6] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[7] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[8] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[9] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[10] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[11] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[12] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[13] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[14] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[15] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[16] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[17] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[18] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[19] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[20] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[21] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[22] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[23] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[24] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[25] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[26] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[27] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[28] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[29] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[30] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
pc_next[31] <= pc_next.DB_MAX_OUTPUT_PORT_TYPE
aluout[0] <= alu:alu_core.ALUout
aluout[1] <= alu:alu_core.ALUout
aluout[2] <= alu:alu_core.ALUout
aluout[3] <= alu:alu_core.ALUout
aluout[4] <= alu:alu_core.ALUout
aluout[5] <= alu:alu_core.ALUout
aluout[6] <= alu:alu_core.ALUout
aluout[7] <= alu:alu_core.ALUout
aluout[8] <= alu:alu_core.ALUout
aluout[9] <= alu:alu_core.ALUout
aluout[10] <= alu:alu_core.ALUout
aluout[11] <= alu:alu_core.ALUout
aluout[12] <= alu:alu_core.ALUout
aluout[13] <= alu:alu_core.ALUout
aluout[14] <= alu:alu_core.ALUout
aluout[15] <= alu:alu_core.ALUout
aluout[16] <= alu:alu_core.ALUout
aluout[17] <= alu:alu_core.ALUout
aluout[18] <= alu:alu_core.ALUout
aluout[19] <= alu:alu_core.ALUout
aluout[20] <= alu:alu_core.ALUout
aluout[21] <= alu:alu_core.ALUout
aluout[22] <= alu:alu_core.ALUout
aluout[23] <= alu:alu_core.ALUout
aluout[24] <= alu:alu_core.ALUout
aluout[25] <= alu:alu_core.ALUout
aluout[26] <= alu:alu_core.ALUout
aluout[27] <= alu:alu_core.ALUout
aluout[28] <= alu:alu_core.ALUout
aluout[29] <= alu:alu_core.ALUout
aluout[30] <= alu:alu_core.ALUout
aluout[31] <= alu:alu_core.ALUout
writedata[0] <= registerfile:regs.Data2
writedata[1] <= registerfile:regs.Data2
writedata[2] <= registerfile:regs.Data2
writedata[3] <= registerfile:regs.Data2
writedata[4] <= registerfile:regs.Data2
writedata[5] <= registerfile:regs.Data2
writedata[6] <= registerfile:regs.Data2
writedata[7] <= registerfile:regs.Data2
writedata[8] <= registerfile:regs.Data2
writedata[9] <= registerfile:regs.Data2
writedata[10] <= registerfile:regs.Data2
writedata[11] <= registerfile:regs.Data2
writedata[12] <= registerfile:regs.Data2
writedata[13] <= registerfile:regs.Data2
writedata[14] <= registerfile:regs.Data2
writedata[15] <= registerfile:regs.Data2
writedata[16] <= registerfile:regs.Data2
writedata[17] <= registerfile:regs.Data2
writedata[18] <= registerfile:regs.Data2
writedata[19] <= registerfile:regs.Data2
writedata[20] <= registerfile:regs.Data2
writedata[21] <= registerfile:regs.Data2
writedata[22] <= registerfile:regs.Data2
writedata[23] <= registerfile:regs.Data2
writedata[24] <= registerfile:regs.Data2
writedata[25] <= registerfile:regs.Data2
writedata[26] <= registerfile:regs.Data2
writedata[27] <= registerfile:regs.Data2
writedata[28] <= registerfile:regs.Data2
writedata[29] <= registerfile:regs.Data2
writedata[30] <= registerfile:regs.Data2
writedata[31] <= registerfile:regs.Data2
Zero <= alu:alu_core.Zero


|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv|datapath:dp|registerfile:regs
Read1[0] => Equal0.IN31
Read1[0] => registerfile.RADDR
Read1[1] => Equal0.IN30
Read1[1] => registerfile.RADDR1
Read1[2] => Equal0.IN29
Read1[2] => registerfile.RADDR2
Read1[3] => Equal0.IN28
Read1[3] => registerfile.RADDR3
Read1[4] => Equal0.IN27
Read1[4] => registerfile.RADDR4
Read2[0] => Equal1.IN31
Read2[0] => registerfile.PORTBRADDR
Read2[1] => Equal1.IN30
Read2[1] => registerfile.PORTBRADDR1
Read2[2] => Equal1.IN29
Read2[2] => registerfile.PORTBRADDR2
Read2[3] => Equal1.IN28
Read2[3] => registerfile.PORTBRADDR3
Read2[4] => Equal1.IN27
Read2[4] => registerfile.PORTBRADDR4
WriteReg[0] => LessThan0.IN10
WriteReg[0] => LessThan1.IN10
WriteReg[0] => registerfile.waddr_a[0].DATAIN
WriteReg[0] => Equal2.IN31
WriteReg[0] => registerfile.WADDR
WriteReg[1] => LessThan0.IN9
WriteReg[1] => LessThan1.IN9
WriteReg[1] => registerfile.waddr_a[1].DATAIN
WriteReg[1] => Equal2.IN30
WriteReg[1] => registerfile.WADDR1
WriteReg[2] => LessThan0.IN8
WriteReg[2] => LessThan1.IN8
WriteReg[2] => registerfile.waddr_a[2].DATAIN
WriteReg[2] => Equal2.IN29
WriteReg[2] => registerfile.WADDR2
WriteReg[3] => LessThan0.IN7
WriteReg[3] => LessThan1.IN7
WriteReg[3] => registerfile.waddr_a[3].DATAIN
WriteReg[3] => Equal2.IN28
WriteReg[3] => registerfile.WADDR3
WriteReg[4] => LessThan0.IN6
WriteReg[4] => LessThan1.IN6
WriteReg[4] => registerfile.waddr_a[4].DATAIN
WriteReg[4] => Equal2.IN27
WriteReg[4] => registerfile.WADDR4
WriteData[0] => registerfile.data_a[0].DATAIN
WriteData[0] => registerfile.DATAIN
WriteData[1] => registerfile.data_a[1].DATAIN
WriteData[1] => registerfile.DATAIN1
WriteData[2] => registerfile.data_a[2].DATAIN
WriteData[2] => registerfile.DATAIN2
WriteData[3] => registerfile.data_a[3].DATAIN
WriteData[3] => registerfile.DATAIN3
WriteData[4] => registerfile.data_a[4].DATAIN
WriteData[4] => registerfile.DATAIN4
WriteData[5] => registerfile.data_a[5].DATAIN
WriteData[5] => registerfile.DATAIN5
WriteData[6] => registerfile.data_a[6].DATAIN
WriteData[6] => registerfile.DATAIN6
WriteData[7] => registerfile.data_a[7].DATAIN
WriteData[7] => registerfile.DATAIN7
WriteData[8] => registerfile.data_a[8].DATAIN
WriteData[8] => registerfile.DATAIN8
WriteData[9] => registerfile.data_a[9].DATAIN
WriteData[9] => registerfile.DATAIN9
WriteData[10] => registerfile.data_a[10].DATAIN
WriteData[10] => registerfile.DATAIN10
WriteData[11] => registerfile.data_a[11].DATAIN
WriteData[11] => registerfile.DATAIN11
WriteData[12] => registerfile.data_a[12].DATAIN
WriteData[12] => registerfile.DATAIN12
WriteData[13] => registerfile.data_a[13].DATAIN
WriteData[13] => registerfile.DATAIN13
WriteData[14] => registerfile.data_a[14].DATAIN
WriteData[14] => registerfile.DATAIN14
WriteData[15] => registerfile.data_a[15].DATAIN
WriteData[15] => registerfile.DATAIN15
WriteData[16] => registerfile.data_a[16].DATAIN
WriteData[16] => registerfile.DATAIN16
WriteData[17] => registerfile.data_a[17].DATAIN
WriteData[17] => registerfile.DATAIN17
WriteData[18] => registerfile.data_a[18].DATAIN
WriteData[18] => registerfile.DATAIN18
WriteData[19] => registerfile.data_a[19].DATAIN
WriteData[19] => registerfile.DATAIN19
WriteData[20] => registerfile.data_a[20].DATAIN
WriteData[20] => registerfile.DATAIN20
WriteData[21] => registerfile.data_a[21].DATAIN
WriteData[21] => registerfile.DATAIN21
WriteData[22] => registerfile.data_a[22].DATAIN
WriteData[22] => registerfile.DATAIN22
WriteData[23] => registerfile.data_a[23].DATAIN
WriteData[23] => registerfile.DATAIN23
WriteData[24] => registerfile.data_a[24].DATAIN
WriteData[24] => registerfile.DATAIN24
WriteData[25] => registerfile.data_a[25].DATAIN
WriteData[25] => registerfile.DATAIN25
WriteData[26] => registerfile.data_a[26].DATAIN
WriteData[26] => registerfile.DATAIN26
WriteData[27] => registerfile.data_a[27].DATAIN
WriteData[27] => registerfile.DATAIN27
WriteData[28] => registerfile.data_a[28].DATAIN
WriteData[28] => registerfile.DATAIN28
WriteData[29] => registerfile.data_a[29].DATAIN
WriteData[29] => registerfile.DATAIN29
WriteData[30] => registerfile.data_a[30].DATAIN
WriteData[30] => registerfile.DATAIN30
WriteData[31] => registerfile.data_a[31].DATAIN
WriteData[31] => registerfile.DATAIN31
RegWrite => registerfile.OUTPUTSELECT
clk => registerfile.we_a.CLK
clk => registerfile.waddr_a[4].CLK
clk => registerfile.waddr_a[3].CLK
clk => registerfile.waddr_a[2].CLK
clk => registerfile.waddr_a[1].CLK
clk => registerfile.waddr_a[0].CLK
clk => registerfile.data_a[31].CLK
clk => registerfile.data_a[30].CLK
clk => registerfile.data_a[29].CLK
clk => registerfile.data_a[28].CLK
clk => registerfile.data_a[27].CLK
clk => registerfile.data_a[26].CLK
clk => registerfile.data_a[25].CLK
clk => registerfile.data_a[24].CLK
clk => registerfile.data_a[23].CLK
clk => registerfile.data_a[22].CLK
clk => registerfile.data_a[21].CLK
clk => registerfile.data_a[20].CLK
clk => registerfile.data_a[19].CLK
clk => registerfile.data_a[18].CLK
clk => registerfile.data_a[17].CLK
clk => registerfile.data_a[16].CLK
clk => registerfile.data_a[15].CLK
clk => registerfile.data_a[14].CLK
clk => registerfile.data_a[13].CLK
clk => registerfile.data_a[12].CLK
clk => registerfile.data_a[11].CLK
clk => registerfile.data_a[10].CLK
clk => registerfile.data_a[9].CLK
clk => registerfile.data_a[8].CLK
clk => registerfile.data_a[7].CLK
clk => registerfile.data_a[6].CLK
clk => registerfile.data_a[5].CLK
clk => registerfile.data_a[4].CLK
clk => registerfile.data_a[3].CLK
clk => registerfile.data_a[2].CLK
clk => registerfile.data_a[1].CLK
clk => registerfile.data_a[0].CLK
clk => registerfile.CLK0
Data1[0] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[1] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[2] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[3] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[4] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[5] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[6] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[7] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[8] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[9] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[10] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[11] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[12] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[13] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[14] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[15] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[16] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[17] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[18] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[19] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[20] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[21] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[22] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[23] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[24] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[25] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[26] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[27] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[28] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[29] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[30] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data1[31] <= Data1.DB_MAX_OUTPUT_PORT_TYPE
Data2[0] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[1] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[2] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[3] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[4] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[5] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[6] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[7] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[8] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[9] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[10] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[11] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[12] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[13] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[14] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[15] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[16] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[17] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[18] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[19] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[20] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[21] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[22] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[23] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[24] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[25] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[26] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[27] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[28] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[29] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[30] <= Data2.DB_MAX_OUTPUT_PORT_TYPE
Data2[31] <= Data2.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv|datapath:dp|alu:alu_core
ALUctl[0] => Equal1.IN4
ALUctl[0] => Equal2.IN0
ALUctl[0] => Equal3.IN4
ALUctl[0] => Equal4.IN1
ALUctl[0] => Equal5.IN4
ALUctl[0] => Equal6.IN1
ALUctl[0] => Equal7.IN4
ALUctl[0] => Equal8.IN2
ALUctl[0] => Equal9.IN4
ALUctl[0] => Equal10.IN1
ALUctl[0] => Equal11.IN4
ALUctl[0] => Equal12.IN2
ALUctl[0] => Equal13.IN4
ALUctl[0] => Equal14.IN2
ALUctl[0] => Equal15.IN4
ALUctl[0] => Equal16.IN3
ALUctl[1] => Equal1.IN3
ALUctl[1] => Equal2.IN4
ALUctl[1] => Equal3.IN0
ALUctl[1] => Equal4.IN0
ALUctl[1] => Equal5.IN3
ALUctl[1] => Equal6.IN4
ALUctl[1] => Equal7.IN1
ALUctl[1] => Equal8.IN1
ALUctl[1] => Equal9.IN3
ALUctl[1] => Equal10.IN4
ALUctl[1] => Equal11.IN1
ALUctl[1] => Equal12.IN1
ALUctl[1] => Equal13.IN3
ALUctl[1] => Equal14.IN4
ALUctl[1] => Equal15.IN2
ALUctl[1] => Equal16.IN2
ALUctl[2] => Equal1.IN2
ALUctl[2] => Equal2.IN3
ALUctl[2] => Equal3.IN3
ALUctl[2] => Equal4.IN4
ALUctl[2] => Equal5.IN0
ALUctl[2] => Equal6.IN0
ALUctl[2] => Equal7.IN0
ALUctl[2] => Equal8.IN0
ALUctl[2] => Equal9.IN2
ALUctl[2] => Equal10.IN3
ALUctl[2] => Equal11.IN3
ALUctl[2] => Equal12.IN4
ALUctl[2] => Equal13.IN1
ALUctl[2] => Equal14.IN1
ALUctl[2] => Equal15.IN1
ALUctl[2] => Equal16.IN1
ALUctl[3] => Equal1.IN1
ALUctl[3] => Equal2.IN2
ALUctl[3] => Equal3.IN2
ALUctl[3] => Equal4.IN3
ALUctl[3] => Equal5.IN2
ALUctl[3] => Equal6.IN3
ALUctl[3] => Equal7.IN3
ALUctl[3] => Equal8.IN4
ALUctl[3] => Equal9.IN0
ALUctl[3] => Equal10.IN0
ALUctl[3] => Equal11.IN0
ALUctl[3] => Equal12.IN0
ALUctl[3] => Equal13.IN0
ALUctl[3] => Equal14.IN0
ALUctl[3] => Equal15.IN0
ALUctl[3] => Equal16.IN0
ALUctl[4] => Equal1.IN0
ALUctl[4] => Equal2.IN1
ALUctl[4] => Equal3.IN1
ALUctl[4] => Equal4.IN2
ALUctl[4] => Equal5.IN1
ALUctl[4] => Equal6.IN2
ALUctl[4] => Equal7.IN2
ALUctl[4] => Equal8.IN3
ALUctl[4] => Equal9.IN1
ALUctl[4] => Equal10.IN2
ALUctl[4] => Equal11.IN2
ALUctl[4] => Equal12.IN3
ALUctl[4] => Equal13.IN2
ALUctl[4] => Equal14.IN3
ALUctl[4] => Equal15.IN3
ALUctl[4] => Equal16.IN4
A[0] => e[0].IN0
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => LessThan0.IN32
A[0] => LessThan1.IN32
A[0] => LessThan2.IN32
A[0] => LessThan3.IN32
A[0] => LessThan4.IN32
A[0] => LessThan5.IN32
A[0] => xorr[0].IN0
A[0] => ou[0].IN0
A[0] => Equal0.IN31
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[0] => ShiftRight1.IN32
A[1] => e[1].IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => LessThan0.IN31
A[1] => LessThan1.IN31
A[1] => LessThan2.IN31
A[1] => LessThan3.IN31
A[1] => LessThan4.IN31
A[1] => LessThan5.IN31
A[1] => xorr[1].IN0
A[1] => ou[1].IN0
A[1] => Equal0.IN30
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[1] => ShiftRight1.IN31
A[2] => e[2].IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => LessThan0.IN30
A[2] => LessThan1.IN30
A[2] => LessThan2.IN30
A[2] => LessThan3.IN30
A[2] => LessThan4.IN30
A[2] => LessThan5.IN30
A[2] => xorr[2].IN0
A[2] => ou[2].IN0
A[2] => Equal0.IN29
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[2] => ShiftRight1.IN30
A[3] => e[3].IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => LessThan0.IN29
A[3] => LessThan1.IN29
A[3] => LessThan2.IN29
A[3] => LessThan3.IN29
A[3] => LessThan4.IN29
A[3] => LessThan5.IN29
A[3] => xorr[3].IN0
A[3] => ou[3].IN0
A[3] => Equal0.IN28
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[3] => ShiftRight1.IN29
A[4] => e[4].IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => LessThan0.IN28
A[4] => LessThan1.IN28
A[4] => LessThan2.IN28
A[4] => LessThan3.IN28
A[4] => LessThan4.IN28
A[4] => LessThan5.IN28
A[4] => xorr[4].IN0
A[4] => ou[4].IN0
A[4] => Equal0.IN27
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[4] => ShiftRight1.IN28
A[5] => e[5].IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => LessThan0.IN27
A[5] => LessThan1.IN27
A[5] => LessThan2.IN27
A[5] => LessThan3.IN27
A[5] => LessThan4.IN27
A[5] => LessThan5.IN27
A[5] => xorr[5].IN0
A[5] => ou[5].IN0
A[5] => Equal0.IN26
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[5] => ShiftRight1.IN27
A[6] => e[6].IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => LessThan0.IN26
A[6] => LessThan1.IN26
A[6] => LessThan2.IN26
A[6] => LessThan3.IN26
A[6] => LessThan4.IN26
A[6] => LessThan5.IN26
A[6] => xorr[6].IN0
A[6] => ou[6].IN0
A[6] => Equal0.IN25
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[6] => ShiftRight1.IN26
A[7] => e[7].IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => LessThan0.IN25
A[7] => LessThan1.IN25
A[7] => LessThan2.IN25
A[7] => LessThan3.IN25
A[7] => LessThan4.IN25
A[7] => LessThan5.IN25
A[7] => xorr[7].IN0
A[7] => ou[7].IN0
A[7] => Equal0.IN24
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[7] => ShiftRight1.IN25
A[8] => e[8].IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => LessThan0.IN24
A[8] => LessThan1.IN24
A[8] => LessThan2.IN24
A[8] => LessThan3.IN24
A[8] => LessThan4.IN24
A[8] => LessThan5.IN24
A[8] => xorr[8].IN0
A[8] => ou[8].IN0
A[8] => Equal0.IN23
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[8] => ShiftRight1.IN24
A[9] => e[9].IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => LessThan0.IN23
A[9] => LessThan1.IN23
A[9] => LessThan2.IN23
A[9] => LessThan3.IN23
A[9] => LessThan4.IN23
A[9] => LessThan5.IN23
A[9] => xorr[9].IN0
A[9] => ou[9].IN0
A[9] => Equal0.IN22
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[9] => ShiftRight1.IN23
A[10] => e[10].IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => LessThan0.IN22
A[10] => LessThan1.IN22
A[10] => LessThan2.IN22
A[10] => LessThan3.IN22
A[10] => LessThan4.IN22
A[10] => LessThan5.IN22
A[10] => xorr[10].IN0
A[10] => ou[10].IN0
A[10] => Equal0.IN21
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[10] => ShiftRight1.IN22
A[11] => e[11].IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => LessThan0.IN21
A[11] => LessThan1.IN21
A[11] => LessThan2.IN21
A[11] => LessThan3.IN21
A[11] => LessThan4.IN21
A[11] => LessThan5.IN21
A[11] => xorr[11].IN0
A[11] => ou[11].IN0
A[11] => Equal0.IN20
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[11] => ShiftRight1.IN21
A[12] => e[12].IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => LessThan0.IN20
A[12] => LessThan1.IN20
A[12] => LessThan2.IN20
A[12] => LessThan3.IN20
A[12] => LessThan4.IN20
A[12] => LessThan5.IN20
A[12] => xorr[12].IN0
A[12] => ou[12].IN0
A[12] => Equal0.IN19
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[12] => ShiftRight1.IN20
A[13] => e[13].IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => LessThan0.IN19
A[13] => LessThan1.IN19
A[13] => LessThan2.IN19
A[13] => LessThan3.IN19
A[13] => LessThan4.IN19
A[13] => LessThan5.IN19
A[13] => xorr[13].IN0
A[13] => ou[13].IN0
A[13] => Equal0.IN18
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[13] => ShiftRight1.IN19
A[14] => e[14].IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => LessThan0.IN18
A[14] => LessThan1.IN18
A[14] => LessThan2.IN18
A[14] => LessThan3.IN18
A[14] => LessThan4.IN18
A[14] => LessThan5.IN18
A[14] => xorr[14].IN0
A[14] => ou[14].IN0
A[14] => Equal0.IN17
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[14] => ShiftRight1.IN18
A[15] => e[15].IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => LessThan0.IN17
A[15] => LessThan1.IN17
A[15] => LessThan2.IN17
A[15] => LessThan3.IN17
A[15] => LessThan4.IN17
A[15] => LessThan5.IN17
A[15] => xorr[15].IN0
A[15] => ou[15].IN0
A[15] => Equal0.IN16
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[15] => ShiftRight1.IN17
A[16] => e[16].IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => LessThan0.IN16
A[16] => LessThan1.IN16
A[16] => LessThan2.IN16
A[16] => LessThan3.IN16
A[16] => LessThan4.IN16
A[16] => LessThan5.IN16
A[16] => xorr[16].IN0
A[16] => ou[16].IN0
A[16] => Equal0.IN15
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[16] => ShiftRight1.IN16
A[17] => e[17].IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => LessThan0.IN15
A[17] => LessThan1.IN15
A[17] => LessThan2.IN15
A[17] => LessThan3.IN15
A[17] => LessThan4.IN15
A[17] => LessThan5.IN15
A[17] => xorr[17].IN0
A[17] => ou[17].IN0
A[17] => Equal0.IN14
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[17] => ShiftRight1.IN15
A[18] => e[18].IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => LessThan0.IN14
A[18] => LessThan1.IN14
A[18] => LessThan2.IN14
A[18] => LessThan3.IN14
A[18] => LessThan4.IN14
A[18] => LessThan5.IN14
A[18] => xorr[18].IN0
A[18] => ou[18].IN0
A[18] => Equal0.IN13
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[18] => ShiftRight1.IN14
A[19] => e[19].IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => LessThan0.IN13
A[19] => LessThan1.IN13
A[19] => LessThan2.IN13
A[19] => LessThan3.IN13
A[19] => LessThan4.IN13
A[19] => LessThan5.IN13
A[19] => xorr[19].IN0
A[19] => ou[19].IN0
A[19] => Equal0.IN12
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[19] => ShiftRight1.IN13
A[20] => e[20].IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => LessThan0.IN12
A[20] => LessThan1.IN12
A[20] => LessThan2.IN12
A[20] => LessThan3.IN12
A[20] => LessThan4.IN12
A[20] => LessThan5.IN12
A[20] => xorr[20].IN0
A[20] => ou[20].IN0
A[20] => Equal0.IN11
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[20] => ShiftRight1.IN12
A[21] => e[21].IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => LessThan0.IN11
A[21] => LessThan1.IN11
A[21] => LessThan2.IN11
A[21] => LessThan3.IN11
A[21] => LessThan4.IN11
A[21] => LessThan5.IN11
A[21] => xorr[21].IN0
A[21] => ou[21].IN0
A[21] => Equal0.IN10
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[21] => ShiftRight1.IN11
A[22] => e[22].IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => LessThan0.IN10
A[22] => LessThan1.IN10
A[22] => LessThan2.IN10
A[22] => LessThan3.IN10
A[22] => LessThan4.IN10
A[22] => LessThan5.IN10
A[22] => xorr[22].IN0
A[22] => ou[22].IN0
A[22] => Equal0.IN9
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[22] => ShiftRight1.IN10
A[23] => e[23].IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => LessThan0.IN9
A[23] => LessThan1.IN9
A[23] => LessThan2.IN9
A[23] => LessThan3.IN9
A[23] => LessThan4.IN9
A[23] => LessThan5.IN9
A[23] => xorr[23].IN0
A[23] => ou[23].IN0
A[23] => Equal0.IN8
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[23] => ShiftRight1.IN9
A[24] => e[24].IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => LessThan0.IN8
A[24] => LessThan1.IN8
A[24] => LessThan2.IN8
A[24] => LessThan3.IN8
A[24] => LessThan4.IN8
A[24] => LessThan5.IN8
A[24] => xorr[24].IN0
A[24] => ou[24].IN0
A[24] => Equal0.IN7
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[24] => ShiftRight1.IN8
A[25] => e[25].IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => LessThan0.IN7
A[25] => LessThan1.IN7
A[25] => LessThan2.IN7
A[25] => LessThan3.IN7
A[25] => LessThan4.IN7
A[25] => LessThan5.IN7
A[25] => xorr[25].IN0
A[25] => ou[25].IN0
A[25] => Equal0.IN6
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[25] => ShiftRight1.IN7
A[26] => e[26].IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => LessThan0.IN6
A[26] => LessThan1.IN6
A[26] => LessThan2.IN6
A[26] => LessThan3.IN6
A[26] => LessThan4.IN6
A[26] => LessThan5.IN6
A[26] => xorr[26].IN0
A[26] => ou[26].IN0
A[26] => Equal0.IN5
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[26] => ShiftRight1.IN6
A[27] => e[27].IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => LessThan0.IN5
A[27] => LessThan1.IN5
A[27] => LessThan2.IN5
A[27] => LessThan3.IN5
A[27] => LessThan4.IN5
A[27] => LessThan5.IN5
A[27] => xorr[27].IN0
A[27] => ou[27].IN0
A[27] => Equal0.IN4
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[27] => ShiftRight1.IN5
A[28] => e[28].IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => LessThan0.IN4
A[28] => LessThan1.IN4
A[28] => LessThan2.IN4
A[28] => LessThan3.IN4
A[28] => LessThan4.IN4
A[28] => LessThan5.IN4
A[28] => xorr[28].IN0
A[28] => ou[28].IN0
A[28] => Equal0.IN3
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[28] => ShiftRight1.IN4
A[29] => e[29].IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => LessThan0.IN3
A[29] => LessThan1.IN3
A[29] => LessThan2.IN3
A[29] => LessThan3.IN3
A[29] => LessThan4.IN3
A[29] => LessThan5.IN3
A[29] => xorr[29].IN0
A[29] => ou[29].IN0
A[29] => Equal0.IN2
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[29] => ShiftRight1.IN3
A[30] => e[30].IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => LessThan0.IN2
A[30] => LessThan1.IN2
A[30] => LessThan2.IN2
A[30] => LessThan3.IN2
A[30] => LessThan4.IN2
A[30] => LessThan5.IN2
A[30] => xorr[30].IN0
A[30] => ou[30].IN0
A[30] => Equal0.IN1
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[30] => ShiftRight1.IN2
A[31] => e[31].IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => LessThan0.IN1
A[31] => LessThan1.IN1
A[31] => LessThan2.IN1
A[31] => LessThan3.IN1
A[31] => LessThan4.IN1
A[31] => LessThan5.IN1
A[31] => xorr[31].IN0
A[31] => ou[31].IN0
A[31] => Equal0.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
A[31] => ShiftRight1.IN0
A[31] => ShiftRight1.IN1
B[0] => e[0].IN1
B[0] => Add0.IN64
B[0] => LessThan0.IN64
B[0] => LessThan1.IN64
B[0] => LessThan2.IN64
B[0] => LessThan3.IN64
B[0] => LessThan4.IN64
B[0] => LessThan5.IN64
B[0] => xorr[0].IN1
B[0] => ou[0].IN1
B[0] => Equal0.IN63
B[0] => ShiftLeft0.IN37
B[0] => ShiftRight0.IN37
B[0] => ShiftRight1.IN37
B[0] => Add1.IN32
B[1] => e[1].IN1
B[1] => Add0.IN63
B[1] => LessThan0.IN63
B[1] => LessThan1.IN63
B[1] => LessThan2.IN63
B[1] => LessThan3.IN63
B[1] => LessThan4.IN63
B[1] => LessThan5.IN63
B[1] => xorr[1].IN1
B[1] => ou[1].IN1
B[1] => Equal0.IN62
B[1] => ShiftLeft0.IN36
B[1] => ShiftRight0.IN36
B[1] => ShiftRight1.IN36
B[1] => Add1.IN31
B[2] => e[2].IN1
B[2] => Add0.IN62
B[2] => LessThan0.IN62
B[2] => LessThan1.IN62
B[2] => LessThan2.IN62
B[2] => LessThan3.IN62
B[2] => LessThan4.IN62
B[2] => LessThan5.IN62
B[2] => xorr[2].IN1
B[2] => ou[2].IN1
B[2] => Equal0.IN61
B[2] => ShiftLeft0.IN35
B[2] => ShiftRight0.IN35
B[2] => ShiftRight1.IN35
B[2] => Add1.IN30
B[3] => e[3].IN1
B[3] => Add0.IN61
B[3] => LessThan0.IN61
B[3] => LessThan1.IN61
B[3] => LessThan2.IN61
B[3] => LessThan3.IN61
B[3] => LessThan4.IN61
B[3] => LessThan5.IN61
B[3] => xorr[3].IN1
B[3] => ou[3].IN1
B[3] => Equal0.IN60
B[3] => ShiftLeft0.IN34
B[3] => ShiftRight0.IN34
B[3] => ShiftRight1.IN34
B[3] => Add1.IN29
B[4] => e[4].IN1
B[4] => Add0.IN60
B[4] => LessThan0.IN60
B[4] => LessThan1.IN60
B[4] => LessThan2.IN60
B[4] => LessThan3.IN60
B[4] => LessThan4.IN60
B[4] => LessThan5.IN60
B[4] => xorr[4].IN1
B[4] => ou[4].IN1
B[4] => Equal0.IN59
B[4] => ShiftLeft0.IN33
B[4] => ShiftRight0.IN33
B[4] => ShiftRight1.IN33
B[4] => Add1.IN28
B[5] => e[5].IN1
B[5] => Add0.IN59
B[5] => LessThan0.IN59
B[5] => LessThan1.IN59
B[5] => LessThan2.IN59
B[5] => LessThan3.IN59
B[5] => LessThan4.IN59
B[5] => LessThan5.IN59
B[5] => xorr[5].IN1
B[5] => ou[5].IN1
B[5] => Equal0.IN58
B[5] => Add1.IN27
B[6] => e[6].IN1
B[6] => Add0.IN58
B[6] => LessThan0.IN58
B[6] => LessThan1.IN58
B[6] => LessThan2.IN58
B[6] => LessThan3.IN58
B[6] => LessThan4.IN58
B[6] => LessThan5.IN58
B[6] => xorr[6].IN1
B[6] => ou[6].IN1
B[6] => Equal0.IN57
B[6] => Add1.IN26
B[7] => e[7].IN1
B[7] => Add0.IN57
B[7] => LessThan0.IN57
B[7] => LessThan1.IN57
B[7] => LessThan2.IN57
B[7] => LessThan3.IN57
B[7] => LessThan4.IN57
B[7] => LessThan5.IN57
B[7] => xorr[7].IN1
B[7] => ou[7].IN1
B[7] => Equal0.IN56
B[7] => Add1.IN25
B[8] => e[8].IN1
B[8] => Add0.IN56
B[8] => LessThan0.IN56
B[8] => LessThan1.IN56
B[8] => LessThan2.IN56
B[8] => LessThan3.IN56
B[8] => LessThan4.IN56
B[8] => LessThan5.IN56
B[8] => xorr[8].IN1
B[8] => ou[8].IN1
B[8] => Equal0.IN55
B[8] => Add1.IN24
B[9] => e[9].IN1
B[9] => Add0.IN55
B[9] => LessThan0.IN55
B[9] => LessThan1.IN55
B[9] => LessThan2.IN55
B[9] => LessThan3.IN55
B[9] => LessThan4.IN55
B[9] => LessThan5.IN55
B[9] => xorr[9].IN1
B[9] => ou[9].IN1
B[9] => Equal0.IN54
B[9] => Add1.IN23
B[10] => e[10].IN1
B[10] => Add0.IN54
B[10] => LessThan0.IN54
B[10] => LessThan1.IN54
B[10] => LessThan2.IN54
B[10] => LessThan3.IN54
B[10] => LessThan4.IN54
B[10] => LessThan5.IN54
B[10] => xorr[10].IN1
B[10] => ou[10].IN1
B[10] => Equal0.IN53
B[10] => Add1.IN22
B[11] => e[11].IN1
B[11] => Add0.IN53
B[11] => LessThan0.IN53
B[11] => LessThan1.IN53
B[11] => LessThan2.IN53
B[11] => LessThan3.IN53
B[11] => LessThan4.IN53
B[11] => LessThan5.IN53
B[11] => xorr[11].IN1
B[11] => ou[11].IN1
B[11] => Equal0.IN52
B[11] => Add1.IN21
B[12] => e[12].IN1
B[12] => Add0.IN52
B[12] => LessThan0.IN52
B[12] => LessThan1.IN52
B[12] => LessThan2.IN52
B[12] => LessThan3.IN52
B[12] => LessThan4.IN52
B[12] => LessThan5.IN52
B[12] => xorr[12].IN1
B[12] => ou[12].IN1
B[12] => Equal0.IN51
B[12] => Add1.IN20
B[13] => e[13].IN1
B[13] => Add0.IN51
B[13] => LessThan0.IN51
B[13] => LessThan1.IN51
B[13] => LessThan2.IN51
B[13] => LessThan3.IN51
B[13] => LessThan4.IN51
B[13] => LessThan5.IN51
B[13] => xorr[13].IN1
B[13] => ou[13].IN1
B[13] => Equal0.IN50
B[13] => Add1.IN19
B[14] => e[14].IN1
B[14] => Add0.IN50
B[14] => LessThan0.IN50
B[14] => LessThan1.IN50
B[14] => LessThan2.IN50
B[14] => LessThan3.IN50
B[14] => LessThan4.IN50
B[14] => LessThan5.IN50
B[14] => xorr[14].IN1
B[14] => ou[14].IN1
B[14] => Equal0.IN49
B[14] => Add1.IN18
B[15] => e[15].IN1
B[15] => Add0.IN49
B[15] => LessThan0.IN49
B[15] => LessThan1.IN49
B[15] => LessThan2.IN49
B[15] => LessThan3.IN49
B[15] => LessThan4.IN49
B[15] => LessThan5.IN49
B[15] => xorr[15].IN1
B[15] => ou[15].IN1
B[15] => Equal0.IN48
B[15] => Add1.IN17
B[16] => e[16].IN1
B[16] => Add0.IN48
B[16] => LessThan0.IN48
B[16] => LessThan1.IN48
B[16] => LessThan2.IN48
B[16] => LessThan3.IN48
B[16] => LessThan4.IN48
B[16] => LessThan5.IN48
B[16] => xorr[16].IN1
B[16] => ou[16].IN1
B[16] => Equal0.IN47
B[16] => Add1.IN16
B[17] => e[17].IN1
B[17] => Add0.IN47
B[17] => LessThan0.IN47
B[17] => LessThan1.IN47
B[17] => LessThan2.IN47
B[17] => LessThan3.IN47
B[17] => LessThan4.IN47
B[17] => LessThan5.IN47
B[17] => xorr[17].IN1
B[17] => ou[17].IN1
B[17] => Equal0.IN46
B[17] => Add1.IN15
B[18] => e[18].IN1
B[18] => Add0.IN46
B[18] => LessThan0.IN46
B[18] => LessThan1.IN46
B[18] => LessThan2.IN46
B[18] => LessThan3.IN46
B[18] => LessThan4.IN46
B[18] => LessThan5.IN46
B[18] => xorr[18].IN1
B[18] => ou[18].IN1
B[18] => Equal0.IN45
B[18] => Add1.IN14
B[19] => e[19].IN1
B[19] => Add0.IN45
B[19] => LessThan0.IN45
B[19] => LessThan1.IN45
B[19] => LessThan2.IN45
B[19] => LessThan3.IN45
B[19] => LessThan4.IN45
B[19] => LessThan5.IN45
B[19] => xorr[19].IN1
B[19] => ou[19].IN1
B[19] => Equal0.IN44
B[19] => Add1.IN13
B[20] => e[20].IN1
B[20] => Add0.IN44
B[20] => LessThan0.IN44
B[20] => LessThan1.IN44
B[20] => LessThan2.IN44
B[20] => LessThan3.IN44
B[20] => LessThan4.IN44
B[20] => LessThan5.IN44
B[20] => xorr[20].IN1
B[20] => ou[20].IN1
B[20] => Equal0.IN43
B[20] => Add1.IN12
B[21] => e[21].IN1
B[21] => Add0.IN43
B[21] => LessThan0.IN43
B[21] => LessThan1.IN43
B[21] => LessThan2.IN43
B[21] => LessThan3.IN43
B[21] => LessThan4.IN43
B[21] => LessThan5.IN43
B[21] => xorr[21].IN1
B[21] => ou[21].IN1
B[21] => Equal0.IN42
B[21] => Add1.IN11
B[22] => e[22].IN1
B[22] => Add0.IN42
B[22] => LessThan0.IN42
B[22] => LessThan1.IN42
B[22] => LessThan2.IN42
B[22] => LessThan3.IN42
B[22] => LessThan4.IN42
B[22] => LessThan5.IN42
B[22] => xorr[22].IN1
B[22] => ou[22].IN1
B[22] => Equal0.IN41
B[22] => Add1.IN10
B[23] => e[23].IN1
B[23] => Add0.IN41
B[23] => LessThan0.IN41
B[23] => LessThan1.IN41
B[23] => LessThan2.IN41
B[23] => LessThan3.IN41
B[23] => LessThan4.IN41
B[23] => LessThan5.IN41
B[23] => xorr[23].IN1
B[23] => ou[23].IN1
B[23] => Equal0.IN40
B[23] => Add1.IN9
B[24] => e[24].IN1
B[24] => Add0.IN40
B[24] => LessThan0.IN40
B[24] => LessThan1.IN40
B[24] => LessThan2.IN40
B[24] => LessThan3.IN40
B[24] => LessThan4.IN40
B[24] => LessThan5.IN40
B[24] => xorr[24].IN1
B[24] => ou[24].IN1
B[24] => Equal0.IN39
B[24] => Add1.IN8
B[25] => e[25].IN1
B[25] => Add0.IN39
B[25] => LessThan0.IN39
B[25] => LessThan1.IN39
B[25] => LessThan2.IN39
B[25] => LessThan3.IN39
B[25] => LessThan4.IN39
B[25] => LessThan5.IN39
B[25] => xorr[25].IN1
B[25] => ou[25].IN1
B[25] => Equal0.IN38
B[25] => Add1.IN7
B[26] => e[26].IN1
B[26] => Add0.IN38
B[26] => LessThan0.IN38
B[26] => LessThan1.IN38
B[26] => LessThan2.IN38
B[26] => LessThan3.IN38
B[26] => LessThan4.IN38
B[26] => LessThan5.IN38
B[26] => xorr[26].IN1
B[26] => ou[26].IN1
B[26] => Equal0.IN37
B[26] => Add1.IN6
B[27] => e[27].IN1
B[27] => Add0.IN37
B[27] => LessThan0.IN37
B[27] => LessThan1.IN37
B[27] => LessThan2.IN37
B[27] => LessThan3.IN37
B[27] => LessThan4.IN37
B[27] => LessThan5.IN37
B[27] => xorr[27].IN1
B[27] => ou[27].IN1
B[27] => Equal0.IN36
B[27] => Add1.IN5
B[28] => e[28].IN1
B[28] => Add0.IN36
B[28] => LessThan0.IN36
B[28] => LessThan1.IN36
B[28] => LessThan2.IN36
B[28] => LessThan3.IN36
B[28] => LessThan4.IN36
B[28] => LessThan5.IN36
B[28] => xorr[28].IN1
B[28] => ou[28].IN1
B[28] => Equal0.IN35
B[28] => Add1.IN4
B[29] => e[29].IN1
B[29] => Add0.IN35
B[29] => LessThan0.IN35
B[29] => LessThan1.IN35
B[29] => LessThan2.IN35
B[29] => LessThan3.IN35
B[29] => LessThan4.IN35
B[29] => LessThan5.IN35
B[29] => xorr[29].IN1
B[29] => ou[29].IN1
B[29] => Equal0.IN34
B[29] => Add1.IN3
B[30] => e[30].IN1
B[30] => Add0.IN34
B[30] => LessThan0.IN34
B[30] => LessThan1.IN34
B[30] => LessThan2.IN34
B[30] => LessThan3.IN34
B[30] => LessThan4.IN34
B[30] => LessThan5.IN34
B[30] => xorr[30].IN1
B[30] => ou[30].IN1
B[30] => Equal0.IN33
B[30] => Add1.IN2
B[31] => e[31].IN1
B[31] => Add0.IN33
B[31] => LessThan0.IN33
B[31] => LessThan1.IN33
B[31] => LessThan2.IN33
B[31] => LessThan3.IN33
B[31] => LessThan4.IN33
B[31] => LessThan5.IN33
B[31] => xorr[31].IN1
B[31] => ou[31].IN1
B[31] => Equal0.IN32
B[31] => Add1.IN1
ALUout[0] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[16] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[17] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[18] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[19] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[20] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[21] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[22] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[23] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[24] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[25] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[26] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[27] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[28] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[29] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[30] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[31] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
Zero <= Equal17.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|hexdecoder:hex5
in[0] => Equal0.IN4
in[0] => Equal1.IN0
in[0] => Equal2.IN4
in[0] => Equal3.IN1
in[0] => Equal4.IN4
in[0] => Equal5.IN1
in[0] => Equal6.IN4
in[0] => Equal7.IN2
in[0] => Equal8.IN4
in[0] => Equal9.IN1
in[0] => Equal10.IN4
in[0] => Equal11.IN2
in[0] => Equal12.IN4
in[0] => Equal13.IN2
in[0] => Equal14.IN4
in[1] => Equal0.IN3
in[1] => Equal1.IN4
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN3
in[1] => Equal5.IN4
in[1] => Equal6.IN1
in[1] => Equal7.IN1
in[1] => Equal8.IN3
in[1] => Equal9.IN4
in[1] => Equal10.IN1
in[1] => Equal11.IN1
in[1] => Equal12.IN3
in[1] => Equal13.IN4
in[1] => Equal14.IN2
in[2] => Equal0.IN2
in[2] => Equal1.IN3
in[2] => Equal2.IN3
in[2] => Equal3.IN4
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[2] => Equal7.IN0
in[2] => Equal8.IN2
in[2] => Equal9.IN3
in[2] => Equal10.IN3
in[2] => Equal11.IN4
in[2] => Equal12.IN1
in[2] => Equal13.IN1
in[2] => Equal14.IN1
in[3] => Equal0.IN1
in[3] => Equal1.IN2
in[3] => Equal2.IN2
in[3] => Equal3.IN3
in[3] => Equal4.IN2
in[3] => Equal5.IN3
in[3] => Equal6.IN3
in[3] => Equal7.IN4
in[3] => Equal8.IN0
in[3] => Equal9.IN0
in[3] => Equal10.IN0
in[3] => Equal11.IN0
in[3] => Equal12.IN0
in[3] => Equal13.IN0
in[3] => Equal14.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|hexdecoder:hex4
in[0] => Equal0.IN4
in[0] => Equal1.IN0
in[0] => Equal2.IN4
in[0] => Equal3.IN1
in[0] => Equal4.IN4
in[0] => Equal5.IN1
in[0] => Equal6.IN4
in[0] => Equal7.IN2
in[0] => Equal8.IN4
in[0] => Equal9.IN1
in[0] => Equal10.IN4
in[0] => Equal11.IN2
in[0] => Equal12.IN4
in[0] => Equal13.IN2
in[0] => Equal14.IN4
in[1] => Equal0.IN3
in[1] => Equal1.IN4
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN3
in[1] => Equal5.IN4
in[1] => Equal6.IN1
in[1] => Equal7.IN1
in[1] => Equal8.IN3
in[1] => Equal9.IN4
in[1] => Equal10.IN1
in[1] => Equal11.IN1
in[1] => Equal12.IN3
in[1] => Equal13.IN4
in[1] => Equal14.IN2
in[2] => Equal0.IN2
in[2] => Equal1.IN3
in[2] => Equal2.IN3
in[2] => Equal3.IN4
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[2] => Equal7.IN0
in[2] => Equal8.IN2
in[2] => Equal9.IN3
in[2] => Equal10.IN3
in[2] => Equal11.IN4
in[2] => Equal12.IN1
in[2] => Equal13.IN1
in[2] => Equal14.IN1
in[3] => Equal0.IN1
in[3] => Equal1.IN2
in[3] => Equal2.IN2
in[3] => Equal3.IN3
in[3] => Equal4.IN2
in[3] => Equal5.IN3
in[3] => Equal6.IN3
in[3] => Equal7.IN4
in[3] => Equal8.IN0
in[3] => Equal9.IN0
in[3] => Equal10.IN0
in[3] => Equal11.IN0
in[3] => Equal12.IN0
in[3] => Equal13.IN0
in[3] => Equal14.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|hexdecoder:hex3
in[0] => Equal0.IN4
in[0] => Equal1.IN0
in[0] => Equal2.IN4
in[0] => Equal3.IN1
in[0] => Equal4.IN4
in[0] => Equal5.IN1
in[0] => Equal6.IN4
in[0] => Equal7.IN2
in[0] => Equal8.IN4
in[0] => Equal9.IN1
in[0] => Equal10.IN4
in[0] => Equal11.IN2
in[0] => Equal12.IN4
in[0] => Equal13.IN2
in[0] => Equal14.IN4
in[1] => Equal0.IN3
in[1] => Equal1.IN4
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN3
in[1] => Equal5.IN4
in[1] => Equal6.IN1
in[1] => Equal7.IN1
in[1] => Equal8.IN3
in[1] => Equal9.IN4
in[1] => Equal10.IN1
in[1] => Equal11.IN1
in[1] => Equal12.IN3
in[1] => Equal13.IN4
in[1] => Equal14.IN2
in[2] => Equal0.IN2
in[2] => Equal1.IN3
in[2] => Equal2.IN3
in[2] => Equal3.IN4
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[2] => Equal7.IN0
in[2] => Equal8.IN2
in[2] => Equal9.IN3
in[2] => Equal10.IN3
in[2] => Equal11.IN4
in[2] => Equal12.IN1
in[2] => Equal13.IN1
in[2] => Equal14.IN1
in[3] => Equal0.IN1
in[3] => Equal1.IN2
in[3] => Equal2.IN2
in[3] => Equal3.IN3
in[3] => Equal4.IN2
in[3] => Equal5.IN3
in[3] => Equal6.IN3
in[3] => Equal7.IN4
in[3] => Equal8.IN0
in[3] => Equal9.IN0
in[3] => Equal10.IN0
in[3] => Equal11.IN0
in[3] => Equal12.IN0
in[3] => Equal13.IN0
in[3] => Equal14.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|hexdecoder:hex2
in[0] => Equal0.IN4
in[0] => Equal1.IN0
in[0] => Equal2.IN4
in[0] => Equal3.IN1
in[0] => Equal4.IN4
in[0] => Equal5.IN1
in[0] => Equal6.IN4
in[0] => Equal7.IN2
in[0] => Equal8.IN4
in[0] => Equal9.IN1
in[0] => Equal10.IN4
in[0] => Equal11.IN2
in[0] => Equal12.IN4
in[0] => Equal13.IN2
in[0] => Equal14.IN4
in[1] => Equal0.IN3
in[1] => Equal1.IN4
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN3
in[1] => Equal5.IN4
in[1] => Equal6.IN1
in[1] => Equal7.IN1
in[1] => Equal8.IN3
in[1] => Equal9.IN4
in[1] => Equal10.IN1
in[1] => Equal11.IN1
in[1] => Equal12.IN3
in[1] => Equal13.IN4
in[1] => Equal14.IN2
in[2] => Equal0.IN2
in[2] => Equal1.IN3
in[2] => Equal2.IN3
in[2] => Equal3.IN4
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[2] => Equal7.IN0
in[2] => Equal8.IN2
in[2] => Equal9.IN3
in[2] => Equal10.IN3
in[2] => Equal11.IN4
in[2] => Equal12.IN1
in[2] => Equal13.IN1
in[2] => Equal14.IN1
in[3] => Equal0.IN1
in[3] => Equal1.IN2
in[3] => Equal2.IN2
in[3] => Equal3.IN3
in[3] => Equal4.IN2
in[3] => Equal5.IN3
in[3] => Equal6.IN3
in[3] => Equal7.IN4
in[3] => Equal8.IN0
in[3] => Equal9.IN0
in[3] => Equal10.IN0
in[3] => Equal11.IN0
in[3] => Equal12.IN0
in[3] => Equal13.IN0
in[3] => Equal14.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|hexdecoder:hex1
in[0] => Equal0.IN4
in[0] => Equal1.IN0
in[0] => Equal2.IN4
in[0] => Equal3.IN1
in[0] => Equal4.IN4
in[0] => Equal5.IN1
in[0] => Equal6.IN4
in[0] => Equal7.IN2
in[0] => Equal8.IN4
in[0] => Equal9.IN1
in[0] => Equal10.IN4
in[0] => Equal11.IN2
in[0] => Equal12.IN4
in[0] => Equal13.IN2
in[0] => Equal14.IN4
in[1] => Equal0.IN3
in[1] => Equal1.IN4
in[1] => Equal2.IN0
in[1] => Equal3.IN0
in[1] => Equal4.IN3
in[1] => Equal5.IN4
in[1] => Equal6.IN1
in[1] => Equal7.IN1
in[1] => Equal8.IN3
in[1] => Equal9.IN4
in[1] => Equal10.IN1
in[1] => Equal11.IN1
in[1] => Equal12.IN3
in[1] => Equal13.IN4
in[1] => Equal14.IN2
in[2] => Equal0.IN2
in[2] => Equal1.IN3
in[2] => Equal2.IN3
in[2] => Equal3.IN4
in[2] => Equal4.IN0
in[2] => Equal5.IN0
in[2] => Equal6.IN0
in[2] => Equal7.IN0
in[2] => Equal8.IN2
in[2] => Equal9.IN3
in[2] => Equal10.IN3
in[2] => Equal11.IN4
in[2] => Equal12.IN1
in[2] => Equal13.IN1
in[2] => Equal14.IN1
in[3] => Equal0.IN1
in[3] => Equal1.IN2
in[3] => Equal2.IN2
in[3] => Equal3.IN3
in[3] => Equal4.IN2
in[3] => Equal5.IN3
in[3] => Equal6.IN3
in[3] => Equal7.IN4
in[3] => Equal8.IN0
in[3] => Equal9.IN0
in[3] => Equal10.IN0
in[3] => Equal11.IN0
in[3] => Equal12.IN0
in[3] => Equal13.IN0
in[3] => Equal14.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_CV_golden_top|clockgenerator:clkg
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => counter[30].CLK
clk => counter[31].CLK
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
SW[0] => Equal0.IN31
SW[0] => Equal1.IN0
SW[0] => Equal2.IN31
SW[0] => Equal3.IN1
SW[1] => Equal0.IN30
SW[1] => Equal1.IN31
SW[1] => Equal2.IN0
SW[1] => Equal3.IN0
outclk <= outclk$latch.DB_MAX_OUTPUT_PORT_TYPE


