
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 645752                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380760                       # Number of bytes of host memory used
host_op_rate                                   732608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7672.57                       # Real time elapsed on the host
host_tick_rate                              528125428                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4954575527                       # Number of instructions simulated
sim_ops                                    5620981443                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.052078                       # Number of seconds simulated
sim_ticks                                4052077728785                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7191195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14382385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 574226987                       # Number of branches fetched
system.switch_cpus.committedInsts          2954575526                       # Number of instructions committed
system.switch_cpus.committedOps            3349887023                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9717212777                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9717212777                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1007305545                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    939757200                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    475244175                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            38468756                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2983626758                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2983626758                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4334099314                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2435580791                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           636199564                       # Number of load instructions
system.switch_cpus.num_mem_refs            1153827182                       # number of memory refs
system.switch_cpus.num_store_insts          517627618                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     125950146                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            125950146                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     83849475                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     42100671                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2079221968     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult        116837930      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        636199564     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       517627618     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3349887080                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7231496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6329751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14462992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6329751                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7191019                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2774496                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4416699                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7191019                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10918710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10654865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21573575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21573575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    644608512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    630999296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1275607808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1275607808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7191190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7191190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7191190                       # Request fanout histogram
system.membus.reqLayer0.occupancy         21980990442                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         21567533719                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        67794910241                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7231325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5549005                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11255810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             171                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7231325                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21694488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21694488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1280768640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1280768640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9573319                       # Total snoops (count)
system.tol2bus.snoopTraffic                 355135488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16804815                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.376663                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10475064     62.33%     62.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6329751     37.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16804815                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10658948676                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15077669160                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    465864704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         465864704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    178743808                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      178743808                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3639568                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3639568                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1396436                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1396436                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    114969340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            114969340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44111643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44111643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44111643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    114969340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           159080984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2792872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7279136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000208912804                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       153975                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       153975                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           13343122                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2640742                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3639568                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1396436                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7279136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2792872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           930882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1224274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           732974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           263974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           432452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           637634                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           454382                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           263858                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           337148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           329940                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          168574                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          161248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          124602                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          256532                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          286166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          674496                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           469120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           469089                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           476432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            43980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           190528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           469000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           234560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           44208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          395820                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.50                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                129531067174                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               36395680000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           266014867174                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17794.84                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36544.84                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4846187                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2491872                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.58                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.22                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7279136                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2792872                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3639568                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3639568                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                153947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                153947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                153976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                153976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                153976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                153976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                162952                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                162952                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                153975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1703                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                  1702                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2733927                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   235.780587                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   183.728400                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   220.679206                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        12720      0.47%      0.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1868135     68.33%     68.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       394830     14.44%     83.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       132583      4.85%     88.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        90815      3.32%     91.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        57254      2.09%     93.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        50089      1.83%     95.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        19414      0.71%     96.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       108087      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2733927                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       153975                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.274674                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.829679                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.939708                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27           57      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         7244      4.70%      4.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        11081      7.20%     11.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        33032     21.45%     33.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        18180     11.81%     45.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        11144      7.24%     52.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        25405     16.50%     68.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        11081      7.20%     76.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         4007      2.60%     78.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         7379      4.79%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67        10878      7.06%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71        10735      6.97%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         3751      2.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       153975                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       153975                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.138341                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.131618                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.508965                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              29      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          143266     93.04%     93.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     93.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           10679      6.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       153975                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             465864704                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              178742464                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              465864704                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           178743808                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      114.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   114.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.24                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4052073952074                       # Total gap between requests
system.mem_ctrls0.avgGap                    804620.88                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    465864704                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    178742464                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 114969340.467140480876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44111311.767357245088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7279136                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2792872                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 266014867174                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 92879048392897                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36544.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33255748.35                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6915139980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3675484065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16698360840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2297541240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    907161464370                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    792069414240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2048684665695                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       505.588689                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2050397639239                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1866372449546                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         12605105940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6699768900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        35274670200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12281140980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1500221553090                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    292652058240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2179601558310                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       537.897273                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 746398503836                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3170371584949                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    454607616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         454607616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    176391680                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      176391680                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3551622                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3551622                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1378060                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1378060                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    112191238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            112191238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      43531169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            43531169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      43531169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    112191238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           155722407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2756120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   7103244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000186552430                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       152114                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       152114                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13053168                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2609423                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3551622                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1378060                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7103244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2756120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           909002                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1165862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           681680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           197896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           549732                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           615638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           425062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           161248                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           205226                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           234666                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          175906                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          337158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          256528                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          278516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          256736                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          652388                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           469120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           469197                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           469106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            36650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           197856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           469010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           227226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           21990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          395820                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                123387112564                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               35516220000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           256572937564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17370.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36120.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4817740                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2451834                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.82                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.96                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7103244                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2756120                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3551622                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3551622                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                151209                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                151209                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                152115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                161080                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                162013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                153048                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                152141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                152141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                152114                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                152114                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2589758                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   243.651022                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   188.701777                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   226.927843                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        10744      0.41%      0.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1715725     66.25%     66.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       393876     15.21%     81.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       156457      6.04%     87.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        69124      2.67%     90.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        51903      2.00%     92.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        61786      2.39%     94.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        23833      0.92%     95.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       106310      4.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2589758                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       152114                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     46.696609                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.594148                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.066400                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          931      0.61%      0.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1828      1.20%      1.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4623      3.04%      4.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         9986      6.56%     11.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        14826      9.75%     21.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        26440     17.38%     38.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        19318     12.70%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        28303     18.61%     69.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        17388     11.43%     81.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        10178      6.69%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         6450      4.24%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         8124      5.34%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          981      0.64%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         2737      1.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       152114                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       152114                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.118576                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.111451                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.520322                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             906      0.60%      0.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          141283     92.88%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            9924      6.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       152114                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             454607616                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              176389696                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              454607616                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           176391680                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      112.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       43.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   112.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    43.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4052073952491                       # Total gap between requests
system.mem_ctrls1.avgGap                    821974.71                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    454607616                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    176389696                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 112191237.786623686552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 43530679.272751703858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7103244                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2756120                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 256572937564                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 92455248949287                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36120.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33545436.68                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6860940240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3646676220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        17115465360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2181563280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    962847992280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    745175496000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2057695394340                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       507.812419                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1928025506506                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1988744582279                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         11629939020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6181455390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        33601696800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12205221300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1467775747470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    319975477440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2171236798380                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.832959                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 818044270208                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3098725818577                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        40306                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40306                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        40306                       # number of overall hits
system.l2.overall_hits::total                   40306                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      7191190                       # number of demand (read+write) misses
system.l2.demand_misses::total                7191190                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      7191190                       # number of overall misses
system.l2.overall_misses::total               7191190                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 627630249504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     627630249504                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 627630249504                       # number of overall miss cycles
system.l2.overall_miss_latency::total    627630249504                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7231496                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7231496                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7231496                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7231496                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.994426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.994426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 87277.661904                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87277.661904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87277.661904                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87277.661904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2774496                       # number of writebacks
system.l2.writebacks::total                   2774496                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      7191190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7191190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7191190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7191190                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 566145557611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 566145557611                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 566145557611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 566145557611                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.994426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.994426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78727.659485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78727.659485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78727.659485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78727.659485                       # average overall mshr miss latency
system.l2.replacements                        9573319                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2774509                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2774509                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2774509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2774509                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3947627                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3947627                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 171                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     14281833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14281833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83519.491228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83519.491228                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     12821612                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12821612                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74980.187135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74980.187135                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        40306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      7191019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7191019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 627615967671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 627615967671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7231325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7231325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.994426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87277.751272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87277.751272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7191019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7191019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 566132735999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 566132735999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.994426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78727.748598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78727.748598                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    10515666                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9573575                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098405                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.160593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   196.836868                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.231096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.768894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 240981191                       # Number of tag accesses
system.l2.tags.data_accesses                240981191                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947922271215                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4052077728785                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2954575584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4956675235                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099651                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2954575584                       # number of overall hits
system.cpu.icache.overall_hits::total      4956675235                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2954575584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4956676061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2954575584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4956676061                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          202                       # number of writebacks
system.cpu.icache.writebacks::total               202                       # number of writebacks
system.cpu.icache.replacements                    202                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2954575584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4956675235                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2954575584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4956676061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4956676061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6000818.475787                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      193310367205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     193310367205                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    711974838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1083419712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1795394550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    711974838                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1083419712                       # number of overall hits
system.cpu.dcache.overall_hits::total      1795394550                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8011628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7231382                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15243010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8011628                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7231382                       # number of overall misses
system.cpu.dcache.overall_misses::total      15243010                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 643114399839                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 643114399839                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 643114399839                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 643114399839                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    719986466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1090651094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1810637560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    719986466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1090651094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1810637560                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008419                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88933.816501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42190.774646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88933.816501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42190.774646                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8297287                       # number of writebacks
system.cpu.dcache.writebacks::total           8297287                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7231382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7231382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7231382                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7231382                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 637083427251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 637083427251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 637083427251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 637083427251                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003994                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88099.816501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88099.816501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88099.816501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88099.816501                       # average overall mshr miss latency
system.cpu.dcache.replacements               15244463                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    382359133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    599566448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       981925581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4035533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7231211                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11266744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 643099761471                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 643099761471                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    386394666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    606797659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    993192325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88933.895232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57079.468698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7231211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7231211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 637068931497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 637068931497                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88099.895232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88099.895232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329615705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    483853264                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      813468969                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3976095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3976266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     14638368                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14638368                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333591800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    483853435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    817445235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85604.491228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     3.681436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     14495754                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14495754                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84770.491228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84770.491228                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19386181                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     33774068                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53160249                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1595                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          114                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1709                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      9217368                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      9217368                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19387776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     33774182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53161958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000082                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000032                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80854.105263                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5393.427736                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      9122292                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      9122292                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80020.105263                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80020.105263                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19387775                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     33774183                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53161958                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19387775                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     33774183                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53161958                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1916961476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15244719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.745937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    91.487462                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   164.512257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.357373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.642626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       61358011951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      61358011951                       # Number of data accesses

---------- End Simulation Statistics   ----------
