set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {HW7_8.vo HW7_8_v.sdo}}
	{{"Fast Model"} {HW7_8_fast.vo HW7_8_v_fast.sdo}}
}
