# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do PovDisplay_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/sgspe/Desktop/HDL\ files {C:/Users/sgspe/Desktop/HDL files/povDisplay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:35 on Feb 25,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sgspe/Desktop/HDL files" C:/Users/sgspe/Desktop/HDL files/povDisplay.sv 
# -- Compiling module povDisplay
# 
# Top level modules:
# 	povDisplay
# End time: 14:11:35 on Feb 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sgspe/Desktop/HDL\ files {C:/Users/sgspe/Desktop/HDL files/UART-RX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:35 on Feb 25,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sgspe/Desktop/HDL files" C:/Users/sgspe/Desktop/HDL files/UART-RX.sv 
# -- Compiling module UART_RX
# 
# Top level modules:
# 	UART_RX
# End time: 14:11:35 on Feb 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sgspe/Desktop/HDL\ files {C:/Users/sgspe/Desktop/HDL files/memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:35 on Feb 25,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sgspe/Desktop/HDL files" C:/Users/sgspe/Desktop/HDL files/memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 14:11:35 on Feb 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/sgspe/Desktop/HDL\ files/output_files {C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:35 on Feb 25,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sgspe/Desktop/HDL files/output_files" C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 14:11:35 on Feb 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Uart_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Uart_tb 
# Start time: 14:11:35 on Feb 25,2017
# ** Error: (vsim-3170) Could not find 'Uart_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/16.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/sgspe/Desktop/HDL files/output_files/rtl_work
#             C:/Users/sgspe/Desktop/HDL files/output_files/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./PovDisplay_run_msim_rtl_verilog.do PAUSED at line 14
vsim work.uart_tb
# vsim work.uart_tb 
# Start time: 14:11:35 on Feb 25,2017
# Loading sv_std.std
# Loading work.uart_tb
# ** Error: (vsim-3037) C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv(18): Missing instance name in instantiation of 'UART_RX'.
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb File: C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./PovDisplay_run_msim_rtl_verilog.do PAUSED at line 14
vsim work.uart_tb
# vsim work.uart_tb 
# Start time: 14:11:35 on Feb 25,2017
# Loading sv_std.std
# Loading work.uart_tb
# ** Error: (vsim-3037) C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv(18): Missing instance name in instantiation of 'UART_RX'.
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb File: C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./PovDisplay_run_msim_rtl_verilog.do PAUSED at line 14
vsim work.uart_tb
# vsim work.uart_tb 
# Start time: 14:11:35 on Feb 25,2017
# Loading sv_std.std
# Loading work.uart_tb
# ** Error: (vsim-3037) C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv(18): Missing instance name in instantiation of 'UART_RX'.
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb File: C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./PovDisplay_run_msim_rtl_verilog.do PAUSED at line 14
vlog -sv -work work {+incdir+C:/Users/sgspe/Desktop/HDL files/output_files} {C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:34 on Feb 25,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sgspe/Desktop/HDL files/output_files" C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 14:13:34 on Feb 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uart_tb
# vsim work.uart_tb 
# Start time: 14:11:35 on Feb 25,2017
# Loading sv_std.std
# Loading work.uart_tb
# ** Error: (vsim-3037) C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv(18): Missing instance name in instantiation of 'UART_RX'.
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb File: C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./PovDisplay_run_msim_rtl_verilog.do PAUSED at line 14
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# No ports found in uart_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# No ports found in uart_tb
vlog -sv -work work {+incdir+C:/Users/sgspe/Desktop/HDL files/output_files} {C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:52 on Feb 25,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sgspe/Desktop/HDL files/output_files" C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 14:14:52 on Feb 25,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.uart_tb
# vsim work.uart_tb 
# Start time: 14:11:35 on Feb 25,2017
# Loading sv_std.std
# Loading work.uart_tb
# ** Error: (vsim-3037) C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv(18): Missing instance name in instantiation of 'UART_RX'.
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb File: C:/Users/sgspe/Desktop/HDL files/output_files/uart_tb.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./PovDisplay_run_msim_rtl_verilog.do PAUSED at line 14
# End time: 15:11:43 on Feb 25,2017, Elapsed time: 1:00:08
# Errors: 6, Warnings: 0
