strict digraph "" {
	node [label="\N"];
	"183:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbceaa4c390>",
		fillcolor=springgreen,
		label="183:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"185:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbceaa4c410>",
		fillcolor=springgreen,
		label="185:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"183:IF" -> "185:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=183];
	"184:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa4c750>",
		fillcolor=firebrick,
		label="184:NS
reg5 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa4c750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"183:IF" -> "184:NS"	 [cond="['RST']",
		label=RST,
		lineno=183];
	"182:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbceaa4c8d0>",
		fillcolor=turquoise,
		label="182:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"182:BL" -> "183:IF"	 [cond="[]",
		lineno=None];
	"186:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa4c490>",
		fillcolor=firebrick,
		label="186:NS
reg5 <= reg4;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa4c490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_181:AL"	 [def_var="['reg5']",
		label="Leaf_181:AL"];
	"186:NS" -> "Leaf_181:AL"	 [cond="[]",
		lineno=None];
	"185:IF" -> "186:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=185];
	"184:NS" -> "Leaf_181:AL"	 [cond="[]",
		lineno=None];
	"181:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbceaa4c950>",
		clk_sens=True,
		fillcolor=gold,
		label="181:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'reg4', 'EN', 'PUSH_POPn', 'push_ok']"];
	"181:AL" -> "182:BL"	 [cond="[]",
		lineno=None];
}
