Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 15 13:18:34 2019
| Host         : vr-2 running 64-bit major release  (build 9200)
| Command      : report_drc -file xilinx_pcie_2_1_ep_7x_drc_opted.rpt -pb xilinx_pcie_2_1_ep_7x_drc_opted.pb -rpx xilinx_pcie_2_1_ep_7x_drc_opted.rpx
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7k410tffg900-2
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| CFGBVS-11 | Warning  | CONFIG_VOLTAGE with HR Config Banks                 | 1          |
| FLBA-1    | Warning  | Area group tile alignment                           | 2          |
| FLBO-1    | Warning  | Pblock overlap                                      | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CFGBVS-11#1 Warning
CONFIG_VOLTAGE with HR Config Banks  
Unable to determine configuration voltage for configuration Bank 14. When multi-function configuration banks are being used for configuration Vivado must be able to determine the configuration voltage to be used. Using PERSIST or EMCCLK implies that a multi-function configuration bank is being used. If this is not the case, please do not use these settings. Otherwise, if the bank is being used for configuration, please use set_property CONFIG_VOLTAGE [current_design] to indicate the voltage to be used.
Related violations: <none>

FLBA-1#1 Warning
Area group tile alignment  - PBlock:sys_clk_n_IBUF_inst_pblock_boot
sys_clk_n_IBUF_inst_pblock_boot area group IPAD_X1Y11:IPAD_X1Y11 doesn't align with tile
Related violations: <none>

FLBA-1#2 Warning
Area group tile alignment  - PBlock:sys_clk_p_IBUF_inst_pblock_boot
sys_clk_p_IBUF_inst_pblock_boot area group IPAD_X1Y10:IPAD_X1Y10 doesn't align with tile
Related violations: <none>

FLBO-1#1 Warning
Pblock overlap  - PBlock:pcie_7x_0_main_pblock_boot
pcie_7x_0_main_pblock_boot overlaps with refclk_ibuf_pblock_boot, sys_clk_p_IBUF_inst_pblock_boot, sys_clk_n_IBUF_inst_pblock_boot :  0.22%  0.22%  0.22% .
Related violations: <none>


