--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml topLevel.twx topLevel.ncd -o topLevel.twr topLevel.pcf -ucf
topLevel.ucf

Design file:              topLevel.ncd
Physical constraint file: topLevel.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
enable      |    0.298(R)|      SLOW  |    2.653(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
test<0>     |        21.535(R)|      SLOW  |         7.053(R)|      FAST  |clk_BUFGP         |   0.000|
test<1>     |        21.802(R)|      SLOW  |         7.101(R)|      FAST  |clk_BUFGP         |   0.000|
test<2>     |        21.222(R)|      SLOW  |         6.759(R)|      FAST  |clk_BUFGP         |   0.000|
test<3>     |        21.274(R)|      SLOW  |         6.451(R)|      FAST  |clk_BUFGP         |   0.000|
test<4>     |        21.688(R)|      SLOW  |         7.285(R)|      FAST  |clk_BUFGP         |   0.000|
test<5>     |        21.890(R)|      SLOW  |         7.149(R)|      FAST  |clk_BUFGP         |   0.000|
test<6>     |        21.594(R)|      SLOW  |         6.680(R)|      FAST  |clk_BUFGP         |   0.000|
test<7>     |        21.494(R)|      SLOW  |         7.192(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.074|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn1           |test<0>        |   11.803|
btn1           |test<1>        |   11.876|
btn1           |test<2>        |   11.186|
btn1           |test<3>        |   10.597|
btn1           |test<4>        |   11.806|
btn1           |test<5>        |   11.418|
btn1           |test<6>        |   12.143|
btn1           |test<7>        |   11.767|
btn2           |test<0>        |   12.913|
btn2           |test<1>        |   12.385|
btn2           |test<2>        |   11.885|
btn2           |test<3>        |   11.595|
btn2           |test<4>        |   12.908|
btn2           |test<5>        |   12.437|
btn2           |test<6>        |   12.439|
btn2           |test<7>        |   13.342|
btn3           |test<0>        |   12.629|
btn3           |test<1>        |   12.403|
btn3           |test<2>        |   11.698|
btn3           |test<3>        |   11.553|
btn3           |test<4>        |   12.315|
btn3           |test<5>        |   12.174|
btn3           |test<6>        |   12.880|
btn3           |test<7>        |   12.752|
---------------+---------------+---------+


Analysis completed Sun Jan 25 12:55:21 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



