// Seed: 1719073905
module module_0 (
    id_1
);
  output wire id_1;
  uwire id_2 = 1;
  assign module_2.type_15 = 0;
  wire id_3, id_4, id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 (id_3);
  always begin : LABEL_0
    id_1[1 : 1] <= 1;
  end
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3
    , id_7,
    input supply1 id_4,
    output supply0 id_5
);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (id_10);
  wand id_11 = id_0;
  id_12(
      1
  );
endmodule
