;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	MOV -7, <-20
	SUB @127, 506
	SUB @-127, 100
	MOV @127, 106
	SUB @121, 106
	SUB @121, 106
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SPL 0, #2
	MOV -1, <-20
	SUB 12, @74
	SUB @121, 106
	SUB -207, <-120
	SUB -207, <-120
	CMP @127, 106
	DJN -1, @-20
	JMZ @12, #200
	JMZ @12, #200
	SPL 0, <402
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMN -6, @-20
	SPL 0, <402
	JMZ 30, 9
	CMP @-127, 100
	CMP @-127, 100
	ADD 0, -101
	ADD 30, 9
	SPL 0, <402
	SUB 12, @74
	MOV -7, <-20
	CMP -901, <-20
	SUB -700, -600
	JMN @92, #370
	SPL 0, <402
	SPL 0, <402
	JMN -1, @-20
	SPL -7, @-20
	MOV -7, <-20
	SPL -7, @-20
	JMZ -1, @-20
	SPL 0, <402
	SUB 12, @74
	MOV -7, <-20
