// Seed: 2669330651
`timescale 1 ps / 1ps
module module_0 (
    input logic id_1,
    output id_2,
    input id_3,
    output id_4
);
  assign id_3 = 1'b0;
endmodule
