STATE_DATA_ERROR	,	V_357
parent	,	V_398
MMC_GO_INACTIVE_STATE	,	V_54
"mshc"	,	L_43
ios	,	V_278
inode	,	V_23
SDIO_CCCR_ABORT	,	V_56
"DW MMC controller at irq %d,%d bit host data width,%u deep fifo\n"	,	L_82
SDMMC_SET_RD_THLD	,	F_72
irq_flags	,	V_456
"dw-mci"	,	L_81
dev	,	V_98
"card is present\n"	,	L_36
time_before	,	F_78
clk_en_a_old	,	V_324
"num-slots property not found, assuming 1 slot is available\n"	,	L_59
of_property_count_strings	,	F_179
SDMMC_INT_RESP_ERR	,	V_340
dw_mci_ctrl_reset	,	F_47
dw_mci_edmac_ops	,	V_430
DMA_FROM_DEVICE	,	V_108
ARRAY_SIZE	,	F_69
current_speed	,	V_253
unlikely	,	F_128
MMC_CAP2_NO_WRITE_PROTECT	,	V_402
"DATA %u / %u * %u flg %x err %d\n"	,	L_2
for_each_sg	,	F_64
dw_mci_handle_cd	,	F_149
DW_MCI_QUIRK_IDMAC_DTO	,	V_388
"failed to enable biu clock\n"	,	L_70
max_blk_count	,	V_421
MMC_TIMING_MMC_HS400	,	V_224
EIO	,	V_341
"%s: Unable to initialize DMA Controller.\n"	,	L_51
SG_MITER_FROM_SG	,	V_244
dw_mci_push_data64	,	F_137
stop	,	V_11
MINTSTS	,	V_379
dw_mci_dma_slave	,	V_200
of_node	,	V_400
HCON	,	V_424
dw_mci_pull_data16	,	F_131
dst_maxburst	,	V_190
MMC_CMD_AC	,	V_89
dma_sync_sg_for_cpu	,	F_37
SDMMC_INT_VOLT_SWITCH	,	V_390
mmc_signal_sdio_irq	,	F_153
uhs	,	V_301
src_addr_width	,	V_188
"CMD%u(0x%x) flg %x rsp %x %x %x %x err %d\n"	,	L_1
SDMMC_CMD_DAT_EXP	,	V_75
test_bit	,	F_82
dma_set_mask	,	F_175
sg_miter	,	V_245
mmc_card	,	V_320
mmc_regulator_get_supply	,	F_163
wmb	,	F_27
of_property_read_u32	,	F_187
S_IRUSR	,	V_39
SDMMC_CMD_RESP_LONG	,	V_72
MMC_TIMING_UHS_DDR50	,	V_287
EBUSY	,	V_195
SDMMC_GET_FCNT	,	F_144
aligned_buf	,	V_367
"Slot quirk 'disable-wp' is deprecated\n"	,	L_41
clear_bit	,	F_106
"Bus speed (slot %d) = %dHz (slot req %dHz, actual %dHZ div = %d)\n"	,	L_25
DW_MCI_QUIRK_BROKEN_DTO	,	V_358
ch	,	V_169
cfg	,	V_171
pr_info	,	F_208
dw_mci_pull_data32	,	F_135
i	,	V_127
irq	,	V_385
CMDARG	,	V_99
dw_mci_enable_cd	,	F_188
dw_mci_edmac_init	,	F_57
cmd_flags	,	V_93
p	,	V_148
"Synopsys Designware Multimedia Card Interface Driver\n"	,	L_88
"req"	,	L_10
s	,	V_2
dst_addr_width	,	V_186
dw_mci_get_dma_dir	,	F_31
dw_mci_start_request	,	F_86
v	,	V_3
jiffies	,	V_95
dw_mci_dmac_complete_dma	,	F_36
is_first_req	,	V_208
RINTSTS	,	V_248
of_property_read_bool	,	F_159
DMA_INTERFACE_DWDMA	,	V_426
"INTMASK:\t0x%08x\n"	,	L_7
dw_mci_regs_fops	,	V_40
"DMA initialization not found.\n"	,	L_52
dw_mci_req_fops	,	V_42
dw_mci_cleanup_slot	,	F_170
no_dma	,	V_428
SDMMC_CMD_RESP_EXP	,	V_70
DATA_OFFSET	,	V_454
mci_writel	,	F_18
"ciu clock not available\n"	,	L_72
dev_dbg	,	F_100
opcode	,	V_16
SDMMC_CMD	,	V_28
debugfs_create_x32	,	F_12
"start command: ARGR=0x%08x CMDR=0x%08x\n"	,	L_16
"failed to enable vqmmc\n"	,	L_29
DW_MCI_DATA_ERROR_FLAGS	,	V_343
"%s: could not alloc DMA memory\n"	,	L_46
"disable-wp"	,	L_40
int_mask	,	V_328
dst_addr	,	V_182
CDETECT	,	V_319
sgl	,	V_174
tx_wmark	,	V_214
SDMMC_INT_CD	,	V_393
vqmmc	,	V_297
dw_mci_prep_stop_abort	,	F_20
ret	,	V_181
DW_MMC_240A	,	V_221
dir_status	,	V_240
dw_mci_tasklet_func	,	F_118
dmaengine_prep_slave_sg	,	F_53
mmc_add_host	,	F_167
MMC_PM_KEEP_POWER	,	V_461
part_buf32	,	V_369
"num-slots"	,	L_58
"completed_events"	,	L_13
dw_mci_idmac_start_dma	,	F_46
__dw_mci_start_request	,	F_83
STATE_DATA_BUSY	,	V_359
SDMMC_CLKENA	,	V_31
fifo_offset	,	V_178
MMC_TIMING_MMC_HS200	,	V_223
force_clkinit	,	V_250
DW_MCI_QUIRK_BROKEN_CARD_DETECTION	,	V_316
dw_mci_get_ro	,	F_101
dw_mci_command_complete	,	F_113
spin_unlock_irqrestore	,	F_75
"Platform data must supply num_slots.\n"	,	L_67
"failed to initialize debugfs for slot\n"	,	L_14
IDMAC_DES0_DIC	,	V_139
dma_async_tx_descriptor	,	V_172
SDMMC_STATUS_BUSY	,	V_97
sg_mapping_iter	,	V_372
sg_dma_address	,	F_42
MMC_CAP_NONREMOVABLE	,	V_318
MMC_SEND_STATUS	,	V_58
INTMASK	,	V_234
STATE_WAITING_CMD11_DONE	,	V_252
private	,	V_6
SDMMC_CTRL_ALL_RESET_FLAGS	,	V_298
bytes_xfered	,	V_20
dev_vdbg	,	F_26
dw_mci_translate_sglist	,	F_40
idmac_desc_64addr	,	V_129
"Failed to get external DMA channel.\n"	,	L_21
dw_mci_pull_data64	,	F_139
mci_fifo_readl	,	F_136
tasklet_init	,	F_200
idmac_desc	,	V_145
dw_mci_idmac_init	,	F_48
timeout	,	V_94
MMC_WRITE_BLOCK	,	V_84
ENOMEDIUM	,	V_276
caps2	,	V_401
SDMMC_CMD_STOP	,	V_57
EVENT_DATA_ERROR	,	V_356
mci_fifo_readq	,	F_140
signal_voltage	,	V_305
root	,	V_36
enb	,	V_327
"supports-highspeed"	,	L_64
fifo_reg	,	V_179
mci_fifo_readw	,	F_132
SDMMC_INT_RCRC	,	V_338
SDMMC_CTRL_DMA_RESET	,	V_118
SDMMC_CTYPE_4BIT	,	V_281
BYTCNT	,	V_265
sdio_id0	,	V_405
set_ios	,	V_288
mmc_of_parse	,	F_166
mmc_data	,	V_12
blocks	,	V_21
length	,	V_134
spin_unlock	,	F_120
spin_unlock_bh	,	F_4
max_segs	,	V_417
DMA_BIT_MASK	,	F_176
err_dmaunmap	,	V_457
part_buf16	,	V_366
SDMMC_CTRL_INT_ENABLE	,	V_459
MMC_STOP_TRANSMISSION	,	V_52
__clk_old	,	V_255
SDMMC_UHS_18V	,	V_303
CDTHRCTL	,	V_227
MMC_GO_IDLE_STATE	,	V_53
"remove slot %d\n"	,	L_87
"3.3"	,	L_32
MMC_CAP_SDIO_IRQ	,	V_322
DW_MCI_FREQ_MIN	,	V_408
dw_mci_init_slot	,	F_160
ENOMEM	,	V_202
dw_mci_submit_data	,	F_76
"Unable to set bus rate to %uHz\n"	,	L_74
"slot %d init failed\n"	,	L_83
mem_addr	,	V_135
dms	,	V_168
ciu_out	,	V_438
"%s: failed to start DMA.\n"	,	L_23
setup_timer	,	F_194
gpio_ro	,	V_308
drto_ms	,	V_348
read_only	,	V_307
lock	,	V_15
dw_mci_slot_of_parse	,	F_158
id	,	V_67
CMD	,	V_100
v18	,	V_302
to_platform_device	,	F_165
dma_request_slave_channel	,	F_59
"1.8"	,	L_31
init	,	V_431
dw_mci_init_debugfs	,	F_9
dw_mci_set_part_bytes	,	F_121
"Voltage change didn't complete\n"	,	L_27
MMC_POWER_OFF	,	V_299
regulator_disable	,	F_96
dw_mci_parse_dt	,	F_184
fifo_width	,	V_209
prepare_hs400_tuning	,	V_331
IDINTEN64	,	V_159
IRQ_HANDLED	,	V_394
SDMMC_CMD_START	,	V_101
"state"	,	L_11
SDMMC_IDMAC_INT_NI	,	V_160
SDMMC_INT_SDIO	,	F_109
mmc_ios	,	V_277
"CTRL:\t0x%08x\n"	,	L_6
SDMMC_INT_CMD_DONE	,	V_392
cmd	,	V_10
pending_events	,	V_45
fifo_depth	,	V_217
mmc_dev	,	F_38
SDMMC_CMD_RESP_CRC	,	V_74
status	,	V_300
MMC_TYPE_SDIO	,	V_325
"card-detect-delay"	,	L_62
ring_size	,	V_149
dma_64bit_address	,	V_128
SDMMC_IDMAC_INT_RI	,	V_161
desc_first	,	V_130
MMC_DATA_READ	,	V_123
list_add_tail	,	F_89
verid	,	V_220
file	,	V_24
dw_mci_request_end	,	F_112
EVENT_XFER_COMPLETE	,	V_106
IS_ERR_VALUE	,	F_103
dw_mci_ctrl_rd_thld	,	F_71
u16	,	T_2
mci_fifo_writeq	,	F_138
err	,	V_41
mci_fifo_writew	,	F_129
cnt	,	V_362
max_seg_size	,	V_419
mci_fifo_writel	,	F_134
"supports-highspeed property is deprecated.\n"	,	L_65
EVENT_CMD_COMPLETE	,	V_269
SDMMC_GET_HDATA_WIDTH	,	F_197
SDMMC_GET_TRANS_MODE	,	F_173
use_dma	,	V_121
DMA_DEV_TO_MEM	,	V_194
disable	,	V_226
dw_mci_state	,	V_351
SDMMC_INT_DRTO	,	V_344
complete	,	V_395
ocr_avail	,	V_413
"Busy; trying anyway\n"	,	L_15
blksz_depth	,	V_211
DW_MCI_ERROR_FLAGS	,	V_458
PWREN	,	V_294
SDMMC_IDMAC_INT_TI	,	V_162
dw_mci_pull_data	,	F_141
IDMAC_INT_CLR	,	V_158
dma_sync_sg_for_device	,	F_55
SDMMC_IDMAC_SWRESET	,	V_114
detect_delay_ms	,	V_384
STATUS	,	V_96
dw_mci_edmac_exit	,	F_61
of_quirks	,	V_440
u32	,	V_43
host	,	V_14
SD_IO_RW_EXTENDED	,	V_90
"dmas"	,	L_49
mmc_command	,	V_9
init_slots	,	V_447
tasklet_schedule	,	F_39
vqmmc_enabled	,	V_296
dw_mci_regs_open	,	F_8
dto_timer	,	V_349
completed_events	,	V_46
IDINTEN	,	V_166
phy_regs	,	V_184
mod_timer	,	F_85
dw_mci_remove	,	F_204
SDMMC_SET_FIFOTH	,	F_70
pm_flags	,	V_460
SDMMC_CLKEN_LOW_PWR	,	V_66
cleanup	,	V_105
spin_lock_irqsave	,	F_74
stop_cmdr	,	V_102
DMA_PREP_INTERRUPT	,	V_196
MMC_TIMING_MMC_DDR52	,	V_286
DW_MMC_CARD_PRESENT	,	V_275
present	,	V_310
DBADDRU	,	V_164
mmc_request_done	,	F_91
init_cnt	,	V_364
SDMMC_STATUS_DMA_REQ	,	V_437
consumed	,	V_378
num_slots	,	V_381
devm_kzalloc	,	F_185
SDMMC_INT_RTO	,	V_336
np	,	V_399
ENXIO	,	V_203
DBADDRL	,	V_163
dw_mci_interrupt	,	F_151
"IDMAC supports 64-bit address mode.\n"	,	L_44
"CMD:\t0x%08x\n"	,	L_5
tx_wmark_invers	,	V_215
MMC_RSP_SPI_R5	,	V_91
slot	,	V_5
"%s: fifo/dma reset bits didn't clear but ciu was reset, doing clock update\n"	,	L_56
debugfs_create_u32	,	F_11
MMC_DATA_STREAM	,	V_76
SDMMC_CMD_PRV_DAT_WAIT	,	V_59
quirk	,	V_441
piter	,	V_376
SDMMC_INT_DCRC	,	V_345
SDMMC_CMD_UPD_CLK	,	V_68
mci_send_cmd	,	F_19
SDMMC_CMD_VOLT_SWITCH	,	V_62
dw_mci_reset	,	F_116
cur_slot	,	V_124
STATE_SENDING_CMD	,	V_63
dto	,	V_371
direction	,	V_192
MMC_SEND_TUNING_BLOCK_HS200	,	V_87
"fifo-depth"	,	L_60
dw_mci_data_complete	,	F_115
set_bit	,	F_30
dw_mci_edmac_stop_dma	,	F_49
"pending_events"	,	L_12
DW_MCI_QUIRK_RETRY_DELAY	,	V_342
"clock-frequency"	,	L_63
mmc_request	,	V_7
dev_warn	,	F_88
sg_dma_len	,	F_41
mmc_priv	,	F_15
DW_MCI_FREQ_MAX	,	V_410
SDMMC_RINTSTS	,	V_27
dev_id	,	V_386
MMC_WRITE_MULTIPLE_BLOCK	,	V_85
u64	,	T_1
dw_mci_resume	,	F_206
SDMMC_CMD_DAT_WR	,	V_79
MMC_POWER_UP	,	V_290
callback	,	V_198
"biu"	,	L_68
mmc_gpio_get_ro	,	F_102
spin_lock_bh	,	F_2
SG_MITER_TO_SG	,	V_243
IS_ERR	,	F_93
dw_mci_pull_part_bytes	,	F_124
devm_request_irq	,	F_201
err_clk_ciu	,	V_451
spin_lock_init	,	F_195
dma_addr_t	,	V_183
DIV_ROUND_UP	,	F_80
SDMMC_CLKEN_ENABLE	,	V_258
shift	,	V_373
"implementation specific clock setup failed\n"	,	L_77
"CLKENA:\t0x%08x\n"	,	L_8
SDMMC_CMD_STRM_MODE	,	V_77
supply	,	V_291
CONFIG_DEBUG_FS	,	V_422
dw_mci_switch_voltage	,	F_98
len	,	V_365
brd	,	V_312
DMA_MEM_TO_DEV	,	V_193
dw_mci_request	,	F_90
fifoth_val	,	V_177
dmam_alloc_coherent	,	F_178
state	,	V_44
ctrl_id	,	V_403
dma_map_sg	,	F_65
defined	,	F_168
blksz	,	V_22
SDMMC_CMD_INIT	,	V_268
remain	,	V_374
SDMMC_INTMASK	,	V_30
smp_wmb	,	F_146
"IDMAC supports 32-bit address mode.\n"	,	L_45
tasklet	,	V_125
CTYPE	,	V_260
"%s: Timeout waiting for dma_req to clear during reset\n"	,	L_55
MMC_RSP_PRESENT	,	V_69
switch_voltage	,	V_304
node	,	V_37
dw_mci_cmd_interrupt	,	F_148
dw_mci_pre_dma_transfer	,	F_63
dw_mci_slot	,	V_4
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_187
MMC_VDD_33_34	,	V_415
prev_blksz	,	V_231
WRTPRT	,	V_309
GFP_KERNEL	,	V_201
MMC_POWER_ON	,	V_295
"attempted to initialize %d slots, but failed on all\n"	,	L_85
items	,	V_368
device	,	V_397
EINPROGRESS	,	V_51
"biu clock not available\n"	,	L_69
pdata	,	V_313
ctrl	,	V_434
SD_IO_RW_DIRECT	,	V_55
__be32	,	T_4
freq	,	V_404
des6	,	V_151
DW_MCI_SEND_STATUS	,	V_242
des7	,	V_153
des4	,	V_141
stop_abort	,	V_81
des5	,	V_142
device_node	,	V_396
des2	,	V_146
dw_mci_probe	,	F_189
i_private	,	V_25
des3	,	V_155
seq_printf	,	F_3
min	,	F_123
sg	,	V_110
send_stop_abort	,	F_28
mmc_regulator_set_vqmmc	,	F_99
cmdr	,	V_50
dw_mci_edmac_start_dma	,	F_51
DW_MMC_CARD_NEED_INIT	,	V_267
arg	,	V_17
dw_mci_enable_sdio_irq	,	F_108
DATA_240A_OFFSET	,	V_455
addr_config	,	V_423
"ciu"	,	L_71
dw_mci_card_busy	,	F_97
MMC_CAP_MMC_HIGHSPEED	,	V_444
DW_MMC_CARD_NO_LOW_PWR	,	V_259
be32_to_cpup	,	F_157
scatterlist	,	V_173
seq_file	,	V_1
SG_MITER_ATOMIC	,	V_239
"Internal DMAC interrupt fix enabled.\n"	,	L_86
dw_mci_pull_final_bytes	,	F_126
src_addr	,	V_185
regs	,	V_180
mmc_detect_change	,	F_150
SDMMC_CTYPE_8BIT	,	V_283
des0	,	V_137
sdmmc_cmd_bits	,	V_251
des1	,	V_154
buf	,	V_361
del_timer	,	F_152
CTRL	,	V_116
"Unexpected CMD11 timeout\n"	,	L_57
dma_release_channel	,	F_62
IDSTS64	,	V_157
"RINTSTS:\t0x%08x\n"	,	L_4
SDMMC_CTRL	,	V_29
clk_en_a	,	V_61
ERR_PTR	,	F_186
irq_lock	,	V_233
dw_mci_wait_while_busy	,	F_21
TRANS_MODE_IDMAC	,	V_230
DW_MCI_DESC_DATA_LENGTH	,	V_136
"card is not present\n"	,	L_37
mdelay	,	F_114
CLKDIV	,	V_257
INIT_LIST_HEAD	,	F_196
MMC_VDD_32_33	,	V_414
dw_mci_start_command	,	F_25
"read-write"	,	L_35
SDMMC_IDMAC_FB	,	V_120
sg_dma	,	V_152
"STATUS:\t0x%08x\n"	,	L_3
dmaengine_submit	,	F_54
priv	,	V_350
data_status	,	V_263
dw_mci_of_find_slot_node	,	F_154
DW_MCI_DMA_THRESHOLD	,	V_205
drv_data	,	V_49
drto_clks	,	V_347
"Platform data must supply bus speed\n"	,	L_75
fifo_size	,	V_446
"implementation specific init failed\n"	,	L_76
unlock	,	V_353
DBADDR	,	V_167
IDMAC_64ADDR_SET_BUFFER1_SIZE	,	F_43
dma_slave_config	,	V_170
WARN	,	F_198
"%d slots initialized\n"	,	L_84
clk_get_rate	,	F_193
part_buf_count	,	V_247
ETIMEDOUT	,	V_337
ops	,	V_382
callback_param	,	V_199
MMC_SEND_TUNING_BLOCK	,	V_86
IDMAC_DES0_CH	,	V_140
dw_mci	,	V_34
vmmc	,	V_292
"regs"	,	L_9
idx	,	V_216
prev_state	,	V_352
desc	,	V_132
next	,	V_204
dw_mci_push_part_bytes	,	F_122
dw_mci_board	,	V_311
SDMMC_GET_ADDR_CONFIG	,	F_174
mmc	,	V_33
RESP0	,	V_332
mmc_alloc_host	,	F_161
RESP1	,	V_333
thld_size	,	V_219
RESP2	,	V_334
dw_mci_req_open	,	F_5
RESP3	,	V_335
card_event	,	V_383
pending	,	V_387
SDMMC_CTRL_FIFO_RESET	,	V_436
err_clk_biu	,	V_450
SDMMC_INT_TXDR	,	V_236
dev_err	,	F_13
caps	,	V_317
CLKENA	,	V_65
bus_hz	,	V_254
setup_clock	,	V_452
"Timeout resetting block (ctrl reset %#x)\n"	,	L_54
of_property_read_u32_array	,	F_162
kzalloc	,	F_58
cpu_to_le32	,	F_44
TMOUT	,	V_264
"Using internal DMA controller.\n"	,	L_47
power_mode	,	V_289
src_maxburst	,	V_191
SDMMC_INT_EBE	,	V_346
"Regulator set error %d - %s V\n"	,	L_30
max_blk_size	,	V_418
devm_clk_get	,	F_190
DW_MCI_CMD_ERROR_FLAGS	,	V_391
mmc_host	,	V_32
sg_miter_next	,	F_143
start	,	V_237
dentry	,	V_35
dw_mci_init_card	,	F_107
mmc_remove_host	,	F_171
dw_mci_idmac_ops	,	V_429
clk_disable_unprepare	,	F_203
"sd sg_cpu: %#lx sg_dma: %#lx sg_len: %d\n"	,	L_22
cmd11_timer	,	V_270
"Defaulting to 32-bit access.\n"	,	L_79
host_cookie	,	V_109
part_buf	,	V_363
EILSEQ	,	V_339
dw_mci_get_cd	,	F_104
clock_frequency	,	V_439
dw_mci_regs_show	,	F_7
DMA_INTERFACE_GDMA	,	V_427
sg_miter_start	,	F_77
queue_node	,	V_273
regulator_enable	,	F_95
SDMMC_CTRL_RESET	,	V_435
IDMAC_DES0_ER	,	V_156
quirks	,	V_315
dw_mci_write_data_pio	,	F_147
SDMMC_IDMAC_ENABLE	,	V_119
max_req_size	,	V_420
of_find_property	,	F_180
VERID	,	V_453
SD_SWITCH_VOLTAGE	,	V_60
dw_mci_init	,	F_207
MMC_TIMING_UHS_SDR104	,	V_225
dev_info	,	F_81
SDMMC_INT_RXDR	,	V_235
BLKSIZ	,	V_266
MMC_SIGNAL_VOLTAGE_330	,	V_306
IDMAC_DES0_FD	,	V_143
MMC_RSP_R1B	,	V_88
"Version ID is %04x\n"	,	L_80
dw_mci_dma_cleanup	,	F_32
DMA_TO_DEVICE	,	V_107
cmdflags	,	V_262
MMC_READ_MULTIPLE_BLOCK	,	V_83
single_open	,	F_6
STATE_SENDING_CMD11	,	V_64
bus_width	,	V_279
"reg"	,	L_39
CLKSRC	,	V_256
"platform data not available\n"	,	L_66
sg_cpu	,	V_133
dw_mci_exit	,	F_209
PLDMND	,	V_147
data_shift	,	V_210
cmd_status	,	V_249
"data error, status 0x%08x\n"	,	L_38
sdio_id	,	V_329
dw_mci_req_show	,	F_1
dw_mci_idmac_reset	,	F_34
dw_mci_execute_tuning	,	F_110
IDSTS	,	V_165
f_min	,	V_407
TRANS_MODE_PIO	,	V_432
__func__	,	V_238
dma_unmap_sg	,	F_33
PAGE_SIZE	,	V_150
reset	,	V_433
card	,	V_321
ENODEV	,	V_229
kfree	,	F_60
"Using PIO mode.\n"	,	L_53
MMC_RSP_CRC	,	V_73
flags	,	V_18
CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS	,	F_130
of_get_property	,	F_156
debugfs_create_file	,	F_10
err_host_allocated	,	V_412
bmod	,	V_112
dw_mci_queue_request	,	F_87
parse_dt	,	V_442
mmc_regulator_set_ocr	,	F_94
TRANS_MODE_EDMAC	,	V_122
for_each_child_of_node	,	F_155
time_after	,	F_23
mmc_free_host	,	F_169
execute_tuning	,	V_330
dw_mci_prepare_command	,	F_14
clk_prepare_enable	,	F_191
part_buf_start	,	V_246
"queue request: state=%d\n"	,	L_26
ciu_clk	,	V_449
debugfs_root	,	V_38
dma_set_coherent_mask	,	F_177
dw_mci_prepare_hs400_tuning	,	F_111
EPROBE_DEFER	,	V_411
"Using external DMA controller.\n"	,	L_50
mszs	,	V_175
dw_mci_set_ios	,	F_92
fcnt	,	V_375
mrq	,	V_8
gpio_cd	,	V_314
EINVAL	,	V_206
dw_mci_drv_data	,	V_48
"rx-tx"	,	L_20
dw_mci_cmd11_timer	,	F_182
MMC_READ_SINGLE_BLOCK	,	V_82
dw_mci_pre_req	,	F_66
vdd	,	V_293
EVENT_DATA_COMPLETE	,	V_360
width	,	V_445
SDMMC_GET_VERID	,	F_199
__init	,	T_5
__exit	,	T_6
udelay	,	F_24
SDMMC_CTRL_DMA_ENABLE	,	V_232
queue	,	V_274
BMOD	,	V_113
data	,	V_13
rx_wmark	,	V_213
clken_low_pwr	,	V_323
dw_mci_adjust_fifoth	,	F_68
push_data	,	V_380
"Can't prepare slave sg.\n"	,	L_19
dw_mci_push_data32	,	F_133
MMC_CAP_SD_HIGHSPEED	,	V_443
dw_mci_dto_timer	,	F_183
dma_ops	,	V_104
irqflags	,	V_228
mmc_gpio_get_cd	,	F_105
"Failed to config edmac.\n"	,	L_18
biu_clk	,	V_448
"DMA complete\n"	,	L_17
dw_mci_suspend	,	F_205
dw_mci_ops	,	V_406
IDMAC_SET_BUFFER1_SIZE	,	F_45
offset	,	V_207
dw_mci_idmac_stop_dma	,	F_35
dma_async_issue_pending	,	F_56
SDMMC_INT_DATA_OVER	,	V_389
timing	,	V_222
sg_miter_stop	,	F_145
DW_MCI_RECV_STATUS	,	V_241
SDMMC_GET_SLOT_NUM	,	F_202
dw_mci_init_dma	,	F_172
IDMAC_DES0_OWN	,	V_138
done	,	V_218
prepare_command	,	V_80
DMA_INTERFACE_IDMA	,	V_425
ctype	,	V_261
"fifo-depth property not found, using value of FIFOTH register as default\n"	,	L_61
"failed to enable ciu clock\n"	,	L_73
STATE_SENDING_DATA	,	V_355
class_dev	,	V_47
sg_elems	,	V_176
clk_set_rate	,	F_192
sg_len	,	V_111
pm_caps	,	V_416
dw_mci_set_drto	,	F_117
f_max	,	V_409
of_alias_get_id	,	F_164
MMC_DATA_WRITE	,	V_78
IDMAC_DES0_LD	,	V_144
SDMMC_CTYPE_1BIT	,	V_284
"dma-names"	,	L_48
desc_len	,	V_126
"read-only"	,	L_34
msecs_to_jiffies	,	F_22
dw_mci_setup_bus	,	F_79
mci_readl	,	F_17
dw_mci_stop_dma	,	F_29
using_dma	,	V_103
pull_data	,	V_370
dmaengine_slave_config	,	F_52
dw_mci_submit_data_dma	,	F_73
SDMMC_CTRL_USE_IDMAC	,	V_117
FIFOTH	,	V_189
dw_mci_read_data_pio	,	F_142
"HCON reports a reserved host data width!\n"	,	L_78
MMC_BUS_WIDTH_4	,	V_280
UHS_REG	,	V_285
spin_lock	,	F_119
SDMMC_STATUS	,	V_26
DMA_CTRL_ACK	,	V_197
msize	,	V_212
dw_mci_push_data16	,	F_127
addr	,	V_377
MMC_BUS_WIDTH_8	,	V_282
STATE_SENDING_STOP	,	V_354
desc_last	,	V_131
MMC_RSP_R5	,	V_92
"failed to enable vmmc regulator\n"	,	L_28
temp	,	V_115
resp	,	V_19
MMC_RSP_136	,	V_71
irqreturn_t	,	T_3
WARN_ON	,	F_16
dmaengine_terminate_all	,	F_50
"clock-freq-min-max"	,	L_42
test_and_clear_bit	,	F_84
sbc	,	V_271
STATE_IDLE	,	V_272
min_t	,	F_125
"Timeout sending command (cmd %#x arg %#x status %#x)\n"	,	L_24
dw_mci_post_req	,	F_67
"card is %s\n"	,	L_33
MMC_TYPE_SD_COMBO	,	V_326
cpu_relax	,	F_181
