// Seed: 3027698939
module module_0;
  wor id_2;
  assign id_2 = 1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign id_1 = 1;
  wire id_7;
endmodule
module module_2 ();
  initial id_1 <= id_1;
  id_2 :
  assert property (@(1) id_1) id_1 <= id_2;
  supply0 id_3;
  always
  `define pp_4 0
  assign id_2 = 1 || id_3;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
